#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Mon Jan 13 17:24:00 2025
# Process ID         : 12490
# Current directory  : /mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex
# Command line       : vivado -notrace -source /mnt/CONTMP/home/ladon/contmp/zynq/hdmi/.vivado/.Xil/aaaa/aaaa_ex.tcl
# Log file           : /mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/vivado.log
# Journal file       : /mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/vivado.jou
# Running On         : Electryc
# Platform           : Gentoo
# Operating System   : Gentoo Linux
# Processor Detail   : Intel(R) Core(TM) i5-5200U CPU @ 2.20GHz
# CPU Frequency      : 2494.641 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 12480 MB
# Swap memory        : 23622 MB
# Total Virtual      : 36102 MB
# Available Virtual  : 30059 MB
#-----------------------------------------------------------
start_gui
source /mnt/CONTMP/home/ladon/contmp/zynq/hdmi/.vivado/.Xil/aaaa/aaaa_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/DELETE/vivado/Vivado/2024.2/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 7514.652 ; gain = 120.062 ; free physical = 323 ; free virtual = 28098
INFO: [open_example_project] Setting board_part_repo_paths...
INFO: [open_example_project] Importing original IP ...
WARNING: [Coretcl 2-2366] IP file '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/.vivado/.Xil/aaaa/aaaa.xci' was created in a subcore context and may not behave as expected when used in a standalone context.
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'I2C_master'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'I2C_master'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'I2C_master'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'I2C_master'...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: aaaa/example_design/top_set.tcl
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Device 21-403] Loading part xc7z020clg400-1
create_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7774.750 ; gain = 171.867 ; free physical = 212 ; free virtual = 27993
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/imports/atg_ctrl.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_ctrl.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/imports/atg_mask.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_mask.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/imports/atg_addr.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_addr.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/imports/atg_data.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_data.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/imports/atg_data.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_data.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/imports/atg_addr.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_addr.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/imports/atg_mask.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_mask.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/imports/atg_ctrl.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_ctrl.coe'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_traffic_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_traffic_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_traffic_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_traffic_gen_0'...
update_compile_order: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7851.559 ; gain = 32.016 ; free physical = 421 ; free virtual = 27932
update_compile_order: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 7851.559 ; gain = 0.000 ; free physical = 382 ; free virtual = 27894
INFO: [open_example_project] Rebuilding top IP...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'I2C_master'...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/mnt/DELETE/vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/DELETE/vivado/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/xsim/aaaa.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/xsim/aaaa.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/modelsim/aaaa.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/modelsim/aaaa.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/questa/aaaa.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/questa/aaaa.bmj'
INFO: [exportsim-Tcl-5] Generating a 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch. Please note that the single-step script generation is not supported currently for system design containing SystemC/cpp/C sources.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/xcelium/aaaa.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/xcelium/aaaa.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-38] Property 'vcs.elaborate.debug_pp' is deprecated and will be removed in the next Vivado release. Please use 'vcs.elaborate.debug_acc' instead.
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/vcs/aaaa.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/vcs/aaaa.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/riviera/aaaa.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/aaaa/riviera/aaaa.bmj'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/mnt/DELETE/vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/DELETE/vivado/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_addr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_mask.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_prm.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_adr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_mst.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_mask.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_addr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_mask.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_prm.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_adr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_mst.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_mask.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_addr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_mask.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_prm.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_adr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_mst.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_cmd.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_mask.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0.bmj'
INFO: [exportsim-Tcl-5] Generating a 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch. Please note that the single-step script generation is not supported currently for system design containing SystemC/cpp/C sources.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/atg_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/atg_addr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/atg_mask.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/default_prm.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/default_adr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/default_mst.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/default_cmd.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/axi_traffic_gen_0_mask.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/axi_traffic_gen_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-38] Property 'vcs.elaborate.debug_pp' is deprecated and will be removed in the next Vivado release. Please use 'vcs.elaborate.debug_acc' instead.
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_addr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_mask.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_prm.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_adr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_mst.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_cmd.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_mask.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_addr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_mask.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/default_prm.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/default_adr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/default_mst.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/mnt/DELETE/vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/DELETE/vivado/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/clk_wiz_0/xsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/clk_wiz_0/modelsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/clk_wiz_0/questa/clk_wiz_0.sh'
INFO: [exportsim-Tcl-5] Generating a 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch. Please note that the single-step script generation is not supported currently for system design containing SystemC/cpp/C sources.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/clk_wiz_0/xcelium/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-38] Property 'vcs.elaborate.debug_pp' is deprecated and will be removed in the next Vivado release. Please use 'vcs.elaborate.debug_acc' instead.
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/clk_wiz_0/vcs/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.ip_user_files/sim_scripts/clk_wiz_0/riviera/clk_wiz_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7851.559 ; gain = 0.000 ; free physical = 333 ; free virtual = 27855
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'aaaa_exdes_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/mnt/DELETE/vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/mnt/DELETE/vivado/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aaaa_exdes_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/atg_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/atg_addr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/atg_mask.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/default_prm.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/default_adr.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/default_mst.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/axi_traffic_gen_0_mask.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aaaa_exdes_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.gen/sources_1/ip/axi_traffic_gen_0/sim/axi_traffic_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_traffic_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj aaaa_exdes_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.gen/sources_1/ip/aaaa/sim/aaaa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aaaa'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/imports/aaaa_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aaaa_exdes'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/imports/clock_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/imports/aaaa_exdes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aaaa_exdes_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8033.684 ; gain = 0.000 ; free physical = 496 ; free virtual = 27622
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_pkg_v1_0_4 -L lib_cdc_v1_0_3 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_5 -L axi_iic_v2_1_10 -L dist_mem_gen_v8_0_16 -L blk_mem_gen_v8_4_10 -L lib_bmg_v1_0_19 -L axi_traffic_gen_v3_0_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aaaa_exdes_tb_behav xil_defaultlib.aaaa_exdes_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /mnt/DELETE/vivado/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_pkg_v1_0_4 -L lib_cdc_v1_0_3 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_5 -L axi_iic_v2_1_10 -L dist_mem_gen_v8_0_16 -L blk_mem_gen_v8_4_10 -L lib_bmg_v1_0_19 -L axi_traffic_gen_v3_0_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aaaa_exdes_tb_behav xil_defaultlib.aaaa_exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/wrk/ci/prod/2024.2.1/sw/continuous/1063/packages/customer/vivado/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v:14018]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package axi_iic_v2_1_10.iic_pkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture impl of entity xil_defaultlib.clock_gen [clock_gen_default]
Compiling module axi_traffic_gen_v3_0_20.axi_traffic_gen_v3_0_20_asynch_r...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=1,c_mtb...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=102...
Compiling module axi_traffic_gen_v3_0_20.axi_traffic_gen_v3_0_20_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=102...
Compiling module axi_traffic_gen_v3_0_20.axi_traffic_gen_v3_0_20_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=102...
Compiling module axi_traffic_gen_v3_0_20.axi_traffic_gen_v3_0_20_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=102...
Compiling module axi_traffic_gen_v3_0_20.axi_traffic_gen_v3_0_20_systemin...
Compiling module axi_traffic_gen_v3_0_20.axi_traffic_gen_v3_0_20_static_c...
Compiling module axi_traffic_gen_v3_0_20.axi_traffic_gen_v3_0_20_systemin...
Compiling module axi_traffic_gen_v3_0_20.axi_traffic_gen_v3_0_20_systemin...
Compiling module axi_traffic_gen_v3_0_20.axi_traffic_gen_v3_0_20_top(C_FA...
Compiling module xil_defaultlib.axi_traffic_gen_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=7,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity interrupt_control_v3_1_5.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity axi_iic_v2_1_10.soft_reset [soft_reset_default]
Compiling architecture rtl of entity axi_iic_v2_1_10.axi_ipif_ssp1 [\axi_ipif_ssp1(c_num_iic_regs=18...]
Compiling architecture rtl of entity axi_iic_v2_1_10.reg_interface [\reg_interface(c_scl_inertial_de...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture rtl of entity axi_iic_v2_1_10.debounce [\debounce(c_inertial_delay=0)\]
Compiling architecture rtl of entity axi_iic_v2_1_10.filter [\filter(scl_inertial_delay=0,sda...]
Compiling architecture rtl of entity axi_iic_v2_1_10.upcnt_n [\upcnt_n(c_size=10)\]
Compiling architecture rtl of entity axi_iic_v2_1_10.shift8 [shift8_default]
Compiling architecture rtl of entity axi_iic_v2_1_10.upcnt_n [\upcnt_n(c_size=4)\]
Compiling architecture rtl of entity axi_iic_v2_1_10.iic_control [\iic_control(c_scl_inertial_dela...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity axi_iic_v2_1_10.SRL_FIFO [\SRL_FIFO(c_depth=4)\]
Compiling architecture rtl of entity axi_iic_v2_1_10.dynamic_master [dynamic_master_default]
Compiling architecture imp of entity axi_iic_v2_1_10.SRL_FIFO [\SRL_FIFO(c_data_bits=2,c_depth=...]
Compiling architecture rtl of entity axi_iic_v2_1_10.iic [\iic(c_num_iic_regs=18,c_gpo_wid...]
Compiling architecture rtl of entity axi_iic_v2_1_10.axi_iic [\axi_iic(c_family="zynq",c_s_axi...]
Compiling architecture aaaa_arch of entity xil_defaultlib.aaaa [aaaa_default]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture impl of entity xil_defaultlib.aaaa_exdes [aaaa_exdes_default]
Compiling architecture pullup_v of entity unisim.PULLUP [pullup_default]
Compiling architecture tb of entity xil_defaultlib.aaaa_exdes_tb
Built simulation snapshot aaaa_exdes_tb_behav
execute_script: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 8033.684 ; gain = 0.000 ; free physical = 454 ; free virtual = 27587
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/CONTMP/home/ladon/contmp/zynq/hdmi/aaaa_ex/aaaa_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aaaa_exdes_tb_behav -key {Behavioral:sim_1:Functional:aaaa_exdes_tb} -tclbatch {aaaa_exdes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source aaaa_exdes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: axi_iic configured for SDA inertial delay of 0 clocks.
Time: 0 ps  Iteration: 0  Process: /aaaa_exdes_tb/DUT_TB/DUT/U0/X_IIC/FILTER_I/line__5000  File: /wrk/ci/prod/2024.2.1/sw/continuous/1063/packages/customer/vivado/data/ip/xilinx/axi_iic_v2_1/hdl/axi_iic_v2_1_vh_rfs.vhd
Note: axi_iic configured for SCL inertial delay of 0 clocks.
Time: 0 ps  Iteration: 0  Process: /aaaa_exdes_tb/DUT_TB/DUT/U0/X_IIC/FILTER_I/line__4974  File: /wrk/ci/prod/2024.2.1/sw/continuous/1063/packages/customer/vivado/data/ip/xilinx/axi_iic_v2_1/hdl/axi_iic_v2_1_vh_rfs.vhd
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8105.582 ; gain = 71.898 ; free physical = 441 ; free virtual = 27588
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aaaa_exdes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 8105.582 ; gain = 71.898 ; free physical = 441 ; free virtual = 27588
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 17:46:30 2025...
