$date
	Wed Nov 27 22:49:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module day3_tb $end
$var wire 1 ! rising_edge_o $end
$var wire 1 " falling_edge_o $end
$var wire 1 # dual_edge_o $end
$var reg 1 $ a_i $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module DAY3 $end
$var wire 1 $ a_i $end
$var wire 1 % clk $end
$var wire 1 # dual_edge_o $end
$var wire 1 " falling_edge_o $end
$var wire 1 & reset $end
$var wire 1 ! rising_edge_o $end
$var reg 1 ' d_q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
1&
0%
0$
0#
0"
0!
$end
#5
0&
1%
#10
0%
#12
1!
1#
1$
#15
0!
0#
1'
1%
#20
0%
#22
1#
1"
0$
#25
0#
0"
0'
1%
#30
0%
#32
1!
1#
1$
#35
0!
0#
1'
1%
#40
0%
#42
1#
1"
0$
#45
0#
0"
0'
1%
