'''
Lots of code in this file could be shared between methods
and the VerilogInstance/Module classes. Maybe distill
at some point.
'''


import os
import re
from math import ceil, floor
import logging
import inspect

logger = logging.getLogger('jasper.verilog')

class ImmutableWithComments(object):
    '''
    A class which you can add attributes to, but
    you can't change them once they're set. You are allowed
    to try and set them to the same value again.
    The 'comment' attribute is special. Each time you
    try to set it, the comment string is appended to the
    existing comment attribute.
    '''
    def __init__(self):
        self.name = 'default_name'
    def __setattr__(self, x, y):
        if not hasattr(self, x):
            object.__setattr__(self, x, y)
        elif self.__getattribute__(x) is None:
            object.__setattr__(self, x, y)
        elif x == 'comment':
            object.__setattr__(self, x, self.__getattribute__(x) + ' | ', + y)
        elif self.__getattribute__(x) == y:
            pass
        else:
            logger.error('Tried to change attribute %s of %s from %s to %s'%(x, self.name, self.__getattribute__(x), y))
            raise Exception('Tried to change attribute %s of %s from %s to %s'%(x, self.name, self.__getattribute__(x), y))

class WbDevice(object):
    def __init__(self, regname, nbytes, mode, hdl_suffix='', hdl_candr_suffix='', memory_map=[], typecode=0xff):
        self.typecode = typecode
        self.regname = regname
        self.nbytes = nbytes
        self.mode=mode
        self.base_addr = None
        self.high_addr = None
        self.hdl_suffix = hdl_suffix
        self.hdl_candr_suffix = hdl_candr_suffix
        self.memory_map = memory_map

class Port(ImmutableWithComments):
    """
    A simple class to hold port attributes.
    """
    def __init__(self, name, signal=None, parent_port=False, parent_sig=True, **kwargs):
        self.update_attrs(name, signal=signal, parent_port=parent_port, parent_sig=parent_sig, **kwargs)

    def update_attrs(self, name, signal=None, parent_port=False, parent_sig=True, **kwargs):
        self.name = name.rstrip(' ')
        self.parent_sig = parent_sig and not parent_port
        self.parent_port = parent_port
        if type(signal) is str:
            signal.rstrip(' ')
        self.signal = signal
        for kw, val in kwargs.items():
            self.__setattr__(kw, val)

class Signal(ImmutableWithComments):
    def __init__(self, name, signal='', width=0, **kwargs):
        self.update_attrs(name, width=width, **kwargs)

    def update_attrs(self, name, width=0, **kwargs):
        self.name  = name.rstrip(' ')
        self.width = width
        for kw, val in kwargs.items():
            self.__setattr__(kw, val)

def instantiate_wb_arb_module(module, n_slaves):
    inst = module.get_instance('wbs_arbiter', 'wbs_arbiter_inst')
    inst.add_parameter('NUM_SLAVES', 'N_WB_SLAVES')
    inst.add_parameter('SLAVE_ADDR', 'SLAVE_BASE')
    inst.add_parameter('SLAVE_HIGH', 'SLAVE_HIGH')
    inst.add_parameter('TIMEOUT', 1024)
    inst.add_port('wb_clk_i' , 'wb_clk_i' , width=0)
    inst.add_port('wb_rst_i ', 'wb_rst_i' , width=0)
    inst.add_port('wbm_cyc_i', 'wbm_cyc_o', width=0)
    inst.add_port('wbm_stb_i', 'wbm_stb_o', width=0)
    inst.add_port('wbm_we_i ', 'wbm_we_o' , width=0)
    inst.add_port('wbm_sel_i', 'wbm_sel_o', width=4)
    inst.add_port('wbm_adr_i', 'wbm_adr_o', width=32)
    inst.add_port('wbm_dat_i', 'wbm_dat_o', width=32)
    inst.add_port('wbm_dat_o', 'wbm_dat_i', width=32)
    inst.add_port('wbm_ack_o', 'wbm_ack_i', width=0)
    inst.add_port('wbm_err_o', 'wbm_err_i', width=0)
    inst.add_port('wbs_cyc_o', 'wbs_cyc_o', width=n_slaves)
    inst.add_port('wbs_stb_o', 'wbs_stb_o', width=n_slaves)
    inst.add_port('wbs_we_o ', 'wbs_we_o' , width=0)
    inst.add_port('wbs_sel_o', 'wbs_sel_o', width=4)
    inst.add_port('wbs_adr_o', 'wbs_adr_o', width=32)
    inst.add_port('wbs_dat_o', 'wbs_dat_o', width=32)
    inst.add_port('wbs_dat_i', 'wbs_dat_i', width=32*n_slaves)
    inst.add_port('wbs_ack_i', 'wbs_ack_i', width=n_slaves)
    inst.add_port('wbs_err_i', 'wbs_err_i', width=n_slaves)


class VerilogModule(object):
    def __init__(self, name='', topfile=None, comment=''):
        """
        Construct a new module, named 'name'.
        You can either start with an empty module
        and add ports/signals/instances to it,
        or you can specify an existing top-level file
        topfile, which will be modified.
        If doing the latter, the construction of
        wishbone interconnect demands that the
        topfile has a localparam N_WB_SLAVES,
        which specifies the number of wishbone
        slaves in the un-modified topfile. And 
        SLAVE_BASE and SLAVE_HIGH localparams
        definiting the slave addresses.

        Eg:

        localparam N_WB_SLAVES = 2;

        localparam SLAVE_BASE = {
          32'h00010000, // slave_1
          32'h00000000  // slave_0
        };
      
        localparam SLAVE_HIGH = {
          32'h00010003, // slave_1
          32'hFFFFFFFF  // slave_0
        };

        This module will only tolerate
        i/o declarations like:
        
        module top (
            input sysclk_n,
            input sysclk_p,
            ...
            );

        I.e, NOT

        module top(
            sysclk_n,
            sysclk_p,
            ...
            );
            input sysclk_n;
            input sysclk_p;
            ...

        YMMV if your topfile doesn't use linebreaks as
        shown above. I.e., for best chance of success don't do

        module top( sysclk_n,
           sysclk_p);

        localparam SLAVE_BASE = {32'h00000000};

        """
        if len(name) != 0:
            self.name = name
        else:
            raise ValueError("'name' must be a string of non-zero length")
        
        self.topfile = topfile
        self.ports = {}         # top-level ports
        self.parameters = []    # top-level parameters
        self.localparams = []   # top-level localparams
        self.signals = {}       # top-level wires
        self.instances = {}     # top-level instances
        self.assignments = []   # top-level assign statements
        self.raw_str = ''       # the verilog text describing this module
        self.comment = comment

        # wishbone stuff
        # number of wishbone slaves in the model. It will be overwritten
        # based on the N_WB_SLAVES localparam of a provided topfile,
        # and incremented when adding wishbone-enabled instances
        self.n_wb_slaves = 0     # wb slaves added to this module programmatically
        self.wb_devices = []
        self.n_wb_interfaces = 0 # wishbone interfaces to this module
        self.wb_ids = []
        #self.wb_names = []
        #self.wb_bytes = []
        #self.wb_readable = []
        #self.wb_writable = []
        if self.topfile is not None:
            self.get_base_wb_slaves()
        else:
            self.base_wb_slaves = 0 #wb slaves in the topfile
        self.wb_base = []
        self.wb_high = []
        self.wb_name = []
        # sourcefiles required by the module (this is currently NOT
        # how the jasper toolflow implements source management)
        self.sourcefiles = []
    
    def has_instance(self, name):
        """
        Check if this module has an instance called <name>. If so return True
        """
        return name in self.instances.keys()

    def wb_compute(self, base_addr=0x10000, alignment=4):
        '''
        Compute the appropriate wishbone address limits,
        based on the current wishbone-using instances
        instantiated in the module.

        Will NOT take into account wishbone memory space
        used by the template verilog file (but see base_addr, below)

        :param base_addr: The address from which indexing of instance wishbone
        interfaces will begin. Any memory space required by the template
        verilog file should be below this address.
        :type base_addr: int
        :param alignment: Alignment required by all memory start addresses.
        :type alignment: int
        '''
        # Now we have an instance name, we can assign the wb ports to
        # real signals
        for instname, inst in self.instances.items():
            logger.debug("Looking for WB slaves for instance %s"%inst.name)
            for n, wb_dev in enumerate(inst.wb_devices):
                logger.debug("Assigning interface %d (%s)"%(n, wb_dev.regname))
                inst.assign_wb_interface(instname, id=n, suffix=wb_dev.hdl_suffix, candr_suffix=wb_dev.hdl_candr_suffix)

            for n, wb_dev in enumerate(inst.wb_devices):
                logger.debug("Found new WB slave for instance %s"%inst.name)
                wb_dev.base_addr = base_addr
                wb_dev.high_addr = base_addr + (alignment*int(ceil(wb_dev.nbytes/float(alignment)))) - 1
                #self.wb_name += [inst.wb_names[n]]
                self.add_localparam(name=inst.wb_ids[n], value=self.n_wb_slaves+self.base_wb_slaves)
                base_addr = wb_dev.high_addr + 1
                self.n_wb_slaves += 1
                self.wb_devices += [wb_dev]
        # If we are starting a file from scratch, we need the wishbone parameters
        # otherwise we assume they are in the file and rewrite_module_file will
        # modify them.
        if self.topfile is None:
            self.add_localparam('N_WB_SLAVES', self.n_wb_slaves)
            base_addrs = '{\n'
            high_addrs = '{\n'
            for sn, slave in enumerate(self.wb_devices[::-1]):
                if sn < len(self.wb_devices) - 1:
                    base_addrs += "    32'h%08x, // %s\n"%(slave.base_addr, slave.regname)
                    high_addrs += "    32'h%08x, // %s\n"%(slave.high_addr, slave.regname)
                else:
                    base_addrs += "    32'h%08x // %s\n"%(slave.base_addr, slave.regname)
                    high_addrs += "    32'h%08x // %s\n"%(slave.high_addr, slave.regname)
            base_addrs += '    }'
            high_addrs += '    }'
            self.add_localparam('SLAVE_BASE', base_addrs)
            self.add_localparam('SLAVE_HIGH', high_addrs)
            instantiate_wb_arb_module(self, self.n_wb_slaves)
            


    def get_base_wb_slaves(self):
        '''
        Look for the pattern 'localparam N_WB_SLAVES'
        in this modules topfile, and use it to extract the
        number of wishbone slaves in the module.
        Update the base_wb_slaves attribute accordingly.
        Also extract the addresses. Names are auto-generated
        '''
        fh = open('%s'%self.topfile, 'r')
        while(True):
            line = fh.readline()
            if len(line) == 0:
                break
            elif line.lstrip(' ').startswith('localparam N_WB_SLAVES'):
                logger.debug('Found N_WB_SLAVES declaration: %s'%line)
                declaration = line.split('//')[0]
                self.base_wb_slaves = int(re.search('\d+',declaration).group(0))
                logger.debug('base_wb_slaves is now %d'%self.base_wb_slaves)
                fh.close()
                return

        # if we get to here something has gone wrong
        fh.close()
        logger.error('No N_WB_SLAVES localparam found in topfile %s!'%self.topfile)
        raise Exception('No N_WB_SLAVES localparam found in topfile %s!'%self.topfile)

    def add_port(self, name, signal=None, parent_port=False, parent_sig=True, **kwargs):
        """
        Add a port to the module. Only the parameter 'name' is compulsory. Others may be required when instantiating
        this module in another. E.g., an instance of this module needs all ports to have a defined 'signal' value.
        However, if this module is at the top level, this isn't necessary. Similarly, a port featuring in an
        instantiated module need not have a width or direction specified, but if you want to instantiate the module
        and propagate the port to the parent, the parent won't know what to do unless these port parameters are specified.

        param 'name': name of the port
        param 'signal': name of the signal to connect port to. Can include bit indexing, e.g. 'my_signal[15:8]'
        param 'dir': direction of signal
        param 'width': width of signal
        param 'parent_port': When instantiating this module, promote this port to a port of the parent
        param 'parent_sig': When instantiating this module, add a signal named 'signal' to the parent
        param 'comment': Use this to add a comment string which will end up in the generated verilog
        """
        name = name.rstrip(' ')
        # Catch cases where we don't want to infer either a parent port or signal declaration
        if (signal == '') or (signal is None):
            # port is not connected
            parent_port = False
            parent_sig = False
        elif signal[0].isdigit():
            # port is connected to a constant
            parent_port = False
            parent_sig = False
            
        logger.debug('Attempting to add port "%s" (parent sig: %s, parent port: %s)'%(name,parent_sig,parent_port))
        if name not in self.ports.keys():
            logger.debug('  Port "%s" is new'%name)
            self.ports[name] = Port(name, signal=signal, parent_port=parent_port, parent_sig=parent_sig, **kwargs)
        else:
            logger.debug('  Port "%s" already exists'%name)
            self.ports[name].update_attrs(name, signal=signal, parent_port=parent_port, parent_sig=parent_sig, **kwargs)

    def add_parameter(self, name, value, comment=None):
        """
        Add a parameter to the entity, with name 'parameter' and value
        'value'.
        You may add a comment that will end up in the generated verilog.
        """
        self.parameters.append({'name':name, 'value':value, 'comment':comment})


    def add_localparam(self, name, value, comment=None):
        """
        Add a parameter to the entity, with name 'parameter' and value
        'value'.
        You may add a comment that will end up in the generated verilog.
        """
        self.localparams.append({'name':name, 'value':value, 'comment':comment})

    def add_signal(self, name, width=0, **kwargs):
        """
        Add an internal signal to the entity, with name 'signal'
        and width 'width'.
        You may add a comment that will end up in the generated verilog.
        """
        name = name.rstrip(' ')
        if name not in self.signals.keys():
            self.signals[name] = Signal(name, width=width, **kwargs)
        else:
            self.signals[name].update_attrs(name, width=width, **kwargs)

    def assign_signal(self, lhs, rhs, comment=None):
        """
        Assign one signal to another, or one signal to a port.
        i.e., generate lines of verilog like:
        assign lhs = rhs;
        'lhs' and 'rhs' are strings that can represent port or signal
        names, and may include verilog-style indexing, eg '[15:8]'
        You may add a comment that will end up in the generated verilog.
        """
        self.assignments.append({'lhs':lhs, 'rhs':rhs, 'comment':comment})

    def get_instance(self, entity, name, comment=None):
        """
        Instantiate and return a new instance of entity 'entity', with instance name 'name'.
        You may add a comment that will end up in the generated verilog.
        """
        new_inst = VerilogModule(name=entity, comment=comment)
        if name not in self.instances.keys():
            self.instances[name] = new_inst
            return new_inst
        else:
            return self.instances[name]

    def add_sourcefile(self,file):
        self.sourcefiles.append(file)

    def instantiate_child_ports(self):
        """
        Add ports and signals associated with child instances
        """
        for instname, inst in self.instances.items():
            logger.debug('Instantiating child ports for %s'%instname)
            for pname, port in inst.ports.items():
                if port.parent_sig:
                    logger.debug('  Adding instance port %s as signal %s to top'%(port.name, port.signal))
                    if not hasattr(port, 'width'):
                        port.width = 0 #default to non-vector signal
                    self.add_signal(port.signal, width=port.width)
                if port.parent_port:
                    logger.debug('  Adding instance port %s to top'%port.name)
                    if not hasattr(port, 'width'):
                        port.width = 0 #default to non-vector signal
                    self.add_port(port.signal, dir=port.dir, width=port.width)
            self.sourcefiles += inst.sourcefiles

    def add_raw_string(self,s):
        self.raw_str += s

    def gen_module_file(self, filename=None):
        self.instantiate_child_ports()
        if self.topfile is None:
            return self.write_new_module_file(filename=filename)
        else:
            return self.rewrite_module_file(filename=filename)

    def rewrite_module_file(self, filename=None):
        '''
        Rewrite the intially supplied verilog file to
        include instance, signals, ports, assignments and
        wishbone interfaces added programmatically.
        The initial verilog file is backed up with a '.base'
        extension.
        '''
        os.system('cp %s %s.base'%(self.topfile,self.topfile))
        fh_base = open('%s.base'%self.topfile,'r')
        fh_new = open('%s'%(filename or self.topfile), 'w')
        fh_new.write('// %s, AUTOMATICALLY MODIFIED BY PYTHON\n\n'%self.topfile)
        while(True):
            line = fh_base.readline()
            if len(line) == 0:
                break
            elif line.lstrip(' ').startswith('module'):
                logger.debug('Found module declaration')
                fh_new.write(line)
                fh_new.write(self.gen_port_list())
                fh_new.write(',\n')
            elif line.lstrip(' ').startswith('localparam N_WB_SLAVES'):
                logger.debug('Found N_WB_SLAVES declaration: %s'%line)
                declaration = line.split('//')[0]
                s = re.sub('\d+','%s'%(self.n_wb_slaves+self.base_wb_slaves),declaration)
                logger.debug('Replacing declaration with: %s'%s)
                fh_new.write(s)
            elif line.lstrip(' ').startswith('localparam SLAVE_BASE = {'):
                logger.debug('Found slave_base dec %s'%line)
                fh_new.write(line)
                for slave in self.wb_devices[::-1]:
                    fh_new.write("    32'h%08x, // %s\n"%(slave.base_addr, slave.regname))
            elif line.lstrip(' ').startswith('localparam SLAVE_HIGH = {'):
                logger.debug('Found slave_high dec: %s'%line)
                fh_new.write(line)
                for slave in self.wb_devices[::-1]:
                    fh_new.write("    32'h%08x, // %s\n"%(slave.high_addr, slave.regname))
            elif line.lstrip(' ').startswith('endmodule'):
                fh_new.write(self.gen_top_mod())
                fh_new.write(line)
            else:
                fh_new.write(line)
        fh_new.close()
        fh_base.close()

    def write_new_module_file(self, filename=None):
        '''
        Write a verilog file from scratch, based on the
        programmatic additions of instances / signals / etc.
        to the VerilogModule instance.

        The jasper toolflow has been using rewrite_module_file()
        rather than this method, so it may or may not still
        work correctly. It used to, at least...
        '''
        default_nettype = self.gen_default_nettype_str()
        mod_dec        = self.gen_mod_dec_str()
        # declare inputs/outputs with the module dec
        port_dec       = ''#self.gen_ports_dec_str()
        param_dec      = self.gen_params_dec_str()
        localparam_dec = self.gen_localparams_dec_str()
        sig_dec        = self.gen_signals_dec_str()
        inst_dec       = self.gen_instances_dec_str()
        assignments    = self.gen_assignments_str()
        endmod         = self.gen_endmod_str()
        s = ''
        s += '// MODULE %s, AUTOMATICALLY GENERATED BY PYTHON\n\n'%self.name
        s += '/*'
        s += self.comment
        s += '*/'
        s += '\n'
        s += default_nettype
        s += '\n'
        s += '\n'
        s += mod_dec
        s += '\n'
        s += port_dec
        s += '\n'
        s += param_dec
        s += '\n'
        s += localparam_dec
        s += '\n'
        s += sig_dec
        s += '\n'
        s += inst_dec
        s += '\n'
        s += assignments
        s += '\n'
        s += self.raw_str
        s += '\n'
        s += endmod
        if filename is not None:
            with open(filename, 'w') as fh:
                fh.write(s)
        return s

    def gen_top_mod(self):
        """
        Return the code that needs to go in a top level verilog file
        to incorporate this module. I.e., everything except the module
        port declaration headers and endmodule lines.

        TODO: This is almost identical to write_new_module_file(). Combine?
        """        
        # don't need this if we declare ports with the module declaration
        port_dec         = ''#self.gen_ports_dec_str()
        param_dec        = self.gen_params_dec_str()
        localparam_dec   = self.gen_localparams_dec_str()
        sig_dec          = self.gen_signals_dec_str()
        inst_dec         = self.gen_instances_dec_str()
        assignments      = self.gen_assignments_str()
        s = '// INSTANCE %s, AUTOMATICALLY GENERATED BY PYTHON\n'%self.name
        s += '\n'
        s += port_dec
        s += '\n'
        s += param_dec
        s += '\n'
        s += localparam_dec
        s += '\n'
        s += sig_dec
        s += '\n'
        s += inst_dec
        s += '\n'
        s += assignments
        s += '\n'
        s += self.raw_str
        return s
        
    def gen_mod_dec_str(self):
        """
        Generate the verilog code required to start a module
        declaration.
        """
        kwm = {'in':'input','out':'output','inout':'inout'}
        s = 'module %s (\n'%self.name
        s += self.gen_port_list()
        s += '  );\n'
        return s

    def gen_params_dec_str(self):
        """
        Generate the verilog code required to
        declare parameters
        """
        s = ''
        for pn,parameter in enumerate(self.parameters):
            s += '  parameter %s = %s;'%(parameter['name'],parameter['value'])
            if parameter['comment'] is not None:
                s += ' // %s'%parameter['comment']
            s += '\n'
        return s

    def gen_localparams_dec_str(self):
        """
        Generate the verilog code required to
        declare localparams
        """
        s = ''
        for pn,parameter in enumerate(self.localparams):
            s += '  localparam %s = %s;'%(parameter['name'],parameter['value'])
            if parameter['comment'] is not None:
                s += ' // %s'%parameter['comment']
            s += '\n'
        return s

    def gen_port_list(self):
        """
        Generate the verilog code required to
        declare ports
        """
        s = ''
        kwm = {'in':'input','out':'output','inout':'inout'}
        n_ports = len(self.ports.keys())
        i = 1
        for name, port in self.ports.items():
            logger.debug('Generating port %s'%port.name)
            if port.width == 0:
                s += '    %s %s'%(kwm[port.dir],port.name)
            else:
                s += '    %s [%d:0] %s'%(kwm[port.dir], (port.width-1), port.name)
            if i < n_ports:
                s += ','
            if hasattr(port, 'comment'):
                s += ' // %s'%port.comment
            s += '\n'
            i += 1
        return s

    def gen_ports_dec_str(self):
        """
        Generate the verilog code required to
        declare ports with special attributes, eg LOCS, etc.
        """
        # keyword map
        kwm = {'in':'input','out':'output','inout':'inout'}
        s = ''
        for pn,port in enumerate(self.ports):
            # set up indentation nicely
            s += '  '
            # first write attributes
            if hasattr(port, 'attr'):
                s += '(* '
                n_keys = len(port.attr.keys())
                for kn,key in enumerate(port.attr.keys()):
                    if kn != (n_keys-1):
                        s += '%s = "%s",'%(key,port.attr[key])
                    else:
                        s += '%s = "%s"'%(key,port.attr[key])
                s += ' *)'
            # declare port
            if port.width == 0:
                s += '%s %s;'%(kwm[port.dir], port.name)
            else:
                s += '%s [%d:0] %s;'%(kwm[port.dir], (port.width-1), port.name)
            if hasattr(port, 'comment'):
                s += ' // %s'%port.comment
            s += '\n'
        return s
       
    def gen_signals_dec_str(self):
        """
        Generate the verilog code required to
        declare signals
        """
        s = ''
        for name, sig in self.signals.items():
            logger.debug('Writing verilog for signal %s'%name)
            if sig.width == 0:
                s += '  wire %s;'%(name)
            else:
                s += '  wire [%d:0] %s;'%((sig.width-1), name)
            if hasattr(sig, 'comment'):
                s += ' // %s'%sig.comment
            s += '\n'
        return s

    def gen_instances_dec_str(self):
        """
        Generate the verilog code required
        to instantiate the instances in this 
        module
        """
        n_inst = len(self.instances)
        s = ''
        n = 0
        for instname, instance in self.instances.items():
            s += instance.gen_instance_verilog(instname)
            if n != (n_inst - 1):
                s += '\n'
            n += 1
        return s
    
    def gen_assignments_str(self):
        """
        Generate the verilog code required
        to assign a port or signal to another
        signal
        """
        s = ''
        for n,assignment in enumerate(self.assignments):
            s += '  assign %s = %s;'%(assignment['lhs'], assignment['rhs'])
            if assignment['comment'] is not None:
                s += ' // %s'%assignment['comment']
            s += '\n'
        return s

    def gen_endmod_str(self):
        return 'endmodule\n'

    def gen_default_nettype_str(self):
        return "`default_nettype wire\n"

    def gen_instance_verilog(self, instname):
        '''
        Generate a string corresponding to the instantiation of this instance,
        with instance name 'instname'
        '''
        s = ''
        if hasattr(self, 'comment'):
            s += '  // %s\n'%self.comment
        n_params = len(self.parameters)
        if n_params > 0:
            s += '  %s #(\n' %self.name
            #n = 0
            for n, parameter in enumerate(self.parameters):
                s += '    .%s(%s)'%(parameter['name'], parameter['value'])
                if n != (n_params - 1):
                    s += ',\n'
                else:
                    s += '\n'
                #n += 1
            s += '  ) %s (\n'%instname
        else:
            s += '  %s  %s (\n'%(self.name, instname)
        n_ports = len(self.ports)
        n = 0
        for portname, port in self.ports.items():
            s += '    .%s(%s)'%(port.name, port.signal)
            if n != (n_ports - 1):
                s += ',\n'
            else:
                s += '\n'
            n += 1
        s += '  );\n'
        return s

    def add_wb_interface(self, regname, mode, nbytes=4, suffix='', candr_suffix='', memory_map=[], typecode=0xff):
        """
        Add the ports necessary for a wishbone slave interface.
        Wishbone ports that depend on the slave index are identified by a parameter
        that matches the instance name. This parameter must be given a value in a higher level
        of the verilog code!
        This function returns the WbDevice object, so the caller can mess with it's memory map
        if they so desire.
        """
        if regname in [wb_dev.regname for wb_dev in self.wb_devices]:
            return
        else:
            wb_device = WbDevice(regname, nbytes=nbytes, mode=mode, hdl_suffix=suffix, hdl_candr_suffix=candr_suffix, memory_map=memory_map, typecode=typecode)
            self.wb_devices += [wb_device]
            self.n_wb_interfaces += 1
            self.add_port('wb_clk_i'+candr_suffix, parent_sig=False)
            self.add_port('wb_rst_i'+candr_suffix, parent_sig=False)
            self.add_port('wb_cyc_i'+suffix, parent_sig=False)
            self.add_port('wb_stb_i'+suffix, parent_sig=False)
            self.add_port('wb_we_i'+suffix,  width=1, parent_sig=False)
            self.add_port('wb_sel_i'+suffix, width=4, parent_sig=False)
            self.add_port('wb_adr_i'+suffix, width=32, parent_sig=False)
            self.add_port('wb_dat_i'+suffix, width=32, parent_sig=False)
            self.add_port('wb_dat_o'+suffix, width=32, parent_sig=False)
            self.add_port('wb_ack_o'+suffix, parent_sig=False)
            self.add_port('wb_err_o'+suffix, parent_sig=False)
            return wb_device

    def assign_wb_interface(self,name,id=0,suffix='',candr_suffix=''):
        """
        Add the ports necessary for a wishbone slave interface.
        Wishbone ports that depend on the slave index are identified by a parameter
        that matches the instance name. This parameter must be given a value in a higher level
        of the verilog code!
        """
        wb_id = name.upper() + '_WBID%d'%(id)
        #self.wb_names += [self.name]
        self.wb_ids += [wb_id]
        self.add_port('wb_clk_i'+candr_suffix, signal='wb_clk_i', parent_sig=False)
        self.add_port('wb_rst_i'+candr_suffix, signal='wb_rst_i', parent_sig=False)
        self.add_port('wb_cyc_i'+suffix, signal='wbs_cyc_o[%s]'%wb_id, parent_sig=False)
        self.add_port('wb_stb_i'+suffix, signal='wbs_stb_o[%s]'%wb_id, parent_sig=False)
        self.add_port('wb_we_i'+suffix,  signal='wbs_we_o', parent_sig=False)
        self.add_port('wb_sel_i'+suffix, signal='wbs_sel_o', width=4, parent_sig=False)
        self.add_port('wb_adr_i'+suffix, signal='wbs_adr_o', width=32, parent_sig=False)
        self.add_port('wb_dat_i'+suffix, signal='wbs_dat_o', width=32, parent_sig=False)
        self.add_port('wb_dat_o'+suffix, signal='wbs_dat_i[(%s+1)*32-1:(%s)*32]'%(wb_id,wb_id), width=32, parent_sig=False)
        self.add_port('wb_ack_o'+suffix, signal='wbs_ack_i[%s]'%wb_id,parent_sig=False)
        self.add_port('wb_err_o'+suffix, signal='wbs_err_i[%s]'%wb_id,parent_sig=False)
