

================================================================
== Vitis HLS Report for 'muls'
================================================================
* Date:           Mon Jun 12 16:50:44 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                           |                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                         |                      Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_muls_Pipeline_VITIS_LOOP_89_1_fu_40                    |muls_Pipeline_VITIS_LOOP_89_1                    |        4|        4|  13.332 ns|  13.332 ns|    4|    4|       no|
        |grp_muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_46  |muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2  |        6|        6|  19.998 ns|  19.998 ns|    6|    6|       no|
        |grp_muls_Pipeline_VITIS_LOOP_101_2_fu_54                   |muls_Pipeline_VITIS_LOOP_101_2                   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      634|      524|    -|
|Memory               |        -|     -|      192|       96|    -|
|Multiplexer          |        -|     -|        -|      248|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      835|      872|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_muls_Pipeline_VITIS_LOOP_101_2_fu_54                   |muls_Pipeline_VITIS_LOOP_101_2                   |        0|   6|  621|  368|    0|
    |grp_muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_46  |muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2  |        0|   0|    9|  112|    0|
    |grp_muls_Pipeline_VITIS_LOOP_89_1_fu_40                    |muls_Pipeline_VITIS_LOOP_89_1                    |        0|   0|    4|   44|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                 |        0|   6|  634|  524|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |l_Tc_m_Sreg_Array_U    |muls_l_Tc_m_Sreg_Array_SHIFTREG_AUTO_0R0W  |        0|  64|  32|    0|     2|   32|     1|           64|
    |l_Tc_m_Sreg_Array_2_U  |muls_l_Tc_m_Sreg_Array_SHIFTREG_AUTO_0R0W  |        0|  64|  32|    0|     2|   32|     1|           64|
    |l_flush_Array_U        |muls_l_flush_Array_SHIFTREG_AUTO_0R0W      |        0|  64|  32|    0|     2|    1|     1|            2|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                           |        0| 192|  96|    0|     6|   65|     3|          130|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  26|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |l_Tc_m_Sreg_Array_2_address0  |  14|          3|    1|          3|
    |l_Tc_m_Sreg_Array_2_ce0       |  14|          3|    1|          3|
    |l_Tc_m_Sreg_Array_2_d0        |  14|          3|   32|         96|
    |l_Tc_m_Sreg_Array_2_we0       |  14|          3|    1|          3|
    |l_Tc_m_Sreg_Array_address0    |  14|          3|    1|          3|
    |l_Tc_m_Sreg_Array_ce0         |  14|          3|    1|          3|
    |l_Tc_m_Sreg_Array_d0          |  14|          3|   32|         96|
    |l_Tc_m_Sreg_Array_we0         |  14|          3|    1|          3|
    |l_dataA_0_read                |   9|          2|    1|          2|
    |l_dataB_0_read                |   9|          2|    1|          2|
    |l_dataB_1_write               |   9|          2|    1|          2|
    |l_flush_Array_address0        |  14|          3|    1|          3|
    |l_flush_Array_ce0             |  14|          3|    1|          3|
    |l_flush_Array_d0              |  14|          3|    1|          3|
    |l_flush_Array_we0             |  14|          3|    1|          3|
    |l_mul1_write                  |   9|          2|    1|          2|
    |real_start                    |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 248|         53|   81|        239|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                               |  4|   0|    4|          0|
    |ap_done_reg                                                             |  1|   0|    1|          0|
    |grp_muls_Pipeline_VITIS_LOOP_101_2_fu_54_ap_start_reg                   |  1|   0|    1|          0|
    |grp_muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |grp_muls_Pipeline_VITIS_LOOP_89_1_fu_40_ap_start_reg                    |  1|   0|    1|          0|
    |start_once_reg                                                          |  1|   0|    1|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   |  9|   0|    9|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|          muls|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|          muls|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|          muls|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|          muls|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|          muls|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|          muls|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|          muls|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|          muls|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|          muls|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|          muls|  return value|
|l_dataA_0_dout            |   in|   34|     ap_fifo|     l_dataA_0|       pointer|
|l_dataA_0_num_data_valid  |   in|    3|     ap_fifo|     l_dataA_0|       pointer|
|l_dataA_0_fifo_cap        |   in|    3|     ap_fifo|     l_dataA_0|       pointer|
|l_dataA_0_empty_n         |   in|    1|     ap_fifo|     l_dataA_0|       pointer|
|l_dataA_0_read            |  out|    1|     ap_fifo|     l_dataA_0|       pointer|
|l_dataB_0_dout            |   in|   64|     ap_fifo|     l_dataB_0|       pointer|
|l_dataB_0_num_data_valid  |   in|    3|     ap_fifo|     l_dataB_0|       pointer|
|l_dataB_0_fifo_cap        |   in|    3|     ap_fifo|     l_dataB_0|       pointer|
|l_dataB_0_empty_n         |   in|    1|     ap_fifo|     l_dataB_0|       pointer|
|l_dataB_0_read            |  out|    1|     ap_fifo|     l_dataB_0|       pointer|
|l_dataB_1_din             |  out|   64|     ap_fifo|     l_dataB_1|       pointer|
|l_dataB_1_num_data_valid  |   in|    2|     ap_fifo|     l_dataB_1|       pointer|
|l_dataB_1_fifo_cap        |   in|    2|     ap_fifo|     l_dataB_1|       pointer|
|l_dataB_1_full_n          |   in|    1|     ap_fifo|     l_dataB_1|       pointer|
|l_dataB_1_write           |  out|    1|     ap_fifo|     l_dataB_1|       pointer|
|l_mul1_din                |  out|   64|     ap_fifo|        l_mul1|       pointer|
|l_mul1_num_data_valid     |   in|    2|     ap_fifo|        l_mul1|       pointer|
|l_mul1_fifo_cap           |   in|    2|     ap_fifo|        l_mul1|       pointer|
|l_mul1_full_n             |   in|    1|     ap_fifo|        l_mul1|       pointer|
|l_mul1_write              |  out|    1|     ap_fifo|        l_mul1|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.61>
ST_1 : Operation 5 [1/1] (0.61ns)   --->   "%l_flush_Array = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:88]   --->   Operation 5 'alloca' 'l_flush_Array' <Predicate = true> <Delay = 0.61>
ST_1 : Operation 6 [1/1] (0.61ns)   --->   "%l_Tc_m_Sreg_Array = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:93]   --->   Operation 6 'alloca' 'l_Tc_m_Sreg_Array' <Predicate = true> <Delay = 0.61>
ST_1 : Operation 7 [1/1] (0.61ns)   --->   "%l_Tc_m_Sreg_Array_2 = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:93]   --->   Operation 7 'alloca' 'l_Tc_m_Sreg_Array_2' <Predicate = true> <Delay = 0.61>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @muls_Pipeline_VITIS_LOOP_89_1, i1 %l_flush_Array"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2, i32 %l_Tc_m_Sreg_Array_2, i32 %l_Tc_m_Sreg_Array"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln0 = call void @muls_Pipeline_VITIS_LOOP_89_1, i1 %l_flush_Array"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2, i32 %l_Tc_m_Sreg_Array_2, i32 %l_Tc_m_Sreg_Array"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 12 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @muls_Pipeline_VITIS_LOOP_101_2, i32 %l_Tc_m_Sreg_Array_2, i32 %l_Tc_m_Sreg_Array, i1 %l_flush_Array, i34 %l_dataA_0, i64 %l_dataB_0, i64 %l_dataB_1, i64 %l_mul1"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_mul1, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %l_dataA_0, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_dataB_0, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_dataB_1, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln0 = call void @muls_Pipeline_VITIS_LOOP_101_2, i32 %l_Tc_m_Sreg_Array_2, i32 %l_Tc_m_Sreg_Array, i1 %l_flush_Array, i34 %l_dataA_0, i64 %l_dataB_0, i64 %l_dataB_1, i64 %l_mul1"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln137 = ret" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:137]   --->   Operation 19 'ret' 'ret_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_dataA_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_dataB_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_dataB_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_mul1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l_flush_Array       (alloca       ) [ 00111]
l_Tc_m_Sreg_Array   (alloca       ) [ 00111]
l_Tc_m_Sreg_Array_2 (alloca       ) [ 00111]
call_ln0            (call         ) [ 00000]
call_ln0            (call         ) [ 00000]
empty               (wait         ) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
call_ln0            (call         ) [ 00000]
ret_ln137           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_dataA_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataA_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_dataB_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataB_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l_dataB_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataB_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="l_mul1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mul1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="muls_Pipeline_VITIS_LOOP_89_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="muls_Pipeline_VITIS_LOOP_101_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="l_flush_Array_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_flush_Array/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="l_Tc_m_Sreg_Array_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_Tc_m_Sreg_Array/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="l_Tc_m_Sreg_Array_2_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_Tc_m_Sreg_Array_2/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_muls_Pipeline_VITIS_LOOP_89_1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_muls_Pipeline_VITIS_LOOP_101_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="59" dir="0" index="4" bw="34" slack="0"/>
<pin id="60" dir="0" index="5" bw="64" slack="0"/>
<pin id="61" dir="0" index="6" bw="64" slack="0"/>
<pin id="62" dir="0" index="7" bw="64" slack="0"/>
<pin id="63" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="28" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="36" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="32" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="54" pin=5"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="54" pin=6"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="54" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_dataA_0 | {}
	Port: l_dataB_0 | {}
	Port: l_dataB_1 | {3 4 }
	Port: l_mul1 | {3 4 }
 - Input state : 
	Port: muls : l_dataA_0 | {3 4 }
	Port: muls : l_dataB_0 | {3 4 }
	Port: muls : l_dataB_1 | {}
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_muls_Pipeline_VITIS_LOOP_89_1_fu_40          |    0    |    0    |    2    |    17   |
|   call   | grp_muls_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_46 |    0    |    0    |    7    |    48   |
|          |          grp_muls_Pipeline_VITIS_LOOP_101_2_fu_54         |    6    |  1.548  |   673   |   278   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |    6    |  1.548  |   682   |   343   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+
|                   |   FF   |   LUT  |
+-------------------+--------+--------+
| l_Tc_m_Sreg_Array |   64   |   32   |
|l_Tc_m_Sreg_Array_2|   64   |   32   |
|   l_flush_Array   |   64   |   32   |
+-------------------+--------+--------+
|       Total       |   192  |   96   |
+-------------------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    1   |   682  |   343  |
|   Memory  |    -   |    -   |   192  |   96   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   874  |   439  |
+-----------+--------+--------+--------+--------+
