Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 23 19:41:24 2025
| Host         : DESKTOP-MFGGA9M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Cronometro_Board_control_sets_placed.rpt
| Design       : Cronometro_Board
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           20 |
| Yes          | No                    | No                     |              17 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              79 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+------------------------------+------------------+----------------+--------------+
|   Clock Signal   |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------+------------------------------+------------------+----------------+--------------+
|  CLOCK_IBUF_BUFG |                              |                              |                3 |              4 |         1.33 |
|  CLOCK_IBUF_BUFG | acq/x11_out                  |                              |                3 |              5 |         1.67 |
| ~CLOCK_IBUF_BUFG | cr/fr/clockfx_reg_0[0]       | RST_IBUF                     |                3 |              5 |         1.67 |
|  CLOCK_IBUF_BUFG | acq/dato_s0__0               |                              |                1 |              6 |         6.00 |
|  CLOCK_IBUF_BUFG | acq/x1__0                    |                              |                1 |              6 |         6.00 |
| ~CLOCK_IBUF_BUFG | cr/fr/clockfx_reg_1[0]       | RST_IBUF                     |                2 |              6 |         3.00 |
| ~CLOCK_IBUF_BUFG | cr/fr/E[0]                   | RST_IBUF                     |                2 |              6 |         3.00 |
|  CLOCK_IBUF_BUFG | b_e/deb.count[31]_i_2_n_0    | b_e/deb.count[31]_i_1_n_0    |                8 |             31 |         3.88 |
|  CLOCK_IBUF_BUFG | b_l/deb.count[31]_i_2__0_n_0 | b_l/deb.count[31]_i_1__0_n_0 |                8 |             31 |         3.88 |
|  CLOCK_IBUF_BUFG |                              | RST_IBUF                     |               20 |             58 |         2.90 |
+------------------+------------------------------+------------------------------+------------------+----------------+--------------+


