v 20100214 1
C 3200 300 1 0 0 in_port_v.sym   
{
T 3200 300 5 10 1 1 0 6 1 1
refdes=t8_wb_dat_i[wb_data_width-1:0]
}
C 3200 700 1 0 0 in_port_v.sym   
{
T 3200 700 5 10 1 1 0 6 1 1
refdes=t7_wb_dat_i[wb_data_width-1:0]
}
C 3200 1100 1 0 0 in_port_v.sym   
{
T 3200 1100 5 10 1 1 0 6 1 1
refdes=t6_wb_dat_i[wb_data_width-1:0]
}
C 3200 1500 1 0 0 in_port_v.sym   
{
T 3200 1500 5 10 1 1 0 6 1 1
refdes=t5_wb_dat_i[wb_data_width-1:0]
}
C 3200 1900 1 0 0 in_port_v.sym   
{
T 3200 1900 5 10 1 1 0 6 1 1
refdes=t4_wb_dat_i[wb_data_width-1:0]
}
C 3200 2300 1 0 0 in_port_v.sym   
{
T 3200 2300 5 10 1 1 0 6 1 1
refdes=t3_wb_dat_i[wb_data_width-1:0]
}
C 3200 2700 1 0 0 in_port_v.sym   
{
T 3200 2700 5 10 1 1 0 6 1 1
refdes=t2_wb_dat_i[wb_data_width-1:0]
}
C 3200 3100 1 0 0 in_port_v.sym   
{
T 3200 3100 5 10 1 1 0 6 1 1
refdes=t1_wb_dat_i[wb_data_width-1:0]
}
C 3200 3500 1 0 0 in_port_v.sym   
{
T 3200 3500 5 10 1 1 0 6 1 1
refdes=t0_wb_dat_i[wb_data_width-1:0]
}
C 3200 3900 1 0 0 in_port_v.sym   
{
T 3200 3900 5 10 1 1 0 6 1 1
refdes=i7_wb_sel_i[wb_byte_lanes-1:0]
}
C 3200 4300 1 0 0 in_port_v.sym   
{
T 3200 4300 5 10 1 1 0 6 1 1
refdes=i7_wb_dat_i[wb_data_width-1:0]
}
C 3200 4700 1 0 0 in_port_v.sym   
{
T 3200 4700 5 10 1 1 0 6 1 1
refdes=i7_wb_adr_i[wb_addr_width-1:0]
}
C 3200 5100 1 0 0 in_port_v.sym   
{
T 3200 5100 5 10 1 1 0 6 1 1
refdes=i6_wb_sel_i[wb_byte_lanes-1:0]
}
C 3200 5500 1 0 0 in_port_v.sym   
{
T 3200 5500 5 10 1 1 0 6 1 1
refdes=i6_wb_dat_i[wb_data_width-1:0]
}
C 3200 5900 1 0 0 in_port_v.sym   
{
T 3200 5900 5 10 1 1 0 6 1 1
refdes=i6_wb_adr_i[wb_addr_width-1:0]
}
C 3200 6300 1 0 0 in_port_v.sym   
{
T 3200 6300 5 10 1 1 0 6 1 1
refdes=i5_wb_sel_i[wb_byte_lanes-1:0]
}
C 3200 6700 1 0 0 in_port_v.sym   
{
T 3200 6700 5 10 1 1 0 6 1 1
refdes=i5_wb_dat_i[wb_data_width-1:0]
}
C 3200 7100 1 0 0 in_port_v.sym   
{
T 3200 7100 5 10 1 1 0 6 1 1
refdes=i5_wb_adr_i[wb_addr_width-1:0]
}
C 3200 7500 1 0 0 in_port_v.sym   
{
T 3200 7500 5 10 1 1 0 6 1 1
refdes=i4_wb_sel_i[wb_byte_lanes-1:0]
}
C 3200 7900 1 0 0 in_port_v.sym   
{
T 3200 7900 5 10 1 1 0 6 1 1
refdes=i4_wb_dat_i[wb_data_width-1:0]
}
C 3200 8300 1 0 0 in_port_v.sym   
{
T 3200 8300 5 10 1 1 0 6 1 1
refdes=i4_wb_adr_i[wb_addr_width-1:0]
}
C 3200 8700 1 0 0 in_port_v.sym   
{
T 3200 8700 5 10 1 1 0 6 1 1
refdes=i3_wb_sel_i[wb_byte_lanes-1:0]
}
C 3200 9100 1 0 0 in_port_v.sym   
{
T 3200 9100 5 10 1 1 0 6 1 1
refdes=i3_wb_dat_i[wb_data_width-1:0]
}
C 3200 9500 1 0 0 in_port_v.sym   
{
T 3200 9500 5 10 1 1 0 6 1 1
refdes=i3_wb_adr_i[wb_addr_width-1:0]
}
C 3200 9900 1 0 0 in_port_v.sym   
{
T 3200 9900 5 10 1 1 0 6 1 1
refdes=i2_wb_sel_i[wb_byte_lanes-1:0]
}
C 3200 10300 1 0 0 in_port_v.sym   
{
T 3200 10300 5 10 1 1 0 6 1 1
refdes=i2_wb_dat_i[wb_data_width-1:0]
}
C 3200 10700 1 0 0 in_port_v.sym   
{
T 3200 10700 5 10 1 1 0 6 1 1
refdes=i2_wb_adr_i[wb_addr_width-1:0]
}
C 3200 11100 1 0 0 in_port_v.sym   
{
T 3200 11100 5 10 1 1 0 6 1 1
refdes=i1_wb_sel_i[wb_byte_lanes-1:0]
}
C 3200 11500 1 0 0 in_port_v.sym   
{
T 3200 11500 5 10 1 1 0 6 1 1
refdes=i1_wb_dat_i[wb_data_width-1:0]
}
C 3200 11900 1 0 0 in_port_v.sym   
{
T 3200 11900 5 10 1 1 0 6 1 1
refdes=i1_wb_adr_i[wb_addr_width-1:0]
}
C 3200 12300 1 0 0 in_port_v.sym   
{
T 3200 12300 5 10 1 1 0 6 1 1
refdes=i0_wb_sel_i[wb_byte_lanes-1:0]
}
C 3200 12700 1 0 0 in_port_v.sym   
{
T 3200 12700 5 10 1 1 0 6 1 1
refdes=i0_wb_dat_i[wb_data_width-1:0]
}
C 3200 13100 1 0 0 in_port_v.sym   
{
T 3200 13100 5 10 1 1 0 6 1 1
refdes=i0_wb_adr_i[wb_addr_width-1:0]
}
C 3200 13500 1 0 0 in_port.sym  
{
T 3200 13500 5 10 1 1 0 6 1 1 
refdes=wb_rst_i
}
C 3200 13900 1 0 0 in_port.sym  
{
T 3200 13900 5 10 1 1 0 6 1 1 
refdes=wb_clk_i
}
C 3200 14300 1 0 0 in_port.sym  
{
T 3200 14300 5 10 1 1 0 6 1 1 
refdes=t8_wb_err_i
}
C 3200 14700 1 0 0 in_port.sym  
{
T 3200 14700 5 10 1 1 0 6 1 1 
refdes=t8_wb_ack_i
}
C 3200 15100 1 0 0 in_port.sym  
{
T 3200 15100 5 10 1 1 0 6 1 1 
refdes=t7_wb_err_i
}
C 3200 15500 1 0 0 in_port.sym  
{
T 3200 15500 5 10 1 1 0 6 1 1 
refdes=t7_wb_ack_i
}
C 3200 15900 1 0 0 in_port.sym  
{
T 3200 15900 5 10 1 1 0 6 1 1 
refdes=t6_wb_err_i
}
C 3200 16300 1 0 0 in_port.sym  
{
T 3200 16300 5 10 1 1 0 6 1 1 
refdes=t6_wb_ack_i
}
C 3200 16700 1 0 0 in_port.sym  
{
T 3200 16700 5 10 1 1 0 6 1 1 
refdes=t5_wb_err_i
}
C 3200 17100 1 0 0 in_port.sym  
{
T 3200 17100 5 10 1 1 0 6 1 1 
refdes=t5_wb_ack_i
}
C 3200 17500 1 0 0 in_port.sym  
{
T 3200 17500 5 10 1 1 0 6 1 1 
refdes=t4_wb_err_i
}
C 3200 17900 1 0 0 in_port.sym  
{
T 3200 17900 5 10 1 1 0 6 1 1 
refdes=t4_wb_ack_i
}
C 3200 18300 1 0 0 in_port.sym  
{
T 3200 18300 5 10 1 1 0 6 1 1 
refdes=t3_wb_err_i
}
C 3200 18700 1 0 0 in_port.sym  
{
T 3200 18700 5 10 1 1 0 6 1 1 
refdes=t3_wb_ack_i
}
C 3200 19100 1 0 0 in_port.sym  
{
T 3200 19100 5 10 1 1 0 6 1 1 
refdes=t2_wb_err_i
}
C 3200 19500 1 0 0 in_port.sym  
{
T 3200 19500 5 10 1 1 0 6 1 1 
refdes=t2_wb_ack_i
}
C 3200 19900 1 0 0 in_port.sym  
{
T 3200 19900 5 10 1 1 0 6 1 1 
refdes=t1_wb_err_i
}
C 3200 20300 1 0 0 in_port.sym  
{
T 3200 20300 5 10 1 1 0 6 1 1 
refdes=t1_wb_ack_i
}
C 3200 20700 1 0 0 in_port.sym  
{
T 3200 20700 5 10 1 1 0 6 1 1 
refdes=t0_wb_err_i
}
C 3200 21100 1 0 0 in_port.sym  
{
T 3200 21100 5 10 1 1 0 6 1 1 
refdes=t0_wb_ack_i
}
C 3200 21500 1 0 0 in_port.sym  
{
T 3200 21500 5 10 1 1 0 6 1 1 
refdes=i7_wb_we_i
}
C 3200 21900 1 0 0 in_port.sym  
{
T 3200 21900 5 10 1 1 0 6 1 1 
refdes=i7_wb_stb_i
}
C 3200 22300 1 0 0 in_port.sym  
{
T 3200 22300 5 10 1 1 0 6 1 1 
refdes=i7_wb_cyc_i
}
C 3200 22700 1 0 0 in_port.sym  
{
T 3200 22700 5 10 1 1 0 6 1 1 
refdes=i6_wb_we_i
}
C 3200 23100 1 0 0 in_port.sym  
{
T 3200 23100 5 10 1 1 0 6 1 1 
refdes=i6_wb_stb_i
}
C 3200 23500 1 0 0 in_port.sym  
{
T 3200 23500 5 10 1 1 0 6 1 1 
refdes=i6_wb_cyc_i
}
C 3200 23900 1 0 0 in_port.sym  
{
T 3200 23900 5 10 1 1 0 6 1 1 
refdes=i5_wb_we_i
}
C 3200 24300 1 0 0 in_port.sym  
{
T 3200 24300 5 10 1 1 0 6 1 1 
refdes=i5_wb_stb_i
}
C 3200 24700 1 0 0 in_port.sym  
{
T 3200 24700 5 10 1 1 0 6 1 1 
refdes=i5_wb_cyc_i
}
C 3200 25100 1 0 0 in_port.sym  
{
T 3200 25100 5 10 1 1 0 6 1 1 
refdes=i4_wb_we_i
}
C 3200 25500 1 0 0 in_port.sym  
{
T 3200 25500 5 10 1 1 0 6 1 1 
refdes=i4_wb_stb_i
}
C 3200 25900 1 0 0 in_port.sym  
{
T 3200 25900 5 10 1 1 0 6 1 1 
refdes=i4_wb_cyc_i
}
C 3200 26300 1 0 0 in_port.sym  
{
T 3200 26300 5 10 1 1 0 6 1 1 
refdes=i3_wb_we_i
}
C 3200 26700 1 0 0 in_port.sym  
{
T 3200 26700 5 10 1 1 0 6 1 1 
refdes=i3_wb_stb_i
}
C 3200 27100 1 0 0 in_port.sym  
{
T 3200 27100 5 10 1 1 0 6 1 1 
refdes=i3_wb_cyc_i
}
C 3200 27500 1 0 0 in_port.sym  
{
T 3200 27500 5 10 1 1 0 6 1 1 
refdes=i2_wb_we_i
}
C 3200 27900 1 0 0 in_port.sym  
{
T 3200 27900 5 10 1 1 0 6 1 1 
refdes=i2_wb_stb_i
}
C 3200 28300 1 0 0 in_port.sym  
{
T 3200 28300 5 10 1 1 0 6 1 1 
refdes=i2_wb_cyc_i
}
C 3200 28700 1 0 0 in_port.sym  
{
T 3200 28700 5 10 1 1 0 6 1 1 
refdes=i1_wb_we_i
}
C 3200 29100 1 0 0 in_port.sym  
{
T 3200 29100 5 10 1 1 0 6 1 1 
refdes=i1_wb_stb_i
}
C 3200 29500 1 0 0 in_port.sym  
{
T 3200 29500 5 10 1 1 0 6 1 1 
refdes=i1_wb_cyc_i
}
C 3200 29900 1 0 0 in_port.sym  
{
T 3200 29900 5 10 1 1 0 6 1 1 
refdes=i0_wb_we_i
}
C 3200 30300 1 0 0 in_port.sym  
{
T 3200 30300 5 10 1 1 0 6 1 1 
refdes=i0_wb_stb_i
}
C 3200 30700 1 0 0 in_port.sym  
{
T 3200 30700 5 10 1 1 0 6 1 1 
refdes=i0_wb_cyc_i
}
C 7500 300  1 0  0 out_port_v.sym
{
T 8500 300 5  10 1 1 0 0 1 1 
refdes=t8_wb_sel_o[wb_byte_lanes-1:0]
}
C 7500 700  1 0  0 out_port_v.sym
{
T 8500 700 5  10 1 1 0 0 1 1 
refdes=t8_wb_dat_o[wb_data_width-1:0]
}
C 7500 1100  1 0  0 out_port_v.sym
{
T 8500 1100 5  10 1 1 0 0 1 1 
refdes=t8_wb_adr_o[wb_addr_width-1:0]
}
C 7500 1500  1 0  0 out_port_v.sym
{
T 8500 1500 5  10 1 1 0 0 1 1 
refdes=t7_wb_sel_o[wb_byte_lanes-1:0]
}
C 7500 1900  1 0  0 out_port_v.sym
{
T 8500 1900 5  10 1 1 0 0 1 1 
refdes=t7_wb_dat_o[wb_data_width-1:0]
}
C 7500 2300  1 0  0 out_port_v.sym
{
T 8500 2300 5  10 1 1 0 0 1 1 
refdes=t7_wb_adr_o[wb_addr_width-1:0]
}
C 7500 2700  1 0  0 out_port_v.sym
{
T 8500 2700 5  10 1 1 0 0 1 1 
refdes=t6_wb_sel_o[wb_byte_lanes-1:0]
}
C 7500 3100  1 0  0 out_port_v.sym
{
T 8500 3100 5  10 1 1 0 0 1 1 
refdes=t6_wb_dat_o[wb_data_width-1:0]
}
C 7500 3500  1 0  0 out_port_v.sym
{
T 8500 3500 5  10 1 1 0 0 1 1 
refdes=t6_wb_adr_o[wb_addr_width-1:0]
}
C 7500 3900  1 0  0 out_port_v.sym
{
T 8500 3900 5  10 1 1 0 0 1 1 
refdes=t5_wb_sel_o[wb_byte_lanes-1:0]
}
C 7500 4300  1 0  0 out_port_v.sym
{
T 8500 4300 5  10 1 1 0 0 1 1 
refdes=t5_wb_dat_o[wb_data_width-1:0]
}
C 7500 4700  1 0  0 out_port_v.sym
{
T 8500 4700 5  10 1 1 0 0 1 1 
refdes=t5_wb_adr_o[wb_addr_width-1:0]
}
C 7500 5100  1 0  0 out_port_v.sym
{
T 8500 5100 5  10 1 1 0 0 1 1 
refdes=t4_wb_sel_o[wb_byte_lanes-1:0]
}
C 7500 5500  1 0  0 out_port_v.sym
{
T 8500 5500 5  10 1 1 0 0 1 1 
refdes=t4_wb_dat_o[wb_data_width-1:0]
}
C 7500 5900  1 0  0 out_port_v.sym
{
T 8500 5900 5  10 1 1 0 0 1 1 
refdes=t4_wb_adr_o[wb_addr_width-1:0]
}
C 7500 6300  1 0  0 out_port_v.sym
{
T 8500 6300 5  10 1 1 0 0 1 1 
refdes=t3_wb_sel_o[wb_byte_lanes-1:0]
}
C 7500 6700  1 0  0 out_port_v.sym
{
T 8500 6700 5  10 1 1 0 0 1 1 
refdes=t3_wb_dat_o[wb_data_width-1:0]
}
C 7500 7100  1 0  0 out_port_v.sym
{
T 8500 7100 5  10 1 1 0 0 1 1 
refdes=t3_wb_adr_o[wb_addr_width-1:0]
}
C 7500 7500  1 0  0 out_port_v.sym
{
T 8500 7500 5  10 1 1 0 0 1 1 
refdes=t2_wb_sel_o[wb_byte_lanes-1:0]
}
C 7500 7900  1 0  0 out_port_v.sym
{
T 8500 7900 5  10 1 1 0 0 1 1 
refdes=t2_wb_dat_o[wb_data_width-1:0]
}
C 7500 8300  1 0  0 out_port_v.sym
{
T 8500 8300 5  10 1 1 0 0 1 1 
refdes=t2_wb_adr_o[wb_addr_width-1:0]
}
C 7500 8700  1 0  0 out_port_v.sym
{
T 8500 8700 5  10 1 1 0 0 1 1 
refdes=t1_wb_sel_o[wb_byte_lanes-1:0]
}
C 7500 9100  1 0  0 out_port_v.sym
{
T 8500 9100 5  10 1 1 0 0 1 1 
refdes=t1_wb_dat_o[wb_data_width-1:0]
}
C 7500 9500  1 0  0 out_port_v.sym
{
T 8500 9500 5  10 1 1 0 0 1 1 
refdes=t1_wb_adr_o[wb_addr_width-1:0]
}
C 7500 9900  1 0  0 out_port_v.sym
{
T 8500 9900 5  10 1 1 0 0 1 1 
refdes=t0_wb_sel_o[wb_byte_lanes-1:0]
}
C 7500 10300  1 0  0 out_port_v.sym
{
T 8500 10300 5  10 1 1 0 0 1 1 
refdes=t0_wb_dat_o[wb_data_width-1:0]
}
C 7500 10700  1 0  0 out_port_v.sym
{
T 8500 10700 5  10 1 1 0 0 1 1 
refdes=t0_wb_adr_o[wb_addr_width-1:0]
}
C 7500 11100  1 0  0 out_port_v.sym
{
T 8500 11100 5  10 1 1 0 0 1 1 
refdes=i7_wb_dat_o[wb_data_width-1:0]
}
C 7500 11500  1 0  0 out_port_v.sym
{
T 8500 11500 5  10 1 1 0 0 1 1 
refdes=i6_wb_dat_o[wb_data_width-1:0]
}
C 7500 11900  1 0  0 out_port_v.sym
{
T 8500 11900 5  10 1 1 0 0 1 1 
refdes=i5_wb_dat_o[wb_data_width-1:0]
}
C 7500 12300  1 0  0 out_port_v.sym
{
T 8500 12300 5  10 1 1 0 0 1 1 
refdes=i4_wb_dat_o[wb_data_width-1:0]
}
C 7500 12700  1 0  0 out_port_v.sym
{
T 8500 12700 5  10 1 1 0 0 1 1 
refdes=i3_wb_dat_o[wb_data_width-1:0]
}
C 7500 13100  1 0  0 out_port_v.sym
{
T 8500 13100 5  10 1 1 0 0 1 1 
refdes=i2_wb_dat_o[wb_data_width-1:0]
}
C 7500 13500  1 0  0 out_port_v.sym
{
T 8500 13500 5  10 1 1 0 0 1 1 
refdes=i1_wb_dat_o[wb_data_width-1:0]
}
C 7500 13900  1 0  0 out_port_v.sym
{
T 8500 13900 5  10 1 1 0 0 1 1 
refdes=i0_wb_dat_o[wb_data_width-1:0]
}
C 7500 14300  1 0 0 out_port.sym
{
T 8500 14300 5  10 1 1 0 0 1 1
refdes=t8_wb_we_o
}
C 7500 14700  1 0 0 out_port.sym
{
T 8500 14700 5  10 1 1 0 0 1 1
refdes=t8_wb_stb_o
}
C 7500 15100  1 0 0 out_port.sym
{
T 8500 15100 5  10 1 1 0 0 1 1
refdes=t8_wb_cyc_o
}
C 7500 15500  1 0 0 out_port.sym
{
T 8500 15500 5  10 1 1 0 0 1 1
refdes=t7_wb_we_o
}
C 7500 15900  1 0 0 out_port.sym
{
T 8500 15900 5  10 1 1 0 0 1 1
refdes=t7_wb_stb_o
}
C 7500 16300  1 0 0 out_port.sym
{
T 8500 16300 5  10 1 1 0 0 1 1
refdes=t7_wb_cyc_o
}
C 7500 16700  1 0 0 out_port.sym
{
T 8500 16700 5  10 1 1 0 0 1 1
refdes=t6_wb_we_o
}
C 7500 17100  1 0 0 out_port.sym
{
T 8500 17100 5  10 1 1 0 0 1 1
refdes=t6_wb_stb_o
}
C 7500 17500  1 0 0 out_port.sym
{
T 8500 17500 5  10 1 1 0 0 1 1
refdes=t6_wb_cyc_o
}
C 7500 17900  1 0 0 out_port.sym
{
T 8500 17900 5  10 1 1 0 0 1 1
refdes=t5_wb_we_o
}
C 7500 18300  1 0 0 out_port.sym
{
T 8500 18300 5  10 1 1 0 0 1 1
refdes=t5_wb_stb_o
}
C 7500 18700  1 0 0 out_port.sym
{
T 8500 18700 5  10 1 1 0 0 1 1
refdes=t5_wb_cyc_o
}
C 7500 19100  1 0 0 out_port.sym
{
T 8500 19100 5  10 1 1 0 0 1 1
refdes=t4_wb_we_o
}
C 7500 19500  1 0 0 out_port.sym
{
T 8500 19500 5  10 1 1 0 0 1 1
refdes=t4_wb_stb_o
}
C 7500 19900  1 0 0 out_port.sym
{
T 8500 19900 5  10 1 1 0 0 1 1
refdes=t4_wb_cyc_o
}
C 7500 20300  1 0 0 out_port.sym
{
T 8500 20300 5  10 1 1 0 0 1 1
refdes=t3_wb_we_o
}
C 7500 20700  1 0 0 out_port.sym
{
T 8500 20700 5  10 1 1 0 0 1 1
refdes=t3_wb_stb_o
}
C 7500 21100  1 0 0 out_port.sym
{
T 8500 21100 5  10 1 1 0 0 1 1
refdes=t3_wb_cyc_o
}
C 7500 21500  1 0 0 out_port.sym
{
T 8500 21500 5  10 1 1 0 0 1 1
refdes=t2_wb_we_o
}
C 7500 21900  1 0 0 out_port.sym
{
T 8500 21900 5  10 1 1 0 0 1 1
refdes=t2_wb_stb_o
}
C 7500 22300  1 0 0 out_port.sym
{
T 8500 22300 5  10 1 1 0 0 1 1
refdes=t2_wb_cyc_o
}
C 7500 22700  1 0 0 out_port.sym
{
T 8500 22700 5  10 1 1 0 0 1 1
refdes=t1_wb_we_o
}
C 7500 23100  1 0 0 out_port.sym
{
T 8500 23100 5  10 1 1 0 0 1 1
refdes=t1_wb_stb_o
}
C 7500 23500  1 0 0 out_port.sym
{
T 8500 23500 5  10 1 1 0 0 1 1
refdes=t1_wb_cyc_o
}
C 7500 23900  1 0 0 out_port.sym
{
T 8500 23900 5  10 1 1 0 0 1 1
refdes=t0_wb_we_o
}
C 7500 24300  1 0 0 out_port.sym
{
T 8500 24300 5  10 1 1 0 0 1 1
refdes=t0_wb_stb_o
}
C 7500 24700  1 0 0 out_port.sym
{
T 8500 24700 5  10 1 1 0 0 1 1
refdes=t0_wb_cyc_o
}
C 7500 25100  1 0 0 out_port.sym
{
T 8500 25100 5  10 1 1 0 0 1 1
refdes=i7_wb_err_o
}
C 7500 25500  1 0 0 out_port.sym
{
T 8500 25500 5  10 1 1 0 0 1 1
refdes=i7_wb_ack_o
}
C 7500 25900  1 0 0 out_port.sym
{
T 8500 25900 5  10 1 1 0 0 1 1
refdes=i6_wb_err_o
}
C 7500 26300  1 0 0 out_port.sym
{
T 8500 26300 5  10 1 1 0 0 1 1
refdes=i6_wb_ack_o
}
C 7500 26700  1 0 0 out_port.sym
{
T 8500 26700 5  10 1 1 0 0 1 1
refdes=i5_wb_err_o
}
C 7500 27100  1 0 0 out_port.sym
{
T 8500 27100 5  10 1 1 0 0 1 1
refdes=i5_wb_ack_o
}
C 7500 27500  1 0 0 out_port.sym
{
T 8500 27500 5  10 1 1 0 0 1 1
refdes=i4_wb_err_o
}
C 7500 27900  1 0 0 out_port.sym
{
T 8500 27900 5  10 1 1 0 0 1 1
refdes=i4_wb_ack_o
}
C 7500 28300  1 0 0 out_port.sym
{
T 8500 28300 5  10 1 1 0 0 1 1
refdes=i3_wb_err_o
}
C 7500 28700  1 0 0 out_port.sym
{
T 8500 28700 5  10 1 1 0 0 1 1
refdes=i3_wb_ack_o
}
C 7500 29100  1 0 0 out_port.sym
{
T 8500 29100 5  10 1 1 0 0 1 1
refdes=i2_wb_err_o
}
C 7500 29500  1 0 0 out_port.sym
{
T 8500 29500 5  10 1 1 0 0 1 1
refdes=i2_wb_ack_o
}
C 7500 29900  1 0 0 out_port.sym
{
T 8500 29900 5  10 1 1 0 0 1 1
refdes=i1_wb_err_o
}
C 7500 30300  1 0 0 out_port.sym
{
T 8500 30300 5  10 1 1 0 0 1 1
refdes=i1_wb_ack_o
}
C 7500 30700  1 0 0 out_port.sym
{
T 8500 30700 5  10 1 1 0 0 1 1
refdes=i0_wb_err_o
}
C 7500 31100  1 0 0 out_port.sym
{
T 8500 31100 5  10 1 1 0 0 1 1
refdes=i0_wb_ack_o
}
