<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PWMServomotorVerilog.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="divisorDeRelojPWM.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="divisorDeRelojPWM.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="divisorDeRelojPWM.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="divisorDeRelojPWM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="divisorDeRelojPWM.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="divisorDeRelojPWM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="divisorDeRelojPWM.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="divisorDeRelojPWM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="divisorDeRelojPWM.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="divisorDeRelojPWM.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="divisorDeRelojPWM.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="divisorDeRelojPWM.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="divisorDeRelojPWM.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divisorDeRelojPWM.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="divisorDeRelojPWM.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="divisorDeRelojPWM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="divisorDeRelojPWM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="divisorDeRelojPWM.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="divisorDeRelojPWM.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="divisorDeRelojPWM.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="divisorDeRelojPWM.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="divisorDeRelojPWM.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="divisorDeRelojPWM.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divisorDeRelojPWM_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divisorDeRelojPWM_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="divisorDeRelojPWM_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="divisorDeRelojPWM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="divisorDeRelojPWM_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="divisorDeRelojPWM_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="divisorDeRelojPWM_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="divisorDeRelojPWM_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="divisorDeRelojPWM_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisorDeRelojPWM_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisorDeRelojPWM_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="divisorDeRelojPWM_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="divisorDeRelojPWM_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisorDeRelojPWM_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divisorDeRelojPWM_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="divisorDeRelojPWM_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="divisorDeRelojPWM_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divisorDeRelojPWM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1689259584" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1689259584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690111289" xil_pn:in_ck="7268923974794687357" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1690111289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="divisorDeRelojPWM.v"/>
    </transform>
    <transform xil_pn:end_ts="1689259584" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6643544833482237424" xil_pn:start_ts="1689259584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1689259584" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8294150116001720882" xil_pn:start_ts="1689259584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1689259584" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3942454169147877671" xil_pn:start_ts="1689259584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690111289" xil_pn:in_ck="7268923974794687357" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1690111289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="divisorDeRelojPWM.v"/>
    </transform>
    <transform xil_pn:end_ts="1690111292" xil_pn:in_ck="7268923974794687357" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1890125671015609375" xil_pn:start_ts="1690111289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="divisorDeRelojPWM_beh.prj"/>
      <outfile xil_pn:name="divisorDeRelojPWM_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1690111521" xil_pn:in_ck="-1617754689236417656" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7990830725765268068" xil_pn:start_ts="1690111521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="divisorDeRelojPWM_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1690111459" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1690111459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690111459" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1744031048847279986" xil_pn:start_ts="1690111459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690111459" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3942454169147877671" xil_pn:start_ts="1690111459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690111459" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1690111459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690111459" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6643544833482237424" xil_pn:start_ts="1690111459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690111459" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1690111459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690111459" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6186101591402823459" xil_pn:start_ts="1690111459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690111471" xil_pn:in_ck="7268923974794687357" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2187050974305245236" xil_pn:start_ts="1690111459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="divisorDeRelojPWM.lso"/>
      <outfile xil_pn:name="divisorDeRelojPWM.ngc"/>
      <outfile xil_pn:name="divisorDeRelojPWM.ngr"/>
      <outfile xil_pn:name="divisorDeRelojPWM.prj"/>
      <outfile xil_pn:name="divisorDeRelojPWM.stx"/>
      <outfile xil_pn:name="divisorDeRelojPWM.syr"/>
      <outfile xil_pn:name="divisorDeRelojPWM.xst"/>
      <outfile xil_pn:name="divisorDeRelojPWM_beh.prj"/>
      <outfile xil_pn:name="divisorDeRelojPWM_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1690111471" xil_pn:in_ck="9014385701738235775" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6849262470666404197" xil_pn:start_ts="1690111471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690111477" xil_pn:in_ck="2094799710322892606" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7249971045621927108" xil_pn:start_ts="1690111471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="divisorDeRelojPWM.bld"/>
      <outfile xil_pn:name="divisorDeRelojPWM.ngd"/>
      <outfile xil_pn:name="divisorDeRelojPWM_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1690111484" xil_pn:in_ck="2094799710322892607" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1690111477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="divisorDeRelojPWM.pcf"/>
      <outfile xil_pn:name="divisorDeRelojPWM_map.map"/>
      <outfile xil_pn:name="divisorDeRelojPWM_map.mrp"/>
      <outfile xil_pn:name="divisorDeRelojPWM_map.ncd"/>
      <outfile xil_pn:name="divisorDeRelojPWM_map.ngm"/>
      <outfile xil_pn:name="divisorDeRelojPWM_map.xrpt"/>
      <outfile xil_pn:name="divisorDeRelojPWM_summary.xml"/>
      <outfile xil_pn:name="divisorDeRelojPWM_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1690111510" xil_pn:in_ck="7049373309181588952" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1690111484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="divisorDeRelojPWM.ncd"/>
      <outfile xil_pn:name="divisorDeRelojPWM.pad"/>
      <outfile xil_pn:name="divisorDeRelojPWM.par"/>
      <outfile xil_pn:name="divisorDeRelojPWM.ptwx"/>
      <outfile xil_pn:name="divisorDeRelojPWM.unroutes"/>
      <outfile xil_pn:name="divisorDeRelojPWM.xpi"/>
      <outfile xil_pn:name="divisorDeRelojPWM_pad.csv"/>
      <outfile xil_pn:name="divisorDeRelojPWM_pad.txt"/>
      <outfile xil_pn:name="divisorDeRelojPWM_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1690111517" xil_pn:in_ck="2205000930016883164" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1690111510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="divisorDeRelojPWM.bgn"/>
      <outfile xil_pn:name="divisorDeRelojPWM.bit"/>
      <outfile xil_pn:name="divisorDeRelojPWM.drc"/>
      <outfile xil_pn:name="divisorDeRelojPWM.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1690111510" xil_pn:in_ck="2094799710322892475" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1690111505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="divisorDeRelojPWM.twr"/>
      <outfile xil_pn:name="divisorDeRelojPWM.twx"/>
    </transform>
  </transforms>

</generated_project>
