
../repos/prog2/0.3:     file format elf32-littlearm


Disassembly of section .init:

000105f0 <.init>:
   105f0:	push	{r3, lr}
   105f4:	bl	10774 <_start@@Base+0x3c>
   105f8:	pop	{r3, pc}

Disassembly of section .plt:

000105fc <printf@plt-0x14>:
   105fc:	push	{lr}		; (str lr, [sp, #-4]!)
   10600:	ldr	lr, [pc, #4]	; 1060c <printf@plt-0x4>
   10604:	add	lr, pc, lr
   10608:	ldr	pc, [lr, #8]!
   1060c:	strdeq	r0, [r1], -r4

00010610 <printf@plt>:
   10610:	add	ip, pc, #0, 12
   10614:	add	ip, ip, #16, 20	; 0x10000
   10618:	ldr	pc, [ip, #2548]!	; 0x9f4

0001061c <__libc_start_main@plt>:
   1061c:	add	ip, pc, #0, 12
   10620:	add	ip, ip, #16, 20	; 0x10000
   10624:	ldr	pc, [ip, #2540]!	; 0x9ec

00010628 <__gmon_start__@plt>:
   10628:	add	ip, pc, #0, 12
   1062c:	add	ip, ip, #16, 20	; 0x10000
   10630:	ldr	pc, [ip, #2532]!	; 0x9e4

00010634 <putchar@plt>:
   10634:	add	ip, pc, #0, 12
   10638:	add	ip, ip, #16, 20	; 0x10000
   1063c:	ldr	pc, [ip, #2524]!	; 0x9dc

00010640 <__isoc99_scanf@plt>:
   10640:	add	ip, pc, #0, 12
   10644:	add	ip, ip, #16, 20	; 0x10000
   10648:	ldr	pc, [ip, #2516]!	; 0x9d4

0001064c <abort@plt>:
   1064c:	add	ip, pc, #0, 12
   10650:	add	ip, ip, #16, 20	; 0x10000
   10654:	ldr	pc, [ip, #2508]!	; 0x9cc

Disassembly of section .text:

00010658 <main@@Base>:
   10658:	push	{r4, r5, r6, lr}
   1065c:	mov	r4, #0
   10660:	ldr	r6, [pc, #180]	; 1071c <main@@Base+0xc4>
   10664:	ldr	r5, [pc, #180]	; 10720 <main@@Base+0xc8>
   10668:	sub	sp, sp, #40	; 0x28
   1066c:	add	r4, r4, #1
   10670:	mov	r1, r4
   10674:	mov	r0, r6
   10678:	bl	10610 <printf@plt>
   1067c:	sub	r1, r4, #-1073741823	; 0xc0000001
   10680:	mov	r0, r5
   10684:	add	r1, sp, r1, lsl #2
   10688:	bl	10640 <__isoc99_scanf@plt>
   1068c:	cmp	r4, #10
   10690:	bne	1066c <main@@Base+0x14>
   10694:	mov	r0, sp
   10698:	bl	10860 <avg@@Base>
   1069c:	ldr	r0, [pc, #128]	; 10724 <main@@Base+0xcc>
   106a0:	ldr	r6, [pc, #128]	; 10728 <main@@Base+0xd0>
   106a4:	mov	r5, sp
   106a8:	vcvt.f64.f32	d7, s0
   106ac:	vmov	r2, r3, d7
   106b0:	bl	10610 <printf@plt>
   106b4:	mov	r0, sp
   106b8:	bl	1088c <max@@Base>
   106bc:	ldr	r0, [pc, #104]	; 1072c <main@@Base+0xd4>
   106c0:	vcvt.f64.f32	d7, s0
   106c4:	vmov	r2, r3, d7
   106c8:	bl	10610 <printf@plt>
   106cc:	mov	r0, sp
   106d0:	bl	108b4 <min@@Base>
   106d4:	ldr	r0, [pc, #84]	; 10730 <main@@Base+0xd8>
   106d8:	vcvt.f64.f32	d7, s0
   106dc:	vmov	r2, r3, d7
   106e0:	bl	10610 <printf@plt>
   106e4:	ldr	r0, [pc, #72]	; 10734 <main@@Base+0xdc>
   106e8:	bl	10610 <printf@plt>
   106ec:	vldmia	r5!, {s15}
   106f0:	mov	r0, r6
   106f4:	vcvt.f64.f32	d7, s15
   106f8:	vmov	r2, r3, d7
   106fc:	bl	10610 <printf@plt>
   10700:	subs	r4, r4, #1
   10704:	bne	106ec <main@@Base+0x94>
   10708:	mov	r0, #10
   1070c:	bl	10634 <putchar@plt>
   10710:	mov	r0, r4
   10714:	add	sp, sp, #40	; 0x28
   10718:	pop	{r4, r5, r6, pc}
   1071c:	andeq	r0, r1, ip, asr #18
   10720:	andeq	r0, r1, r4, ror #18
   10724:	andeq	r0, r1, r7, ror #18
   10728:	muleq	r1, r7, r9
   1072c:	andeq	r0, r1, r4, ror r9
   10730:	andeq	r0, r1, r2, lsl #19
   10734:	muleq	r1, r0, r9

00010738 <_start@@Base>:
   10738:	mov	fp, #0
   1073c:	mov	lr, #0
   10740:	pop	{r1}		; (ldr r1, [sp], #4)
   10744:	mov	r2, sp
   10748:	push	{r2}		; (str r2, [sp, #-4]!)
   1074c:	push	{r0}		; (str r0, [sp, #-4]!)
   10750:	ldr	ip, [pc, #16]	; 10768 <_start@@Base+0x30>
   10754:	push	{ip}		; (str ip, [sp, #-4]!)
   10758:	ldr	r0, [pc, #12]	; 1076c <_start@@Base+0x34>
   1075c:	ldr	r3, [pc, #12]	; 10770 <_start@@Base+0x38>
   10760:	bl	1061c <__libc_start_main@plt>
   10764:	bl	1064c <abort@plt>
   10768:	andeq	r0, r1, ip, lsr r9
   1076c:	andeq	r0, r1, r8, asr r6
   10770:	ldrdeq	r0, [r1], -ip
   10774:	ldr	r3, [pc, #20]	; 10790 <_start@@Base+0x58>
   10778:	ldr	r2, [pc, #20]	; 10794 <_start@@Base+0x5c>
   1077c:	add	r3, pc, r3
   10780:	ldr	r2, [r3, r2]
   10784:	cmp	r2, #0
   10788:	bxeq	lr
   1078c:	b	10628 <__gmon_start__@plt>
   10790:	andeq	r0, r1, ip, ror r8
   10794:	andeq	r0, r0, r4, lsr #32
   10798:	ldr	r3, [pc, #28]	; 107bc <_start@@Base+0x84>
   1079c:	ldr	r0, [pc, #28]	; 107c0 <_start@@Base+0x88>
   107a0:	sub	r3, r3, r0
   107a4:	cmp	r3, #6
   107a8:	bxls	lr
   107ac:	ldr	r3, [pc, #16]	; 107c4 <_start@@Base+0x8c>
   107b0:	cmp	r3, #0
   107b4:	bxeq	lr
   107b8:	bx	r3
   107bc:	andeq	r1, r2, r3, lsr r0
   107c0:	andeq	r1, r2, r0, lsr r0
   107c4:	andeq	r0, r0, r0
   107c8:	ldr	r1, [pc, #36]	; 107f4 <_start@@Base+0xbc>
   107cc:	ldr	r0, [pc, #36]	; 107f8 <_start@@Base+0xc0>
   107d0:	sub	r1, r1, r0
   107d4:	asr	r1, r1, #2
   107d8:	add	r1, r1, r1, lsr #31
   107dc:	asrs	r1, r1, #1
   107e0:	bxeq	lr
   107e4:	ldr	r3, [pc, #16]	; 107fc <_start@@Base+0xc4>
   107e8:	cmp	r3, #0
   107ec:	bxeq	lr
   107f0:	bx	r3
   107f4:	andeq	r1, r2, r0, lsr r0
   107f8:	andeq	r1, r2, r0, lsr r0
   107fc:	andeq	r0, r0, r0
   10800:	push	{r4, lr}
   10804:	ldr	r4, [pc, #24]	; 10824 <_start@@Base+0xec>
   10808:	ldrb	r3, [r4]
   1080c:	cmp	r3, #0
   10810:	popne	{r4, pc}
   10814:	bl	10798 <_start@@Base+0x60>
   10818:	mov	r3, #1
   1081c:	strb	r3, [r4]
   10820:	pop	{r4, pc}
   10824:	andeq	r1, r2, r0, lsr r0
   10828:	ldr	r0, [pc, #40]	; 10858 <_start@@Base+0x120>
   1082c:	ldr	r3, [r0]
   10830:	cmp	r3, #0
   10834:	bne	1083c <_start@@Base+0x104>
   10838:	b	107c8 <_start@@Base+0x90>
   1083c:	ldr	r3, [pc, #24]	; 1085c <_start@@Base+0x124>
   10840:	cmp	r3, #0
   10844:	beq	10838 <_start@@Base+0x100>
   10848:	push	{r4, lr}
   1084c:	blx	r3
   10850:	pop	{r4, lr}
   10854:	b	107c8 <_start@@Base+0x90>
   10858:	andeq	r0, r2, r4, lsl pc
   1085c:	andeq	r0, r0, r0

00010860 <avg@@Base>:
   10860:	vldr	s15, [pc, #28]	; 10884 <avg@@Base+0x24>
   10864:	add	r3, r0, #40	; 0x28
   10868:	vldmia	r0!, {s14}
   1086c:	cmp	r0, r3
   10870:	vadd.f32	s15, s15, s14
   10874:	bne	10868 <avg@@Base+0x8>
   10878:	vldr	s0, [pc, #8]	; 10888 <avg@@Base+0x28>
   1087c:	vdiv.f32	s0, s15, s0
   10880:	bx	lr
   10884:	andeq	r0, r0, r0
   10888:			; <UNDEFINED> instruction: 0x41200000

0001088c <max@@Base>:
   1088c:	mov	r3, r0
   10890:	add	r0, r0, #40	; 0x28
   10894:	vldmia	r3!, {s0}
   10898:	vldmia	r3!, {s15}
   1089c:	vcmp.f32	s15, s0
   108a0:	vmrs	APSR_nzcv, fpscr
   108a4:	vmovgt.f32	s0, s15
   108a8:	cmp	r3, r0
   108ac:	bne	10898 <max@@Base+0xc>
   108b0:	bx	lr

000108b4 <min@@Base>:
   108b4:	mov	r3, r0
   108b8:	add	r0, r0, #40	; 0x28
   108bc:	vldmia	r3!, {s0}
   108c0:	vldmia	r3!, {s15}
   108c4:	vcmp.f32	s15, s0
   108c8:	vmrs	APSR_nzcv, fpscr
   108cc:	vmovmi.f32	s0, s15
   108d0:	cmp	r3, r0
   108d4:	bne	108c0 <min@@Base+0xc>
   108d8:	bx	lr

000108dc <__libc_csu_init@@Base>:
   108dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   108e0:	mov	r7, r0
   108e4:	ldr	r6, [pc, #72]	; 10934 <__libc_csu_init@@Base+0x58>
   108e8:	ldr	r5, [pc, #72]	; 10938 <__libc_csu_init@@Base+0x5c>
   108ec:	add	r6, pc, r6
   108f0:	add	r5, pc, r5
   108f4:	sub	r6, r6, r5
   108f8:	mov	r8, r1
   108fc:	mov	r9, r2
   10900:	bl	105f0 <printf@plt-0x20>
   10904:	asrs	r6, r6, #2
   10908:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1090c:	mov	r4, #0
   10910:	add	r4, r4, #1
   10914:	ldr	r3, [r5], #4
   10918:	mov	r2, r9
   1091c:	mov	r1, r8
   10920:	mov	r0, r7
   10924:	blx	r3
   10928:	cmp	r6, r4
   1092c:	bne	10910 <__libc_csu_init@@Base+0x34>
   10930:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10934:	andeq	r0, r1, ip, lsl r6
   10938:	andeq	r0, r1, r4, lsl r6

0001093c <__libc_csu_fini@@Base>:
   1093c:	bx	lr

Disassembly of section .fini:

00010940 <.fini>:
   10940:	push	{r3, lr}
   10944:	pop	{r3, pc}
