0 0 0 r 1
0 1 1 r 1
1 0 0 r 0
1 1 1 r 0
1 _ _ l 2
2 x x l 2
2 0 x l 3
2 1 x l 3
3 0 0 r 4
3 1 1 r 4
3 x 1 r 6
4 x x r 4
4 1 1 r 4
4 _ 1 l 5
5 1 1 l 5
5 x x l 2
6 1 1 r 6
6 x 1 r 6
6 _ _ l halt-accept
w_end_0 _ # l 0
w_end_1 _ # l 1
w_end_2 _ # l 2
w_end_3 _ # l 3
w_end_4 _ # l 4
w_end_5 _ # l 5
w_end_6 _ # l 6
0 # _ r w_end_0
1 # _ r w_end_1
2 # _ r w_end_2
3 # _ r w_end_3
4 # _ r w_end_4
5 # _ r w_end_5
6 # _ r w_end_6
w0 0 0 r w0
w0 1 0 r w1
w0 _ 0 r wb
w0 x 0 r wx
w1 0 1 r w0
w1 1 1 r w1
w1 _ 1 r wb
w1 x 1 r wx
wx 0 x r w0
wx 1 x r w1
wx _ x r wb
wx x x r wx
wb 0 _ r w0
wb 1 _ r w1
wb _ _ r wb
wb x _ r wx
w0 # _ r w_end_0
w1 # _ r w_end_1
wx # _ r w_end_x
wb # * l return
w_main 0 _ r w0
w_main 1 _ r w1
w_main _ _ r wb
w_main x _ r wx
return 0 * l return
return 1 * l return
return _ * r 3
return x * l return
0 & * r w_main
1 & * r w_main
2 & * r w_main
3 & * r w_main
4 & * r w_main
5 & * r w_main
6 & * r w_main
s_begin 0 * l s_begin
s_begin 1 * l s_begin
s_begin x * l s_begin
s_begin _ & r s_end
s_end 0 * r s_end
s_end 1 * r s_end
s_end x * r s_end
s_end _ # l s_start
s_start 0 * l s_start
s_start 1 * l s_start
s_start x * l s_start
s_start & * r 0
