INFO-FLOW: Workspace /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol opened at Fri Mar 07 17:17:04 CST 2025
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
Execute         create_platform xcvu19p-fsvb3824-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu19p-fsvb3824-2-e'
Command         create_platform done; 2.97 sec.
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.17 sec.
Execute       create_clock -period 3.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
Execute         ap_set_clock -name default -period 3.3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute       config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
Execute       csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute         ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute         elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 640.523 MB.
Execute           set_directive_top conv_fprop -name=conv_fprop 
Execute           source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute           source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute             source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../source/hls.cpp as C++
Execute           ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Command           ap_part_info done; 0.11 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../source/hls.cpp -foptimization-record-file=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/all.directive.json -E -DTBCONFIG_CONV_FPROP -DXMEM_ARRAY_LATENCY_3=1 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_3840.000000_FF_8171520.000000_LUT_4085760.000000_SLICE_510720.000000_SLR_4.000000_URAM_320.000000 -device-name-info=xcvu19p-fsvb3824-2-e > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.cpp.clang.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_3840.000000_FF_8171520.000000_LUT_4085760.000000_SLICE_510720.000000_SLR_4.000000_URAM_320.000000 -device-name-info=xcvu19p-fsvb3824-2-e > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/clang.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/clang.err.log
Execute           clang_tidy xilinx-systemc-detector -desc systemc-detector /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/.systemc_flag -fix-errors /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute           clang_tidy xilinx-directive2pragma -desc directive2pragma /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/all.directive.json -fix-errors /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command           clang_tidy done; 0.11 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute           clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp.clang-tidy.loop-label.err.log
Execute             source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command           clang_tidy done; 0.23 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute           ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp -DTBCONFIG_CONV_FPROP -DXMEM_ARRAY_LATENCY_3=1 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_3840.000000_FF_8171520.000000_LUT_4085760.000000_SLICE_510720.000000_SLR_4.000000_URAM_320.000000 -device-name-info=xcvu19p-fsvb3824-2-e > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp.clang.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:47:54)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.71 seconds. CPU system time: 1.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 642.793 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute           run_link_or_opt -out /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.0.bc -args  "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/hls.g.bc -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.0.bc > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute           run_link_or_opt -opt -out /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.1.lower.bc -args /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.1.lower.bc > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute           run_link_or_opt -out /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.2.m1.bc -args /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.2.m1.bc > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command           run_link_or_opt done; 2.51 sec.
Execute           run_link_or_opt -opt -out /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.3.fpc.bc -args /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv_fprop -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv_fprop -reflow-float-conversion -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.3.fpc.bc > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command           run_link_or_opt done; 1.04 sec.
Execute           run_link_or_opt -out /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.4.m2.bc -args /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.4.m2.bc > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute           run_link_or_opt -opt -out /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.5.gdce.bc -args /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv_fprop 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv_fprop -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.5.gdce.bc > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute           send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute           is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv_fprop -mllvm -hls-db-dir -mllvm /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.891 -x ir /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.5.gdce.bc -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_3840.000000_FF_8171520.000000_LUT_4085760.000000_SLICE_510720.000000_SLR_4.000000_URAM_320.000000 -device-name-info=xcvu19p-fsvb3824-2-e 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute           send_msg_by_id INFO @200-1995@%s%s%s 164 Compile/Link /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 161 Unroll/Inline (step 1) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 125 Unroll/Inline (step 2) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 133 Unroll/Inline (step 3) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 130 Unroll/Inline (step 4) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 122 Array/Struct (step 1) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 122 Array/Struct (step 2) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 129 Array/Struct (step 3) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 129 Array/Struct (step 4) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 139 Array/Struct (step 5) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 139 Performance (step 1) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 137 Performance (step 2) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 129 Performance (step 3) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 129 Performance (step 4) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 185 HW Transforms (step 1) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 182 HW Transforms (step 2) /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'layer'
INFO: [HLS 214-210] Disaggregating variable 'layer_map'
INFO: [HLS 214-210] Disaggregating variable 'prev_layer'
INFO: [HLS 214-210] Disaggregating variable 'prev_layer_map'
INFO: [HLS 214-178] Inlining function 'convn_valid(double*, int, int, double*, int, int, double*, int, int)' into 'conv_fprop(_Layer*, _Layer*, bool*)' (../source/hls.cpp:86:0)
INFO: [HLS 214-178] Inlining function 'activation_func::tan_h(double)' into 'conv_fprop(_Layer*, _Layer*, bool*)' (../source/hls.cpp:86:0)
INFO: [HLS 214-241] Aggregating bram variable 'layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-241] Aggregating bram variable 'prev_layer_kernel' with compact=bit mode in 3200-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_106_3> at ../source/hls.cpp:106:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_59_4> at ../source/hls.cpp:59:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 1.57 seconds. Elapsed time: 9.1 seconds; current allocated memory: 652.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 652.363 MB.
Execute           opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute             cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute             transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv_fprop -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.0.bc -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 652.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute             transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.1.bc -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute             transform -syn-check /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.2.prechk.bc -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 652.500 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.g.1.bc to /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute             transform -hls -tmp /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.o.1.bc -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute             transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.o.1.tmp.bc -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 674.469 MB.
Execute             transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.o.2.bc -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_57_3'(../source/hls.cpp:57:30) and 'VITIS_LOOP_59_4'(../source/hls.cpp:59:34) in function 'conv_fprop' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_54_2'(../source/hls.cpp:54:26) and 'VITIS_LOOP_57_3'(../source/hls.cpp:57:30) in function 'conv_fprop' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_3' (../source/hls.cpp:57:30) in function 'conv_fprop'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_2' (../source/hls.cpp:54:26) in function 'conv_fprop' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute               auto_get_db
Command             transform done; 0.2 sec.
INFO-FLOW: Building ssdm...
Execute             transform -hls -cdfg-build /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.o.3.bc -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 694.012 MB.
INFO-FLOW: Finish building internal data model.
Command           opt_and_import_c done; 0.44 sec.
Command         elaborate done; 11.28 sec.
Execute         ap_eval exec zip -j /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute         autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv_fprop' ...
Execute           ap_set_top_model conv_fprop 
Execute           get_model_list conv_fprop -filter all-wo-channel -topdown 
Execute           preproc_iomode -model conv_fprop 
Execute           preproc_iomode -model conv_fprop_Pipeline_VITIS_LOOP_106_3 
Execute           preproc_iomode -model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
Execute           preproc_iomode -model conv_fprop_Pipeline_1 
Execute           get_model_list conv_fprop -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_fprop_Pipeline_1 conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 conv_fprop_Pipeline_VITIS_LOOP_106_3 conv_fprop
INFO-FLOW: Configuring Module : conv_fprop_Pipeline_1 ...
Execute           set_default_model conv_fprop_Pipeline_1 
Execute           apply_spec_resource_limit conv_fprop_Pipeline_1 
INFO-FLOW: Configuring Module : conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 ...
Execute           set_default_model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
Execute           apply_spec_resource_limit conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
INFO-FLOW: Configuring Module : conv_fprop_Pipeline_VITIS_LOOP_106_3 ...
Execute           set_default_model conv_fprop_Pipeline_VITIS_LOOP_106_3 
Execute           apply_spec_resource_limit conv_fprop_Pipeline_VITIS_LOOP_106_3 
INFO-FLOW: Configuring Module : conv_fprop ...
Execute           set_default_model conv_fprop 
Execute           apply_spec_resource_limit conv_fprop 
INFO-FLOW: Model list for preprocess: conv_fprop_Pipeline_1 conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 conv_fprop_Pipeline_VITIS_LOOP_106_3 conv_fprop
INFO-FLOW: Preprocessing Module: conv_fprop_Pipeline_1 ...
Execute           set_default_model conv_fprop_Pipeline_1 
Execute           cdfg_preprocess -model conv_fprop_Pipeline_1 
Execute           rtl_gen_preprocess conv_fprop_Pipeline_1 
INFO-FLOW: Preprocessing Module: conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 ...
Execute           set_default_model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
Execute           cdfg_preprocess -model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
Execute           rtl_gen_preprocess conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
INFO-FLOW: Preprocessing Module: conv_fprop_Pipeline_VITIS_LOOP_106_3 ...
Execute           set_default_model conv_fprop_Pipeline_VITIS_LOOP_106_3 
Execute           cdfg_preprocess -model conv_fprop_Pipeline_VITIS_LOOP_106_3 
Execute           rtl_gen_preprocess conv_fprop_Pipeline_VITIS_LOOP_106_3 
INFO-FLOW: Preprocessing Module: conv_fprop ...
Execute           set_default_model conv_fprop 
Execute           cdfg_preprocess -model conv_fprop 
Execute           rtl_gen_preprocess conv_fprop 
INFO-FLOW: Model list for synthesis: conv_fprop_Pipeline_1 conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 conv_fprop_Pipeline_VITIS_LOOP_106_3 conv_fprop
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model conv_fprop_Pipeline_1 
Execute           schedule -model conv_fprop_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 695.023 MB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_1.verbose.sched.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv_fprop_Pipeline_1.
Execute           set_default_model conv_fprop_Pipeline_1 
Execute           bind -model conv_fprop_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 695.023 MB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_1.verbose.bind.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding conv_fprop_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
Execute           schedule -model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:100) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:100 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:100) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:100) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:100 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:100) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:100) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:100 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:100) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:100) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:100 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:100) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:100) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:100 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:100) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100.
WARNING: [HLS 200-880] The II Violation in module 'conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' (loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln51', ../source/hls.cpp:51->../source/hls.cpp:100) of variable 'sum', ../source/hls.cpp:61->../source/hls.cpp:100 on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:61->../source/hls.cpp:100) on local variable 'sum', ../source/hls.cpp:51->../source/hls.cpp:100.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 24, loop 'VITIS_LOOP_57_3_VITIS_LOOP_59_4'
WARNING: [HLS 200-871] Estimated clock period (2.983 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' consists of the following:
	'getelementptr' operation 17 bit ('prev_layer_map_data_addr', ../source/hls.cpp:61->../source/hls.cpp:100) [57]  (0.000 ns)
	'load' operation 64 bit ('prev_layer_map_data_load', ../source/hls.cpp:61->../source/hls.cpp:100) on array 'prev_layer_map_data' [58]  (2.983 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command           schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 695.098 MB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.verbose.sched.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.
Execute           set_default_model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
Execute           bind -model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 695.098 MB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.verbose.bind.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.bind.adb -f 
INFO-FLOW: Finish binding conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model conv_fprop_Pipeline_VITIS_LOOP_106_3 
Execute           schedule -model conv_fprop_Pipeline_VITIS_LOOP_106_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 80, loop 'VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 695.098 MB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_106_3.verbose.sched.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_106_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv_fprop_Pipeline_VITIS_LOOP_106_3.
Execute           set_default_model conv_fprop_Pipeline_VITIS_LOOP_106_3 
Execute           bind -model conv_fprop_Pipeline_VITIS_LOOP_106_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 695.098 MB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_106_3.verbose.bind.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_106_3.bind.adb -f 
INFO-FLOW: Finish binding conv_fprop_Pipeline_VITIS_LOOP_106_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_fprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model conv_fprop 
Execute           schedule -model conv_fprop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 695.340 MB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.verbose.sched.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.sched.adb -f 
INFO-FLOW: Finish scheduling conv_fprop.
Execute           set_default_model conv_fprop 
Execute           bind -model conv_fprop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 695.340 MB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.verbose.bind.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.bind.adb -f 
INFO-FLOW: Finish binding conv_fprop.
Execute           get_model_list conv_fprop -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute           rtl_gen_preprocess conv_fprop_Pipeline_1 
Execute           rtl_gen_preprocess conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
Execute           rtl_gen_preprocess conv_fprop_Pipeline_VITIS_LOOP_106_3 
Execute           rtl_gen_preprocess conv_fprop 
INFO-FLOW: Model list for RTL generation: conv_fprop_Pipeline_1 conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 conv_fprop_Pipeline_VITIS_LOOP_106_3 conv_fprop
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model conv_fprop_Pipeline_1 -top_prefix conv_fprop_ -sub_prefix conv_fprop_ -mg_file /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 695.340 MB.
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.rtl_wrap.cfg.tcl 
Execute           gen_rtl conv_fprop_Pipeline_1 -style xilinx -f -lang vhdl -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/vhdl/conv_fprop_conv_fprop_Pipeline_1 
Execute           gen_rtl conv_fprop_Pipeline_1 -style xilinx -f -lang vlog -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/verilog/conv_fprop_conv_fprop_Pipeline_1 
Execute           syn_report -csynth -model conv_fprop_Pipeline_1 -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/conv_fprop_Pipeline_1_csynth.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -rtlxml -model conv_fprop_Pipeline_1 -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/conv_fprop_Pipeline_1_csynth.xml 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -verbosereport -model conv_fprop_Pipeline_1 -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_1.verbose.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -model conv_fprop_Pipeline_1 -f -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_1.adb 
Execute           db_write -model conv_fprop_Pipeline_1 -bindview -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info conv_fprop_Pipeline_1 -p /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 -top_prefix conv_fprop_ -sub_prefix conv_fprop_ -mg_file /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4' pipeline 'VITIS_LOOP_57_3_VITIS_LOOP_59_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17ns_17ns_17s_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 696.090 MB.
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.rtl_wrap.cfg.tcl 
Execute           gen_rtl conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 -style xilinx -f -lang vhdl -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/vhdl/conv_fprop_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
Execute           gen_rtl conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 -style xilinx -f -lang vlog -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/verilog/conv_fprop_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
Execute           syn_report -csynth -model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_csynth.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -rtlxml -model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_csynth.xml 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -verbosereport -model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.verbose.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 -f -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.adb 
Execute           db_write -model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 -bindview -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 -p /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model conv_fprop_Pipeline_VITIS_LOOP_106_3 -top_prefix conv_fprop_ -sub_prefix conv_fprop_ -mg_file /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_106_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_fprop_Pipeline_VITIS_LOOP_106_3' pipeline 'VITIS_LOOP_106_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_30_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop_Pipeline_VITIS_LOOP_106_3'.
Command           create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.28 seconds; current allocated memory: 699.211 MB.
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.rtl_wrap.cfg.tcl 
Execute           gen_rtl conv_fprop_Pipeline_VITIS_LOOP_106_3 -style xilinx -f -lang vhdl -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/vhdl/conv_fprop_conv_fprop_Pipeline_VITIS_LOOP_106_3 
Execute           gen_rtl conv_fprop_Pipeline_VITIS_LOOP_106_3 -style xilinx -f -lang vlog -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/verilog/conv_fprop_conv_fprop_Pipeline_VITIS_LOOP_106_3 
Execute           syn_report -csynth -model conv_fprop_Pipeline_VITIS_LOOP_106_3 -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/conv_fprop_Pipeline_VITIS_LOOP_106_3_csynth.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -rtlxml -model conv_fprop_Pipeline_VITIS_LOOP_106_3 -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/conv_fprop_Pipeline_VITIS_LOOP_106_3_csynth.xml 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -verbosereport -model conv_fprop_Pipeline_VITIS_LOOP_106_3 -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_106_3.verbose.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -model conv_fprop_Pipeline_VITIS_LOOP_106_3 -f -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_106_3.adb 
Execute           db_write -model conv_fprop_Pipeline_VITIS_LOOP_106_3 -bindview -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info conv_fprop_Pipeline_VITIS_LOOP_106_3 -p /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_106_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_fprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model conv_fprop -top_prefix  -sub_prefix conv_fprop_ -mg_file /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/prev_layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_map_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_map_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_map_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_map_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_map_error' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_map_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_map_db' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_kernel_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/layer_map_common' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_fprop/pconnection' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_fprop' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_common_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_common_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_common_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_common_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_common_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_common_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_common_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_common_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_common_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_common_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_common_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_common_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_common_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_common_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_common_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_common_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/prev_layer_map_common_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/prev_layer_map_common_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_error_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_error_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_error_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_error_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_error_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_error_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_error_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_error_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_error_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_error_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_error_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_error_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_error_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_error_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_error_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_error_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_error_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_error_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_db_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_db_address0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_db_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_db_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_db_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_db_we0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_db_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_db_d0' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_db_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_db_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_db_address1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_db_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_db_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_db_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_db_we1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_db_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_fprop/layer_map_db_d1' to 0.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_map_db_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv_fprop/layer_kernel_count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_fprop'.
Command           create_rtl_model done; 0.72 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.43 seconds. Elapsed time: 0.87 seconds; current allocated memory: 702.730 MB.
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.rtl_wrap.cfg.tcl 
Execute           gen_rtl conv_fprop -istop -style xilinx -f -lang vhdl -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/vhdl/conv_fprop 
Execute           gen_rtl conv_fprop -istop -style xilinx -f -lang vlog -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/verilog/conv_fprop 
Execute           syn_report -csynth -model conv_fprop -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/conv_fprop_csynth.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -rtlxml -model conv_fprop -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/conv_fprop_csynth.xml 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -verbosereport -model conv_fprop -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.verbose.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -model conv_fprop -f -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.adb 
Execute           db_write -model conv_fprop -bindview -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info conv_fprop -p /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop 
Execute           export_constraint_db -f -tool general -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.constraint.tcl 
Execute           syn_report -designview -model conv_fprop -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.design.xml 
Execute           syn_report -csynthDesign -model conv_fprop -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth.rpt -MHOut /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -wcfg -model conv_fprop -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_dataflow_ana.wcfg 
Execute           syn_report -protoinst -model conv_fprop -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.protoinst 
Execute           sc_get_clocks conv_fprop 
Execute           sc_get_portdomain conv_fprop 
INFO-FLOW: Model list for RTL component generation: conv_fprop_Pipeline_1 conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 conv_fprop_Pipeline_VITIS_LOOP_106_3 conv_fprop
INFO-FLOW: Handling components in module [conv_fprop_Pipeline_1] ... 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component conv_fprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_fprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4] ... 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.compgen.tcl 
INFO-FLOW: Found component conv_fprop_dmul_64ns_64ns_64_8_max_dsp_1.
INFO-FLOW: Append model conv_fprop_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: Found component conv_fprop_mul_31ns_32s_58_2_1.
INFO-FLOW: Append model conv_fprop_mul_31ns_32s_58_2_1
INFO-FLOW: Found component conv_fprop_ama_addmuladd_17ns_17ns_17s_17ns_17_4_1.
INFO-FLOW: Append model conv_fprop_ama_addmuladd_17ns_17ns_17s_17ns_17_4_1
INFO-FLOW: Found component conv_fprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_fprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_fprop_Pipeline_VITIS_LOOP_106_3] ... 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_106_3.compgen.tcl 
INFO-FLOW: Found component conv_fprop_dadd_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model conv_fprop_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component conv_fprop_ddiv_64ns_64ns_64_31_no_dsp_1.
INFO-FLOW: Append model conv_fprop_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: Found component conv_fprop_dexp_64ns_64ns_64_30_full_dsp_1.
INFO-FLOW: Append model conv_fprop_dexp_64ns_64ns_64_30_full_dsp_1
INFO-FLOW: Found component conv_fprop_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv_fprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_fprop] ... 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.compgen.tcl 
INFO-FLOW: Found component conv_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model conv_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component conv_fprop_mul_31ns_31ns_62_2_1.
INFO-FLOW: Append model conv_fprop_mul_31ns_31ns_62_2_1
INFO-FLOW: Found component conv_fprop_mul_32s_32s_32_2_1.
INFO-FLOW: Append model conv_fprop_mul_32s_32s_32_2_1
INFO-FLOW: Found component conv_fprop_mul_10s_10s_10_1_1.
INFO-FLOW: Append model conv_fprop_mul_10s_10s_10_1_1
INFO-FLOW: Found component conv_fprop_mac_muladd_11s_11s_11ns_11_4_1.
INFO-FLOW: Append model conv_fprop_mac_muladd_11s_11s_11ns_11_4_1
INFO-FLOW: Append model conv_fprop_Pipeline_1
INFO-FLOW: Append model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4
INFO-FLOW: Append model conv_fprop_Pipeline_VITIS_LOOP_106_3
INFO-FLOW: Append model conv_fprop
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_fprop_flow_control_loop_pipe_sequential_init conv_fprop_dmul_64ns_64ns_64_8_max_dsp_1 conv_fprop_mul_31ns_32s_58_2_1 conv_fprop_ama_addmuladd_17ns_17ns_17s_17ns_17_4_1 conv_fprop_flow_control_loop_pipe_sequential_init conv_fprop_dadd_64ns_64ns_64_8_full_dsp_1 conv_fprop_ddiv_64ns_64ns_64_31_no_dsp_1 conv_fprop_dexp_64ns_64ns_64_30_full_dsp_1 conv_fprop_flow_control_loop_pipe_sequential_init conv_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1 conv_fprop_mul_31ns_31ns_62_2_1 conv_fprop_mul_32s_32s_32_2_1 conv_fprop_mul_10s_10s_10_1_1 conv_fprop_mac_muladd_11s_11s_11ns_11_4_1 conv_fprop_Pipeline_1 conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 conv_fprop_Pipeline_VITIS_LOOP_106_3 conv_fprop
INFO-FLOW: Generating /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv_fprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_fprop_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: To file: write model conv_fprop_mul_31ns_32s_58_2_1
INFO-FLOW: To file: write model conv_fprop_ama_addmuladd_17ns_17ns_17s_17ns_17_4_1
INFO-FLOW: To file: write model conv_fprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_fprop_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model conv_fprop_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: To file: write model conv_fprop_dexp_64ns_64ns_64_30_full_dsp_1
INFO-FLOW: To file: write model conv_fprop_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model conv_fprop_mul_31ns_31ns_62_2_1
INFO-FLOW: To file: write model conv_fprop_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model conv_fprop_mul_10s_10s_10_1_1
INFO-FLOW: To file: write model conv_fprop_mac_muladd_11s_11s_11ns_11_4_1
INFO-FLOW: To file: write model conv_fprop_Pipeline_1
INFO-FLOW: To file: write model conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4
INFO-FLOW: To file: write model conv_fprop_Pipeline_VITIS_LOOP_106_3
INFO-FLOW: To file: write model conv_fprop
INFO-FLOW: Generating /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/global.setting.tcl
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/global.setting.tcl 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.300 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/vhdl' dstVlogDir='/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/vlog' tclDir='/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db' modelList='conv_fprop_flow_control_loop_pipe_sequential_init
conv_fprop_dmul_64ns_64ns_64_8_max_dsp_1
conv_fprop_mul_31ns_32s_58_2_1
conv_fprop_ama_addmuladd_17ns_17ns_17s_17ns_17_4_1
conv_fprop_flow_control_loop_pipe_sequential_init
conv_fprop_dadd_64ns_64ns_64_8_full_dsp_1
conv_fprop_ddiv_64ns_64ns_64_31_no_dsp_1
conv_fprop_dexp_64ns_64ns_64_30_full_dsp_1
conv_fprop_flow_control_loop_pipe_sequential_init
conv_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1
conv_fprop_mul_31ns_31ns_62_2_1
conv_fprop_mul_32s_32s_32_2_1
conv_fprop_mul_10s_10s_10_1_1
conv_fprop_mac_muladd_11s_11s_11ns_11_4_1
conv_fprop_Pipeline_1
conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4
conv_fprop_Pipeline_VITIS_LOOP_106_3
conv_fprop
' expOnly='0'
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/global.setting.tcl 
Execute           ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute           ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/global.setting.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/global.setting.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_1.compgen.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.compgen.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_106_3.compgen.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.56 seconds; current allocated memory: 707.094 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv_fprop_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv_fprop_flow_control_loop_pipe_sequential_init
conv_fprop_dmul_64ns_64ns_64_8_max_dsp_1
conv_fprop_mul_31ns_32s_58_2_1
conv_fprop_ama_addmuladd_17ns_17ns_17s_17ns_17_4_1
conv_fprop_flow_control_loop_pipe_sequential_init
conv_fprop_dadd_64ns_64ns_64_8_full_dsp_1
conv_fprop_ddiv_64ns_64ns_64_31_no_dsp_1
conv_fprop_dexp_64ns_64ns_64_30_full_dsp_1
conv_fprop_flow_control_loop_pipe_sequential_init
conv_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1
conv_fprop_mul_31ns_31ns_62_2_1
conv_fprop_mul_32s_32s_32_2_1
conv_fprop_mul_10s_10s_10_1_1
conv_fprop_mac_muladd_11s_11s_11ns_11_4_1
conv_fprop_Pipeline_1
conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4
conv_fprop_Pipeline_VITIS_LOOP_106_3
conv_fprop
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/global.setting.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/global.setting.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/top-io-be.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.tbgen.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.rtl_wrap.cfg.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.compgen.dataonly.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_1.tbgen.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4.tbgen.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop_Pipeline_VITIS_LOOP_106_3.tbgen.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.tbgen.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/global.setting.tcl 
Execute           ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute           ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command           ap_part_info done; 0.15 sec.
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/conv_fprop.constraint.tcl 
Execute           sc_get_clocks conv_fprop 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/.autopilot/db/global.setting.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/impl/misc/conv_fprop_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/impl/misc/conv_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/impl/misc/conv_fprop_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/impl/misc/conv_fprop_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl 
Execute           source /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/conv_fprop_sol/impl/misc/conv_fprop_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST conv_fprop MODULE2INSTS {conv_fprop conv_fprop conv_fprop_Pipeline_1 grp_conv_fprop_Pipeline_1_fu_235 conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 grp_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_242 conv_fprop_Pipeline_VITIS_LOOP_106_3 grp_conv_fprop_Pipeline_VITIS_LOOP_106_3_fu_257} INST2MODULE {conv_fprop conv_fprop grp_conv_fprop_Pipeline_1_fu_235 conv_fprop_Pipeline_1 grp_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_242 conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 grp_conv_fprop_Pipeline_VITIS_LOOP_106_3_fu_257 conv_fprop_Pipeline_VITIS_LOOP_106_3} INSTDATA {conv_fprop {DEPTH 1 CHILDREN {grp_conv_fprop_Pipeline_1_fu_235 grp_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_242 grp_conv_fprop_Pipeline_VITIS_LOOP_106_3_fu_257}} grp_conv_fprop_Pipeline_1_fu_235 {DEPTH 2 CHILDREN {}} grp_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_242 {DEPTH 2 CHILDREN {}} grp_conv_fprop_Pipeline_VITIS_LOOP_106_3_fu_257 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv_fprop_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_16_fu_69_p2 SOURCE {} VARIABLE empty_16 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond_fu_79_p2 SOURCE {} VARIABLE exitcond LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln59_fu_194_p2 SOURCE ../source/hls.cpp:59 VARIABLE icmp_ln59 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_199_p2 SOURCE ../source/hls.cpp:57 VARIABLE icmp_ln57 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_204_p2 SOURCE ../source/hls.cpp:57 VARIABLE add_ln57_1 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_213_p2 SOURCE ../source/hls.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_fu_245_p3 SOURCE ../source/hls.cpp:57 VARIABLE select_ln57 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_1_fu_219_p3 SOURCE ../source/hls.cpp:57 VARIABLE select_ln57_1 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6 SOURCE ../source/hls.cpp:57 VARIABLE empty_13 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6 SOURCE ../source/hls.cpp:57 VARIABLE empty_14 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_58_2_1_U5 SOURCE ../source/hls.cpp:57 VARIABLE empty_15 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_329_p3 SOURCE ../source/hls.cpp:61 VARIABLE add_ln61_1 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6 SOURCE ../source/hls.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_3_fu_280_p2 SOURCE ../source/hls.cpp:61 VARIABLE add_ln61_3 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_2_fu_264_p2 SOURCE ../source/hls.cpp:61 VARIABLE add_ln61_2 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln61_fu_295_p2 SOURCE ../source/hls.cpp:61 VARIABLE lshr_ln61 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 7 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_8_max_dsp_1_U4 SOURCE ../source/hls.cpp:61 VARIABLE mul19_i LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_269_p2 SOURCE ../source/hls.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_3_VITIS_LOOP_59_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 13 BRAM 0 URAM 0}} conv_fprop_Pipeline_VITIS_LOOP_106_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln106_fu_136_p2 SOURCE ../source/hls.cpp:106 VARIABLE icmp_ln106 LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_142_p2 SOURCE ../source/hls.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_153_p2 SOURCE ../source/hls.cpp:108 VARIABLE add_ln108 LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U20 SOURCE ../source/hls.cpp:108 VARIABLE val_assign LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 29 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_30_full_dsp_1_U24 SOURCE ../source/hls.cpp:10 VARIABLE ep LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_fu_179_p2 SOURCE ../source/hls.cpp:11 VARIABLE xor_ln11 LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 29 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_30_full_dsp_1_U25 SOURCE ../source/hls.cpp:11 VARIABLE em LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U22 SOURCE ../source/hls.cpp:13 VARIABLE add_i LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U23 SOURCE ../source/hls.cpp:13 VARIABLE div_i LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true}} AREA {DSP 58 BRAM 0 URAM 0}} conv_fprop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE ../source/hls.cpp:88 VARIABLE size LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_291_p2 SOURCE ../source/hls.cpp:88 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln89_fu_307_p2 SOURCE ../source/hls.cpp:89 VARIABLE icmp_ln89 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_312_p2 SOURCE ../source/hls.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_19_fu_346_p2 SOURCE ../source/hls.cpp:102 VARIABLE empty_19 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax_fu_352_p3 SOURCE ../source/hls.cpp:102 VARIABLE smax LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_20_fu_360_p2 SOURCE ../source/hls.cpp:102 VARIABLE empty_20 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax1_fu_366_p3 SOURCE ../source/hls.cpp:102 VARIABLE smax1 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_2_1_U35 SOURCE ../source/hls.cpp:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln92_fu_390_p2 SOURCE ../source/hls.cpp:92 VARIABLE icmp_ln92 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_395_p2 SOURCE ../source/hls.cpp:92 VARIABLE add_ln92 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_11s_11ns_11_4_1_U38 SOURCE ../source/hls.cpp:94 VARIABLE mul_ln94 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_11s_11ns_11_4_1_U38 SOURCE ../source/hls.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_92_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln52_fu_428_p2 SOURCE ../source/hls.cpp:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_433_p2 SOURCE ../source/hls.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_10s_10_1_1_U37 SOURCE ../source/hls.cpp:52 VARIABLE empty_21 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln54_fu_456_p2 SOURCE ../source/hls.cpp:54 VARIABLE icmp_ln54 LOOP VITIS_LOOP_54_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_461_p2 SOURCE ../source/hls.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_54_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_476_p2 SOURCE ../source/hls.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_54_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_8_full_dsp_1_U34 SOURCE ../source/hls.cpp:64 VARIABLE add28_i LOOP VITIS_LOOP_54_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true}} AREA {DSP 82 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 712.859 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_fprop.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_fprop.
Execute           syn_report -model conv_fprop -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 335.23 MHz
Command         autosyn done; 4.29 sec.
Command       csynth_design done; 15.75 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 72.645 MB.
Execute       close_solution 
INFO: [HLS 200-1510] Running: close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
