二、計畫緣由與目的 
A. Introduction 
  In the VLSI design process, designers use 
ECO technique when they have to make 
functional changes or fix timing problems. After 
the placement or routing stage, spare cells are 
evenly distributed over the empty slots; These 
cells are redundant with respect to the original 
design and are not connected by any net. Hence, 
we can rewire the routing information to fix 
functional changes or timing violations in late 
design stage. 
  A lot of researches only handle a problem at a 
time(functional change or timing violation). In 
our understanding, common works may stuck in 
to local optimal solution. Therefore, we develop 
an effective and complete flow to solve the 
functional change and timing optimization 
simultaneously. 
B. Previous works 
  There are two main research directions, ECO 
for functional changes [1,3,4,7,12] and ECO for 
timing optimizations [5,9,11]. To complete a 
functional or timing ECO, the number and the 
type of spare cells on chip are the main factor. 
Because of the resource limitation of spare cells, 
Kuo et al. [1] proposed constant insertion which 
ties the input of spare cell with Vdd or Gnd, and 
Keutzer et al. [3] utilized the DAGON algorithm 
to get different combination of logic gate under 
specific functional order. Both of them can 
increase the resource to help us to achieve a 
functional ECO. 
  In the timing ECO, Chen et al. [5] used gate 
sizing and buffer insertion techniques to fix 
paths which violate the timing constraint and Ho 
et al. [9] iteratively performed timing 
optimization until no timing violation paths 
remains. 
  According to above discuss, we can easily 
observed that once the specific type of spare cell 
does not exist in the original circuit, designer 
 
should generate other technology mapping 
solutions or use above methods to complete the 
ECO. In other words, we can assume the ECO 
problem as resource allocation problem and 
competition among timing and functional ECO. 
C. Problem Formulation 
Before we state our input and objective, we 
define the wiring cost as the sum of the half 
perimeter of the minimum bounding box (HPBB) 
of each net. As depicted in Figure 1, for a net i  
with n terminals, cost(i) = HPBB(i) = xspan(i) 
+ yspan(i), where xspan(i) and yspan(i) are the 
width and the height of the minimum bounding 
box of net i, indicated by red dotted lines, and 
each cell represents a green point. Inputs of this 
project are listed below: 
- The original circuit(netlist and cell placement) 
- A set of spare cells(resource) 
- A cell library 
- A set of timing constraints 
- A set of functional changes. 
Our approach is to complete the functional 
changes by the spare cells rewiring and with the 
goal of minimum total wiring cost. Moreover, 
we solve those timing violation paths in the 
circuit by buffer insertion and gate sizing 
techniques. 
 
Figure 1 : The wiring cost of net i with six terminals. 
 
三、研究方法 
The flow of our approach is shown in Figure 
2, it can be divided into four main parts below 
A. Technology Mapping Table Generation. 
B. Spare Cell Selection. 
C. Timing Analysis. 
D. Timing Optimization. 
 
i1
i2
i3
i4
i5
i6
xspan(i)
yspan(i)
IN V      delay  =  1 .9
A N D 2  delay =  2 .1
N A N D  delay =  1 .6
net1
net2
S1
S2
S3
net3
 
(a) ECO function : ECO(.A1(net1), .A2(net2), .O(net3))
A1(net1)
S1
S2
S3
A2(net2)
O(net3)
S1
S2
S3
(b)                  (c) 
     : spare cell    : standard cell    : replaced cell   
Figure 4: (a) The part of the original circuit. (b) The cost 
function of using single spare cell. (c) The cost function of 
using multiple spare cells. 
Different combinations of spare cell have 
different timing influence. As shown in Figure 
5(a), the delay is 1.6 while using a single spare 
cell. In Figure 5(b), the delay is 4 while using 
multiple spare cells. Obviously, the more single 
spare cells we select, the less timing influence. 
The cost functions are act the same way, such 
that we reuse the cost function. 
part of revised netlist
net1
net2
net3
INV     delay = 1.9
AND2  delay = 2.1
NAND delay = 1.6
Delay = 1.6
part of revised netlist
net1
net2
net3New_net
Delay = 2.1 Delay = 1.9
INV     delay = 1.9
AND2  delay = 2.1
NAND delay = 1.6
                  (a)                           (b)  
Figure 5: The timing influence with different spare cell 
selection. 
C. Timing Analysis 
Once we rewiring the net for functional ECO, 
the path delay may be changed. Such that, after 
every one correction of functional ECO, our 
algorithm must re-analysis the path delay. We 
apply Synopsys’s Liberty library to simulate the 
circuit timing.  By the two indexes of input 
transition time and downstream capacitance, we 
can calculate the gate delay time and output 
transition time by lookup tables. The 
downstream capacitance calculation is defined 
as: downstream components capacitance plus  
downstream wire capacitance, where 
downstream components capacitance is the total 
input pin capacitance of fan-out gates, and 
downstream wire capacitance is the sum of the 
Manhattan distance between current component 
and the downstream component multiply by the 
capacitance per wirelength. 
D. Timing Optimization 
  There are two main problems to fix the timing 
violation paths. The first problem is to find ways 
to fix the timing violation paths. If there are 
more than one ways can do that, we want to 
select one with smaller timing influence. The 
detail will be discussed below 
- How to fix : 
  We use buffer insertion[8] and gate sizing to 
improve the timing violation paths. Buffer 
insertion is a common way to fix delay, and gate 
sizing is replace the current gate by the spare 
cell with more powerful drive and same logic 
function. Moreover, based on the resource 
consideration, we utilize the concept of constant 
insertion, to transform the different function 
gate to buffer gate or bigger gates with the same 
function. 
- How to choose a useful spare cell : 
There are lots of spare cell along the timing 
violation path. Some of them will worsen the 
delay because of the long correction wirelength. 
Therefore, we only diagnose those components 
which inside the spare cell search range along 
the timing violation path. The spare cell 
searching range is given by:  
range = { HPBB(gj and fanout_gates of gj ) + 
[       ( input pin capacitance of gi ) /α] × β } 
where α is the capacitance per unit wirelength, 
and β is a user defined value between 1 to 1.5. 
As shown in Figure 6, there are six buffer-type 
spare cells around the component G1, however 
we only need to evaluate S6 and S3 which are in 
the search range of component G1. If the path 
delay can be improved by inserting buffer-type 
_   i jg fanout gates of g∈
∑
problems(functional and timing) to one 
problem(functional) in the future. 
 
六、參考文獻 
[1]  Y.M. Kuo, Y.T. Chang, S.C. Chang, M. M. 
Sadowska, “Engineering change using spare 
cells with constant insertion,” in Proceedings of 
International Conference on Computer-Aided 
Design, pp. 544-547, 2007.  
[2] C.P. Lu, M.C.T. Chao, C.H. Lo, and C.W. 
Chang,  “A Meta l -Only-ECO Solver  for
Input-Slew and Output-Loading Violations,” in 
Proceedings of International Symposium on 
Physical Design, pp. 191-198, 2009. 
[3] K. Keutzer, “DAGON: Technology binding 
and local optimization by DAG matching,” in 
Proceedings of Design Automation Conference, 
pp. 341-347, 1987. 
[4] Y.R. Wu, S.Y. Chen, K.Y. Lee. and T.C. 
Wang, “On Using Spare Cells for Functional 
Change with Wirelength Consideration,” in 
Proceedings of Synthesis And System 
Integration of Mixed Information technologies, 
pp. 301-306, 2009. 
[5] K.H. Ho, J.H. R. Jiang, and Y.W. Chang, 
“TRECO: Dynamic technology remapping for 
timing Engineering Change Orders,” in 
Proceeding of Asia South Pacific Design 
Automation Conference, pp. 331-336, 2010. 
[6] L. Stok, M.A Lyer, and A.J Sullivan, 
“Wavefront Technology Mapping,” in 
Proceeding of Design Automation and Test in 
Europe, pp 531-536, 1999. 
[7] N.A. Modi, M. Marek-Sadowska, 
“ECO-Map: Technology remapping for 
post-mask ECO using simulated annealing,” in 
Proceedings of International Conference on 
Computer Design, pp. 652-657, 2008. 
 
[8] C.N. Sze, C.J. Alpert, J. Hu, and W. Shi, 
“Path Based Buffer Insertion,” in Proceeding 
IEEE Transactions on Computer-Aided Design 
of Integrated Circuits and System, pp. 
1346-1355, 2006. 
[9] Y.P. Chen, J.W. Fang, and Y.W. Chang, 
“ECO timing optimization using spare cells,” in 
Proceedings of International Conference on 
Computer-Aided Design, pp. 530-535, 2007. 
[10] H.W. Kunh, “The Hungarian Method for 
the Assignment Problem,” Naval Research 
Logistics Quarterly, vol 1, pp. 83-91, 1955. 
[11] A. Kumar, K. Chakrabarty, and C.R. Mohan, 
“An ECO Technique for Removing Crosstalk 
Violations in Clock Networks,” in Proceedings 
of VLSI Design, pp. 283-288, 2007. 
[12] I.H.-R Jiang, H.-Y Chang, L.G Chang, and 
H.-B. Hung, “Matching-based minimum-cost 
spare cell selectionfor design changes,” in 
Proceedings of Design Automation Conference, 
pp.26-31, 2009 
[13] http://cad_contest.cs.nctu.edu.tw/cad11/Result.htm 
[14] J.H. Hung, Y.K. Yeh, Y.S. Tseng, and T.M. 
Hsieh, “Technology Remapping for Engineering 
Change with Wirelength Considertion,” in 
Proceedings of IEEE International Symposium 
on Circuits and Systems, pp.2602-2605, 2010. 
NSC99-2221-E-033-065- 
[15] J.H. Hung, Y.K. Yeh, Y.S. Tseng, and T.M. 
Hsieh, “A New ECO Technology for Functional 
Changes and Removing Timing Violations,” in 
Proceeding of International Symposium on 
Quality Electronic Design, 2011. 
NSC99-2221-E-033-065- 
[16] A. Jayalakshmi, “Functional ECO 
automationchallenges and solutions,” in 
Proceeding of Asia Symposium on Quality 
Electronic Design, pp. 126, 2010. 
       
                                                      
 
 
 
 
參加國際會議心得 
 
  此計畫執行所獲得的結果，共投稿至兩個國際會議，ISCAS 2010與ISQED 2011。為使參與學生能
有機會參加國際會議，兩次會議我均指派了學生參加。以下是學生參加的心得報告，從報告中我覺
得使學生與世界各國研究人員交流，能增長他們的國際觀，也會與其他未參與的學生互相激勵，此
外，參與國際會議，我們更能獲得最新研究的資料，有助日後的研究。 
 
 
會議：International Symposium on Circuits and Systems(ISCAS 2010) 
題目：Technology Remapping for Engineering Change with Wirelength Consideration 
學生：洪瑞鴻，葉耀凱 
心得： 
    在這次的投稿過程中，多虧了謝財明教授的各方指點，讓我們第一次的國際會議論文，順
利的被接受，心情上十分開心，而因為地點是在遙遠的法國，也讓我們有一次出國見見世面的
機會。 
    此篇論文，只針對functional ECO部分做處理，所以再出發前，老師再三叮嚀要針對functional 
ECO多做準備，因此在飛機上，我們除了針對論文的部分做可能問題的整理，也將本次國科
會的timing ECO做為未來研究的介紹。終於在海報張貼的那一天，我們到了會場，在現場可以
發現很多亞洲人的臉孔，其中不少是來自台灣的教授與學生，我們彼此用了中文互相自我介
紹，而有可能是因為poster的因素，心情感覺較輕鬆，在那短短一兩小時的時間內，我們介紹
了我們的演算法給予有興趣的教授以及學生，我跟葉耀凱同學也輪流換班去參觀別人的作品。 
    在這次會議中，我們發現我們有一些可以改進的地方，例如： 
1. 英語能力的不足 
     對於別人的提問，往往必須要麻煩他人說慢點，尤其是在拿取會議簡章時，因為語言上 
     的障礙，讓我們手忙腳亂。 
2. 表達能力的不足 
  如何針對別人問的問題，對症下藥，以簡單明瞭的方式將自己的方法介紹給大家，往往 
  是海報張貼時的大課題，在沒有投影片，以及海報篇幅的限制下，好的表達能力可以使 
  他人更了解自己的方法 
 
 
會議：International Symposium on Quality Electronic Design(ISQED 2011) 
題目：A New ECO Technology For Functional Changes and Removing Timing Violations 
學生：洪瑞鴻 
心得： 
    此次的投稿論文被接受為speaker，因為是我第一次的國外報告，心情十分緊張，再報告的
前幾天，早上，我一直反覆的背稿，晚上回到飯店，也是一再的修改投影片，並且與謝財明教
授討論報告內容，當時心情真的是如臨大敵，一刻都無法放鬆。 
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
                                             2011 年  3  月  24 日 附件三
 
報告人姓名  謝財明 
 
服務機構
及職稱 
中原大學資訊工程系 
教授 
 
     時間 
會議 
     地點 
2011.3.14-16 
Santa Clara, USA 
本會核定
補助文號
計畫編號: 
NSC99-2221-E-033-065 
會議 
名稱 
 (中文) 
 (英文) ISQED 2011(12th  International Symposium on Quality Electronic Design)
發表 
論文 
題目 
 (中文) 
 (英文) A New ECO Technology for Functional Changes and Removing 
Timing Violation 
 
   我們在 2010 年 11 月 25 日收到 ISQED 2011 大會通知，我們的論
文 
   “A New ECO Technology for Functional Changes and 
Removing Timing Violation” 
被大會接受。 
 
   我 3 月 14 日下午搭乘中華航空CI-004 班機出發，於當地時間 20
日下午抵達美國 Santa Clara，3 月 19 日返國。 
 
   此會議是2011年3月14日至3月16日在美國 Santa Clara的Hyatt 
Regency Hotel 舉行。此次大會接受論文共 127 篇，期中Oral 
presentation 有 93 篇，34 篇為Poster paper。 
 
by R. Fabian W.Pease, William Ayer Professor (Emeritus) of 
 Electrical Engineering 
Stanford University 
 
2P.1 Ensuring Known Good IP for Successful IC Development  
by Juan C. Rey, Senior Engineering Director 
Mentor Graphics 
2P.2 The State of 3D Circuit Integration and Its Effect on Design 
by Robert Patti, Chief Technology Officer 
Tezzaron Semiconductor 
2P.3 Enabling the Smart-Connected Home  
by Manas Saksena, Sr. Director of Technology 
Marvell Semiconductors 
 
G LUNCHEON KEYNOTE SPEECH 
 
Virtual Prototyping for HW-SW Co-Verification and Co-Debugging in a 
Multi Processor, Complex Chip Designs 
by Eshel Haritan 
Vice President, Engineering, System Level Solutions 
Synopsys 
此次與會，我參加15日的2場Tutorials 並參與3場KEYNOTE 
SPEECH。 
    127 篇論文分 17 共分 6 oral sessions 每 session 有 4 至 6 篇論文發
表，共有 93 篇論文，其餘 34 篇論文在一 Poster session 發表。 
     我們的 paper 安排在 3 月 16 日 13:30-15:30, Session 5B。此
Session 主題為 Routing ,Signal Integrity, and Timing Closure, Pgrgram 
chair 為 Martin Wong, Co-Chair 為 Vamsi Srikantam。此 session 共有
6 篇關於 Routing ,Signal Integrity, Timing Closure 之論文，我們的 paper
國科會補助計畫衍生研發成果推廣資料表
日期:2011/07/21
國科會補助計畫
計畫名稱: 同時考量邏輯功能轉換和時序修正的工程變更指令技術(I)
計畫主持人: 謝財明
計畫編號: 99-2221-E-033-065- 學門領域: 積體電路及系統設計
無研發成果推廣資料
專任助理 0 0 100%  
其他成果 
(無法以量化表達之
成果如辦理學術活
動、獲得獎項、重要
國際合作、研究成果
國際影響力及其他協
助產業技術發展之具
體效益事項等，請以
文字敘述填列。) 
學生葉耀凱，曾勇勝參與九十七學年度大學院校積體電路電腦輔助設計軟體製
作競賽進入複賽。 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
