irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Jan 03, 2025 at 04:51:15 CST
irun
	/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv
	-sdf_file /home/ShanChiYu/AVSD/HW2/P78111519_syn/./syn/top_syn.sdf
	+incdir+/home/ShanChiYu/AVSD/HW2/P78111519_syn/./syn+/home/ShanChiYu/AVSD/HW2/P78111519_syn/./src+/home/ShanChiYu/AVSD/HW2/P78111519_syn/./src/AXI+/home/ShanChiYu/AVSD/HW2/P78111519_syn/./include+/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim
	+define+SYN+prog6+FSDB_ALL
	+define+CYCLE=15.0
	+define+MAX=300000
	+access+r
	+nc64bit
	+prog_path=/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/prog6

   User defined plus("+") options:
	+prog_path=/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/prog6

file: /home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|12): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|13): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|14): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|15): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|16): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|17): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|18): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|19): non-printable character (0x95) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|20): non-printable character (0x97) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|28): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|29): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|30): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|31): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|32): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|33): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|34): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|35): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|36): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|37): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|38): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|39): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|40): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|41): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|42): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|43): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|44): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|45): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|46): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|47): non-printable character (0x95) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|48): non-printable character (0x97) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|52): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|53): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|54): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|55): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|56): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|57): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|58): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|59): non-printable character (0x95) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|60): non-printable character (0x97) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|63): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|64): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|65): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|66): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|67): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|68): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|69): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|70): non-printable character (0x95) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|71): non-printable character (0x97) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|76): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|77): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|78): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|79): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|80): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|81): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|82): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|83): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|84): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|85): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|86): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|87): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|88): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|89): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|90): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|91): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|92): non-printable character (0x96) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|93): non-printable character (0x88) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|94): non-printable character (0xe2) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|95): non-printable character (0x95) ignored.
//          ██╗       ██████╗   ██╗  ██╗    ██████╗            		//
                                                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,2|96): non-printable character (0x97) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|12): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|13): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|14): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|15): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|16): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|17): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|18): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|19): non-printable character (0x95) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|20): non-printable character (0x91) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|28): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|29): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|30): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|31): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|32): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|33): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|34): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|35): non-printable character (0x95) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|36): non-printable character (0x94) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|37): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|38): non-printable character (0x95) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|39): non-printable character (0x90) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|40): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|41): non-printable character (0x95) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|42): non-printable character (0x90) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|43): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|44): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|45): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|46): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|47): non-printable character (0x95) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|48): non-printable character (0x91) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|52): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|53): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|54): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|55): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|56): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|57): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|58): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|59): non-printable character (0x95) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|60): non-printable character (0x91) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|63): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|64): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|65): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|66): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|67): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|68): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|69): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|70): non-printable character (0x95) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|71): non-printable character (0x91) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|76): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|77): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|78): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|79): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|80): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|81): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|82): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|83): non-printable character (0x95) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|84): non-printable character (0x94) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|85): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|86): non-printable character (0x95) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|87): non-printable character (0x90) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|88): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|89): non-printable character (0x95) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|90): non-printable character (0x90) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|91): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|92): non-printable character (0x96) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|93): non-printable character (0x88) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|94): non-printable character (0xe2) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|95): non-printable character (0x95) ignored.
//          ██║       ██╔══█║   ██║  ██║    ██╔══█║            		//
                                                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,3|96): non-printable character (0x91) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|12): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|13): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|14): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|15): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|16): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|17): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|18): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|19): non-printable character (0x95) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|20): non-printable character (0x91) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|28): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|29): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|30): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|31): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|32): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|33): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|34): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|35): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|36): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|37): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|38): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|39): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|40): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|41): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|42): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|43): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|44): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|45): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|46): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|47): non-printable character (0x95) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|48): non-printable character (0x91) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|52): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|53): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|54): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|55): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|56): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|57): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|58): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|59): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|60): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|61): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|62): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|63): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|64): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|65): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|66): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|67): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|68): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|69): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|70): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|71): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|72): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|73): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|74): non-printable character (0x95) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|75): non-printable character (0x91) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|80): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|81): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|82): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|83): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|84): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|85): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|86): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|87): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|88): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|89): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|90): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|91): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|92): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|93): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|94): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|95): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|96): non-printable character (0x96) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|97): non-printable character (0x88) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|98): non-printable character (0xe2) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|99): non-printable character (0x95) ignored.
//          ██║       ██████║   ███████║    ██████║            		//
                                                                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,4|100): non-printable character (0x91) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|12): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|13): non-printable character (0x96) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|14): non-printable character (0x88) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|15): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|16): non-printable character (0x96) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|17): non-printable character (0x88) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|18): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|19): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|20): non-printable character (0x91) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|28): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|29): non-printable character (0x96) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|30): non-printable character (0x88) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|31): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|32): non-printable character (0x96) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|33): non-printable character (0x88) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|34): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|35): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|36): non-printable character (0x94) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|37): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|38): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|39): non-printable character (0x90) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|40): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|41): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|42): non-printable character (0x90) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|43): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|44): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|45): non-printable character (0x90) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|46): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|47): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|48): non-printable character (0x9d) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|52): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|53): non-printable character (0x96) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|54): non-printable character (0x88) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|55): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|56): non-printable character (0x96) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|57): non-printable character (0x88) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|58): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|59): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|60): non-printable character (0x94) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|61): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|62): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|63): non-printable character (0x90) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|64): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|65): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|66): non-printable character (0x90) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|67): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|68): non-printable character (0x96) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|69): non-printable character (0x88) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|70): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|71): non-printable character (0x96) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|72): non-printable character (0x88) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|73): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|74): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|75): non-printable character (0x91) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|80): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|81): non-printable character (0x96) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|82): non-printable character (0x88) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|83): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|84): non-printable character (0x96) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|85): non-printable character (0x88) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|86): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|87): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|88): non-printable character (0x94) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|89): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|90): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|91): non-printable character (0x90) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|92): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|93): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|94): non-printable character (0x90) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|95): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|96): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|97): non-printable character (0x90) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|98): non-printable character (0xe2) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|99): non-printable character (0x95) ignored.
//          ██║       ██╔═══╝   ██╔══██║    ██╔═══╝            		//
                                                                                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,5|100): non-printable character (0x9d) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|12): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|13): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|14): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|15): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|16): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|17): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|18): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|19): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|20): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|21): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|22): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|23): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|24): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|25): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|26): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|27): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|28): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|29): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|30): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|31): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|32): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|33): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|34): non-printable character (0x95) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|35): non-printable character (0x97) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|38): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|39): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|40): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|41): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|42): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|43): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|44): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|45): non-printable character (0x95) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|46): non-printable character (0x91) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|54): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|55): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|56): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|57): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|58): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|59): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|60): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|61): non-printable character (0x95) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|62): non-printable character (0x91) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|65): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|66): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|67): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|68): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|69): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|70): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|71): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|72): non-printable character (0x95) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|73): non-printable character (0x91) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|78): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|79): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|80): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|81): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|82): non-printable character (0x96) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|83): non-printable character (0x88) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|84): non-printable character (0xe2) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|85): non-printable character (0x95) ignored.
//          ███████╗  ██║  	    ██║  ██║    ██║  	           		//
                                                 	                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,6|86): non-printable character (0x91) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|12): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|13): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|14): non-printable character (0x9a) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|15): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|16): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|17): non-printable character (0x90) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|18): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|19): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|20): non-printable character (0x90) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|21): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|22): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|23): non-printable character (0x90) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|24): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|25): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|26): non-printable character (0x90) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|27): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|28): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|29): non-printable character (0x90) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|30): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|31): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|32): non-printable character (0x90) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|33): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|34): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|35): non-printable character (0x9d) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|38): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|39): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|40): non-printable character (0x9a) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|41): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|42): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|43): non-printable character (0x90) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|44): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|45): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|46): non-printable character (0x9d) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|54): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|55): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|56): non-printable character (0x9a) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|57): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	        |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|58): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	         |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|59): non-printable character (0x90) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	          |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|60): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	           |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|61): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|62): non-printable character (0x9d) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|65): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|66): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|67): non-printable character (0x9a) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|68): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|69): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|70): non-printable character (0x90) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                     |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|71): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                      |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|72): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                       |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|73): non-printable character (0x9d) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                            |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|78): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                             |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|79): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                              |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|80): non-printable character (0x9a) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                               |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|81): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                                |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|82): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                                 |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|83): non-printable character (0x90) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                                  |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|84): non-printable character (0xe2) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                                   |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|85): non-printable character (0x95) ignored.
//          ╚══════╝  ╚═╝  	    ╚═╝  ╚═╝    ╚═╝  	           		//
                                                 	                                    |
ncvlog: *W,NONPRT (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,7|86): non-printable character (0x9d) ignored.
`define CYCLE 10.0 // Cycle time
                                |
ncvlog: *W,MACNDF (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,20|32): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 300000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,21|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,68|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
	  $value$plusargs("rdcycle=%s", rdcycle);
	                |
ncvlog: *W,NOSYST (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,69|17): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/ShanChiYu/AVSD/HW2/P78111519_syn/./sim/top_tb.sv,102|12): System function '$fscanf' invoked as a task. Return value will be ignored.
ncvlog: *W,SPDUSD: Include directory /home/ShanChiYu/AVSD/HW2/P78111519_syn/./src given but not used.
ncvlog: *W,SPDUSD: Include directory /home/ShanChiYu/AVSD/HW2/P78111519_syn/./src/AXI given but not used.
ncvlog: *W,SPDUSD: Include directory /home/ShanChiYu/AVSD/HW2/P78111519_syn/./include given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 413
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  reset_sync i_reset_sync ( .clk(clk), .rst_async(n1), .rstn_sync(rstn_sync)
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,34311|24): 1 output port was not connected:
ncelab: (../syn/top_syn.v,8): rst_sync

  DFFSBN sync_stage1_reg ( .D(n_Logic0_), .CK(clk), .SB(n1), .Q(sync_stage1)
                       |
ncelab: *W,CUVWSP (../syn/top_syn.v,13|23): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  CPU_wrapper i_CPU_wrapper ( .ACLK(clk), .ARESETn(n12), .AWADDR_M1(AWADDR_M1), 
                          |
ncelab: *W,CUVWSP (../syn/top_syn.v,34313|26): 12 output ports were not connected:
ncelab: (../syn/top_syn.v,31762): AWID_M1
ncelab: (../syn/top_syn.v,31762): AWLEN_M1
ncelab: (../syn/top_syn.v,31762): AWSIZE_M1
ncelab: (../syn/top_syn.v,31763): AWBURST_M1
ncelab: (../syn/top_syn.v,31764): ARID_M0
ncelab: (../syn/top_syn.v,31765): ARLEN_M0
ncelab: (../syn/top_syn.v,31765): ARSIZE_M0
ncelab: (../syn/top_syn.v,31765): ARBURST_M0
ncelab: (../syn/top_syn.v,31766): ARID_M1
ncelab: (../syn/top_syn.v,31766): ARLEN_M1
ncelab: (../syn/top_syn.v,31767): ARSIZE_M1
ncelab: (../syn/top_syn.v,31767): ARBURST_M1

  CPU i_CPU ( .clk(ACLK), .rst(n45), .Instruction_addr(imem_addr), 
          |
ncelab: *W,CUVWSP (../syn/top_syn.v,31803|10): 3 output ports were not connected:
ncelab: (../syn/top_syn.v,30909): DM_CEB
ncelab: (../syn/top_syn.v,30909): DM_WEB
ncelab: (../syn/top_syn.v,30910): instruction_fetch_sig

  IF_Stage i_IF_Stage ( .clk(clk), .rst(n5), .PCSrc(PCSrc), .PCWrite(PCWrite), 
                    |
ncelab: *W,CUVWSP (../syn/top_syn.v,31005|20): 1 output port was not connected:
ncelab: (../syn/top_syn.v,183): instruction_fetch_sig

  DFFRBS PC_out_reg_15_ ( .D(n48), .CK(clk), .RB(n17), .Q(PC_out[15]) );
                      |
ncelab: *W,CUVWSP (../syn/top_syn.v,59|22): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5242): QB

  DFFRBS PC_out_reg_1_ ( .D(n34), .CK(clk), .RB(n17), .Q(PC_out[1]) );
                     |
ncelab: *W,CUVWSP (../syn/top_syn.v,61|21): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5242): QB

  IM_Master M0 ( .clk(ACLK), .rstn(n44), .read(n41), .addr_in(imem_addr), 
             |
ncelab: *W,CUVWSP (../syn/top_syn.v,31807|13): 4 output ports were not connected:
ncelab: (../syn/top_syn.v,31164): ARID_M
ncelab: (../syn/top_syn.v,31165): ARLEN_M
ncelab: (../syn/top_syn.v,31165): ARSIZE_M
ncelab: (../syn/top_syn.v,31165): ARBURST_M

  DM_Master M1 ( .clk(ACLK), .rstn(n44), .read(n_1_net_), .write(n_2_net_), 
             |
ncelab: *W,CUVWSP (../syn/top_syn.v,31811|13): 8 output ports were not connected:
ncelab: (../syn/top_syn.v,31384): AWID_M
ncelab: (../syn/top_syn.v,31384): AWLEN_M
ncelab: (../syn/top_syn.v,31384): AWSIZE_M
ncelab: (../syn/top_syn.v,31384): AWBURST_M
ncelab: (../syn/top_syn.v,31386): ARID_M
ncelab: (../syn/top_syn.v,31386): ARLEN_M
ncelab: (../syn/top_syn.v,31386): ARSIZE_M
ncelab: (../syn/top_syn.v,31386): ARBURST_M

  Default_Slave i_Default_Slave ( .clk(ACLK), .rstn(n27), .ARID_SDEFAULT({n1, 
                              |
ncelab: *W,CUVWSP (../syn/top_syn.v,33326|30): 4 output ports were not connected:
ncelab: (../syn/top_syn.v,31873): RDATA_SDEFAULT
ncelab: (../syn/top_syn.v,31873): RRESP_SDEFAULT
ncelab: (../syn/top_syn.v,31874): RLAST_SDEFAULT
ncelab: (../syn/top_syn.v,31876): BRESP_SDEFAULT

  Arbiter_0 AW_Arbiter ( .clk(clk), .rstn(rstn), .ID_M0({n_Logic0_, n_Logic0_, 
                     |
ncelab: *W,CUVWSP (../syn/top_syn.v,32797|21): 1 output port was not connected:
ncelab: (../syn/top_syn.v,32595): READY_M0

  SRAM_wrapper_1 IM1 ( .ACLK(clk), .ARESETn(n12), .AWID_S({n3, n3, n7, n5, 
                   |
ncelab: *W,CUVWSP (../syn/top_syn.v,34409|19): 2 output ports were not connected:
ncelab: (../syn/top_syn.v,33487): BRESP_S
ncelab: (../syn/top_syn.v,33489): RRESP_S

  SRAM_wrapper_0 DM1 ( .ACLK(clk), .ARESETn(n12), .AWID_S({n3, n3, n6, n4, 
                   |
ncelab: *W,CUVWSP (../syn/top_syn.v,34433|19): 2 output ports were not connected:
ncelab: (../syn/top_syn.v,33862): BRESP_S
ncelab: (../syn/top_syn.v,33864): RRESP_S

	Top level design units:
		AN3B1P
		AN3B1S
		AN3B1T
		AN3B2P
		AN3B2T
		AN3P
		AN3T
		AN4B1T
		AN4T
		ANTENNA
		AO112P
		AO112S
		AO112T
		AO13
		AO13P
		AO13T
		AO222T
		AO22T
		AOI112HP
		AOI112HS
		AOI112HT
		AOI13HP
		AOI13HT
		AOI222H
		AOI222HP
		BHD1
		BUFB1
		BUFB2
		BUFB3
		BUFT1
		BUFT2
		BUFT3
		BUFT4
		CMPE4
		CMPE4S
		DBFRBN
		DBFRSBN
		DBHRBN
		DBHRBS
		DBZRBN
		DBZRSBN
		DELB
		DFCLRBN
		DFCRBN
		DFFN
		DFFP
		DFFRBT
		DFFRSBN
		DFFS
		DFTRBN
		DFTRBS
		DFZCLRBN
		DFZCRBN
		DFZN
		DFZP
		DFZRBN
		DFZRBP
		DFZRBS
		DFZRBT
		DFZRSBN
		DFZS
		DFZSBN
		DFZTRBN
		DFZTRBS
		DLHN
		DLHP
		DLHRBN
		DLHRBP
		DLHRBS
		DLHS
		FA1P
		FA1T
		FA2
		FA2P
		FA2S
		FA3
		FA3P
		FA3S
		FACS1
		FACS1P
		FACS1S
		FACS2
		FACS2P
		FACS2S
		GCKETF
		GCKETN
		GCKETP
		GCKETT
		HA1P
		HA1T
		HA2
		HA2P
		HA2T
		HA3
		HA3P
		HA3T
		INVT1
		INVT2
		INVT4
		JKFN
		JKFRBN
		JKFRBP
		JKZN
		JKZRBN
		JKZRBP
		MAO222P
		MAO222T
		MAOI1HT
		MAOI1S
		MOAI1HT
		MULBE
		MULBEP
		MULBET
		MULPA
		MULPAP
		MULPAT
		MUX2F
		MUX2P
		MUX3P
		MUX3S
		MUX3T
		MUX4
		MUX4P
		MUX4S
		MUX4T
		MUXB2P
		MUXB2T
		MUXB4
		MUXB4P
		MUXB4S
		MUXB4T
		MXL2HT
		MXL3
		MXL3P
		MXL3S
		MXL3T
		ND4P
		NR3HT
		NR4P
		NR4S
		NR4T
		OA112P
		OA112T
		OA12T
		OA13
		OA13P
		OA13S
		OA13T
		OA222T
		OA22P
		OA22T
		OAI112HT
		OAI13H
		OAI13HP
		OAI13HS
		OAI13HT
		OAI22HT
		OR2B1P
		OR2B1T
		OR3B1P
		OR3B1S
		OR3B1T
		OR3B2P
		OR3P
		OR3S
		OR3T
		PDI
		PDIX
		PUI
		QDBHN
		QDBHS
		QDFFN
		QDFFP
		QDFFRSBN
		QDFFS
		QDFZN
		QDFZP
		QDFZRBN
		QDFZRBP
		QDFZRBS
		QDFZRBT
		QDFZRSBN
		QDFZS
		QDLHN
		QDLHP
		QDLHRBN
		QDLHRBP
		QDLHRBS
		QDLHS
		QDLHSN
		RAM2
		RAM2S
		RAM3
		RAM3S
		RAM5
		RAM5S
		XNR3
		XNR3P
		XNR3T
		XNR4
		XNR4P
		XNR4S
		XNR4T
		XOR3P
		XOR4
		XOR4P
		XOR4S
		XOR4T
		dffsb_pri
		pulldown_IO
		pullup2_down_IO
		pullup_IO
		pullup_down_IO
		pullup_down_IO_IEO
		pullup_down_IO_PSCN
		pullup_down_ene_IO
		pullup_down_keep_IO
		pullup_down_keep_IO_03us
		pullup_down_keep_IO_IE
		pullup_down_keep_IO_IG
		pullup_inv_IO
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Reading SDF file from location "/home/ShanChiYu/AVSD/HW2/P78111519_syn/./syn/top_syn.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     top_syn.sdf.X
		Log file:              
		Backannotation scope:  top_tb.TOP
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 181857  Annotated = 98.11% -- No. of Tchecks = 20633  Annotated = 97.46% 
				        Total 	   Annotated	  Percentage
		 Path Delays	      181857	      178421	       98.11
		       $hold	        2886	        2845	       98.58
		     $period	           2	           0	        0.00
		      $width	        8695	        8535	       98.16
		   $recovery	        2886	        2845	       98.58
		  $setuphold	        6164	        5884	       95.46
  assign RID_SDEFAULT[4] = \RID_SDEFAULT[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32405|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.RID_SDEFAULT_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U125.I2.  The port annotation will still occur.
  assign RID_SDEFAULT[5] = \RID_SDEFAULT[5] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32404|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.RID_SDEFAULT_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U122.I.  The port annotation will still occur.
  assign RID_SDEFAULT[4] = \RID_SDEFAULT[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32405|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.RID_SDEFAULT_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U124.B1.  The port annotation will still occur.
  assign RID_S0[5] = \RID_S0[5] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32392|7): The interconnect source top_tb.TOP.IM1.ARID_reg_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U121.I.  The port annotation will still occur.
  assign RID_S1[5] = \RID_S1[5] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32398|7): The interconnect source top_tb.TOP.DM1.ARID_reg_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U120.I.  The port annotation will still occur.
  assign RID_S0[4] = \RID_S0[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32393|7): The interconnect source top_tb.TOP.IM1.ARID_reg_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U46.B2.  The port annotation will still occur.
  assign RID_S1[4] = \RID_S1[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32399|7): The interconnect source top_tb.TOP.DM1.ARID_reg_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U45.B2.  The port annotation will still occur.
  assign RID_SDEFAULT[4] = \RID_SDEFAULT[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32405|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.RID_SDEFAULT_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U44.B2.  The port annotation will still occur.
  assign RID_S1[4] = \RID_S1[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32399|7): The interconnect source top_tb.TOP.DM1.ARID_reg_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U115.I2.  The port annotation will still occur.
  assign RID_S1[4] = \RID_S1[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32399|7): The interconnect source top_tb.TOP.DM1.ARID_reg_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U114.B1.  The port annotation will still occur.
  assign RID_S0[4] = \RID_S0[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32393|7): The interconnect source top_tb.TOP.IM1.ARID_reg_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U43.I1.  The port annotation will still occur.
  assign RID_S1[4] = \RID_S1[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32399|7): The interconnect source top_tb.TOP.DM1.ARID_reg_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U42.I1.  The port annotation will still occur.
  assign RID_SDEFAULT[4] = \RID_SDEFAULT[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32405|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.RID_SDEFAULT_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U41.I1.  The port annotation will still occur.
  assign RID_S0[4] = \RID_S0[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32393|7): The interconnect source top_tb.TOP.IM1.ARID_reg_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U110.I2.  The port annotation will still occur.
  assign RID_S0[4] = \RID_S0[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32393|7): The interconnect source top_tb.TOP.IM1.ARID_reg_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U109.B1.  The port annotation will still occur.
  assign RID_S1[3] = \RID_S1[3] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32400|7): The interconnect source top_tb.TOP.DM1.ARID_reg_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U53.A1.  The port annotation will still occur.
  assign RID_SDEFAULT[3] = \RID_SDEFAULT[3] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32406|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.RID_SDEFAULT_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U53.B1.  The port annotation will still occur.
  assign RID_S0[3] = \RID_S0[3] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32394|7): The interconnect source top_tb.TOP.IM1.ARID_reg_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U53.C1.  The port annotation will still occur.
  assign RID_S1[2] = \RID_S1[2] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32401|7): The interconnect source top_tb.TOP.DM1.ARID_reg_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U54.A1.  The port annotation will still occur.
  assign RID_SDEFAULT[2] = \RID_SDEFAULT[2] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32407|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.RID_SDEFAULT_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U54.B1.  The port annotation will still occur.
  assign RID_S0[2] = \RID_S0[2] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32395|7): The interconnect source top_tb.TOP.IM1.ARID_reg_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U54.C1.  The port annotation will still occur.
  assign RID_S1[1] = \RID_S1[1] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32402|7): The interconnect source top_tb.TOP.DM1.ARID_reg_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U55.A1.  The port annotation will still occur.
  assign RID_SDEFAULT[1] = \RID_SDEFAULT[1] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32408|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.RID_SDEFAULT_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U55.B1.  The port annotation will still occur.
  assign RID_S0[1] = \RID_S0[1] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32396|7): The interconnect source top_tb.TOP.IM1.ARID_reg_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U55.C1.  The port annotation will still occur.
  assign RID_S1[0] = \RID_S1[0] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32403|7): The interconnect source top_tb.TOP.DM1.ARID_reg_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U56.A1.  The port annotation will still occur.
  assign RID_SDEFAULT[0] = \RID_SDEFAULT[0] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32409|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.RID_SDEFAULT_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U56.B1.  The port annotation will still occur.
  assign RID_S0[0] = \RID_S0[0] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,32397|7): The interconnect source top_tb.TOP.IM1.ARID_reg_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_R.U56.C1.  The port annotation will still occur.
  assign BID_S0[4] = \BID_S0[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33125|7): The interconnect source top_tb.TOP.IM1.AWID_reg_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U16.A1.  The port annotation will still occur.
  assign BID_SDEFAULT[4] = \BID_SDEFAULT[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33137|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.BID_SDEFAULT_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U16.B1.  The port annotation will still occur.
  assign BID_S0[3] = \BID_S0[3] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33126|7): The interconnect source top_tb.TOP.IM1.AWID_reg_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U20.A1.  The port annotation will still occur.
  assign BID_S1[3] = \BID_S1[3] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33132|7): The interconnect source top_tb.TOP.DM1.AWID_reg_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U20.B1.  The port annotation will still occur.
  assign BID_SDEFAULT[3] = \BID_SDEFAULT[3] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33138|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.BID_SDEFAULT_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U20.C1.  The port annotation will still occur.
  assign BID_S0[2] = \BID_S0[2] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33127|7): The interconnect source top_tb.TOP.IM1.AWID_reg_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U21.A1.  The port annotation will still occur.
  assign BID_S1[2] = \BID_S1[2] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33133|7): The interconnect source top_tb.TOP.DM1.AWID_reg_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U21.B1.  The port annotation will still occur.
  assign BID_SDEFAULT[2] = \BID_SDEFAULT[2] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33139|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.BID_SDEFAULT_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U21.C1.  The port annotation will still occur.
  assign BID_S0[1] = \BID_S0[1] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33128|7): The interconnect source top_tb.TOP.IM1.AWID_reg_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U22.A1.  The port annotation will still occur.
  assign BID_S1[1] = \BID_S1[1] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33134|7): The interconnect source top_tb.TOP.DM1.AWID_reg_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U22.B1.  The port annotation will still occur.
  assign BID_SDEFAULT[1] = \BID_SDEFAULT[1] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33140|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.BID_SDEFAULT_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U22.C1.  The port annotation will still occur.
  assign BID_S0[0] = \BID_S0[0] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33129|7): The interconnect source top_tb.TOP.IM1.AWID_reg_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U23.A1.  The port annotation will still occur.
  assign BID_S1[0] = \BID_S1[0] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33135|7): The interconnect source top_tb.TOP.DM1.AWID_reg_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U23.B1.  The port annotation will still occur.
  assign BID_SDEFAULT[0] = \BID_SDEFAULT[0] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33141|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.BID_SDEFAULT_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U23.C1.  The port annotation will still occur.
  assign BID_S1[4] = \BID_S1[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33131|7): The interconnect source top_tb.TOP.DM1.AWID_reg_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U27.I1.  The port annotation will still occur.
  assign BID_S0[5] = \BID_S0[5] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33124|7): The interconnect source top_tb.TOP.IM1.AWID_reg_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U25.A1.  The port annotation will still occur.
  assign BID_S1[5] = \BID_S1[5] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33130|7): The interconnect source top_tb.TOP.DM1.AWID_reg_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U25.B1.  The port annotation will still occur.
  assign BID_SDEFAULT[5] = \BID_SDEFAULT[5] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,33136|7): The interconnect source top_tb.TOP.i_AXI.i_Default_Slave.BID_SDEFAULT_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_AXI.i_B.U25.C2.  The port annotation will still occur.
  assign n110 = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30267|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U243.I.  The port annotation will still occur.
  assign n110 = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30267|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U242.I2.  The port annotation will still occur.
  assign n12 = A[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30257|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U241.I1.  The port annotation will still occur.
  assign n11 = A[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30256|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U239.I1.  The port annotation will still occur.
  assign n99 = A[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30266|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U238.I1.  The port annotation will still occur.
  assign n95 = A[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30265|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U237.I1.  The port annotation will still occur.
  assign n91 = A[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30264|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U236.I1.  The port annotation will still occur.
  assign n88 = A[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30263|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U234.I1.  The port annotation will still occur.
  assign n82 = A[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30262|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U233.I1.  The port annotation will still occur.
  assign n79 = A[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30261|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_9_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U231.I1.  The port annotation will still occur.
  assign n74 = A[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30260|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_10_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U230.I1.  The port annotation will still occur.
  assign n70 = A[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30259|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_11_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U227.I1.  The port annotation will still occur.
  assign n65 = A[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30258|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_12_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U225.I1.  The port annotation will still occur.
  assign n99 = A[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30266|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U313.I1.  The port annotation will still occur.
  assign n95 = A[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30265|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U313.I2.  The port annotation will still occur.
  assign n74 = A[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30260|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_10_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U312.I1.  The port annotation will still occur.
  assign n70 = A[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30259|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_11_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U312.I2.  The port annotation will still occur.
  assign n82 = A[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30262|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U310.I1.  The port annotation will still occur.
  assign n79 = A[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30261|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_9_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U310.I2.  The port annotation will still occur.
  assign n12 = A[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30257|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U260.I1.  The port annotation will still occur.
  assign n11 = A[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30256|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U260.I2.  The port annotation will still occur.
  assign n110 = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30267|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U253.I2.  The port annotation will still occur.
  assign n91 = A[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30264|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U258.I1.  The port annotation will still occur.
  assign n88 = A[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30263|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U258.I2.  The port annotation will still occur.
  assign n65 = A[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30258|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_12_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U255.I1.  The port annotation will still occur.
  assign n12 = A[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30257|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U240.I1.  The port annotation will still occur.
  assign n99 = A[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30266|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U178.I2.  The port annotation will still occur.
  assign n91 = A[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30264|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U235.I1.  The port annotation will still occur.
  assign n82 = A[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30262|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U232.I1.  The port annotation will still occur.
  assign n74 = A[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30260|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.instret_reg_10_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.sub_61.U229.I.  The port annotation will still occur.
  assign Imm_CSR[1] = \Imm_CSR[1] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30461|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U113.I.  The port annotation will still occur.
  assign Imm_CSR[7] = \Imm_CSR[7] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30455|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U112.I.  The port annotation will still occur.
  assign Imm_CSR[3] = \Imm_CSR[3] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30459|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U110.I1.  The port annotation will still occur.
  assign Imm_CSR[2] = \Imm_CSR[2] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30460|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U110.I2.  The port annotation will still occur.
  assign Imm_CSR[11] = \Imm_CSR[11] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30451|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_11_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U109.I1.  The port annotation will still occur.
  assign Imm_CSR[10] = \Imm_CSR[10] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30452|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_10_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U109.I2.  The port annotation will still occur.
  assign Imm_CSR[0] = \Imm_CSR[0] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30462|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U109.B1.  The port annotation will still occur.
  assign Imm_CSR[6] = \Imm_CSR[6] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30456|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U107.I1.  The port annotation will still occur.
  assign Imm_CSR[9] = \Imm_CSR[9] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30453|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_9_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U107.I2.  The port annotation will still occur.
  assign Imm_CSR[8] = \Imm_CSR[8] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30454|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U107.I3.  The port annotation will still occur.
  assign Imm_CSR[5] = \Imm_CSR[5] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30457|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U106.I1.  The port annotation will still occur.
  assign Imm_CSR[4] = \Imm_CSR[4] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30458|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U106.I2.  The port annotation will still occur.
  assign Imm_CSR[1] = \Imm_CSR[1] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30461|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U9.I2.  The port annotation will still occur.
  assign Imm_CSR[7] = \Imm_CSR[7] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30455|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U10.I2.  The port annotation will still occur.
  assign Imm_CSR[1] = \Imm_CSR[1] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30461|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U11.I1.  The port annotation will still occur.
  assign Imm_CSR[7] = \Imm_CSR[7] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,30455|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_EXE_Reg.EXE_Imm_out_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_CSR.U11.I2.  The port annotation will still occur.
  assign \ID_instruction[30]_snps_wire  = ID_instruction[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15318|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_23_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.I.  The port annotation will still occur.
  assign \ID_instruction[3]_snps_wire  = ID_instruction[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15313|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_18_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.I.  The port annotation will still occur.
  assign \ID_instruction[31]_snps_wire  = ID_instruction[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15319|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U186.I.  The port annotation will still occur.
  assign \ID_instruction[4]_snps_wire  = ID_instruction[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15314|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U183.I.  The port annotation will still occur.
  assign \ID_instruction[1]_snps_wire  = ID_instruction[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15321|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U181.I.  The port annotation will still occur.
  assign \ID_instruction[0]_snps_wire  = ID_instruction[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15320|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U185.I.  The port annotation will still occur.
  assign \ID_instruction[29]_snps_wire  = ID_instruction[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15317|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U187.I.  The port annotation will still occur.
  assign \ID_instruction[6]_snps_wire  = ID_instruction[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15316|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U180.I.  The port annotation will still occur.
  assign \ID_instruction[5]_snps_wire  = ID_instruction[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15315|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U182.I.  The port annotation will still occur.
  assign \ID_instruction[2]_snps_wire  = ID_instruction[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15312|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U184.I.  The port annotation will still occur.
  assign \ID_instruction[16]_snps_wire  = ID_instruction[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15306|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U23.C1.  The port annotation will still occur.
  assign \ID_instruction[19]_snps_wire  = ID_instruction[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15309|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U35.B1.  The port annotation will still occur.
  assign \ID_instruction[19]_snps_wire  = ID_instruction[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15309|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U20.B1.  The port annotation will still occur.
  assign \ID_instruction[16]_snps_wire  = ID_instruction[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15306|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U12.I2.  The port annotation will still occur.
  assign \ID_instruction[16]_snps_wire  = ID_instruction[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15306|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U3.I2.  The port annotation will still occur.
  assign \ID_instruction[16]_snps_wire  = ID_instruction[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15306|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U38.I1.  The port annotation will still occur.
  assign \ID_instruction[19]_snps_wire  = ID_instruction[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15309|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U38.I2.  The port annotation will still occur.
  assign \ID_instruction[15]_snps_wire  = ID_instruction[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15305|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U37.A1.  The port annotation will still occur.
  assign \ID_instruction[16]_snps_wire  = ID_instruction[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15306|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U37.A2.  The port annotation will still occur.
  assign \ID_instruction[17]_snps_wire  = ID_instruction[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15307|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U37.B1.  The port annotation will still occur.
  assign \ID_instruction[16]_snps_wire  = ID_instruction[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15306|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U37.B2.  The port annotation will still occur.
  assign \ID_instruction[16]_snps_wire  = ID_instruction[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15306|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U11.I2.  The port annotation will still occur.
  assign \ID_instruction[17]_snps_wire  = ID_instruction[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15307|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U34.I1.  The port annotation will still occur.
  assign \ID_instruction[15]_snps_wire  = ID_instruction[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15305|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U34.I2.  The port annotation will still occur.
  assign \ID_instruction[20]_snps_wire  = ID_instruction[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15310|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U26.I1.  The port annotation will still occur.
  assign \ID_instruction[21]_snps_wire  = ID_instruction[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15311|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U26.I2.  The port annotation will still occur.
  assign \ID_instruction[19]_snps_wire  = ID_instruction[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15309|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U33.I3.  The port annotation will still occur.
  assign \ID_instruction[17]_snps_wire  = ID_instruction[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15307|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U32.I2.  The port annotation will still occur.
  assign \ID_instruction[16]_snps_wire  = ID_instruction[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15306|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U10.I.  The port annotation will still occur.
  assign \ID_instruction[15]_snps_wire  = ID_instruction[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15305|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U30.I.  The port annotation will still occur.
  assign \ID_instruction[17]_snps_wire  = ID_instruction[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15307|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U31.I.  The port annotation will still occur.
  assign \ID_instruction[18]_snps_wire  = ID_instruction[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15308|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U29.I.  The port annotation will still occur.
  assign \ID_instruction[15]_snps_wire  = ID_instruction[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15305|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U28.I1.  The port annotation will still occur.
  assign \ID_instruction[19]_snps_wire  = ID_instruction[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15309|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U27.I.  The port annotation will still occur.
  assign \ID_instruction[17]_snps_wire  = ID_instruction[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15307|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U25.I3.  The port annotation will still occur.
  assign \ID_instruction[16]_snps_wire  = ID_instruction[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15306|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U15.B3.  The port annotation will still occur.
  assign \ID_instruction[18]_snps_wire  = ID_instruction[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15308|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U24.I2.  The port annotation will still occur.
  assign \ID_instruction[19]_snps_wire  = ID_instruction[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15309|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U46.I2.  The port annotation will still occur.
  assign \ID_instruction[16]_snps_wire  = ID_instruction[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15306|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_Control.U5.I1.  The port annotation will still occur.
  assign \ID_instruction[22]_snps_wire  = ID_instruction[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15330|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_31_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U85.I.  The port annotation will still occur.
  assign \ID_instruction[23]_snps_wire  = ID_instruction[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15331|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_30_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U84.I.  The port annotation will still occur.
  assign \ID_instruction[24]_snps_wire  = ID_instruction[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15332|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_29_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U83.I.  The port annotation will still occur.
  assign \ID_instruction[7]_snps_wire  = ID_instruction[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15333|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_28_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U82.I.  The port annotation will still occur.
  assign \ID_instruction[8]_snps_wire  = ID_instruction[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15334|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_27_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U81.I.  The port annotation will still occur.
  assign \ID_instruction[9]_snps_wire  = ID_instruction[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15335|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_26_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U80.I.  The port annotation will still occur.
  assign \ID_instruction[10]_snps_wire  = ID_instruction[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15336|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_25_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U79.I.  The port annotation will still occur.
  assign instruction[19] = \instruction[19] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15169|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U34.B1.  The port annotation will still occur.
  assign instruction[18] = \instruction[18] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15170|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U33.B1.  The port annotation will still occur.
  assign instruction[17] = \instruction[17] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15171|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U32.B1.  The port annotation will still occur.
  assign instruction[16] = \instruction[16] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15172|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U31.B1.  The port annotation will still occur.
  assign instruction[15] = \instruction[15] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15173|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U30.B1.  The port annotation will still occur.
  assign instruction[14] = \instruction[14] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15174|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_14_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U29.B1.  The port annotation will still occur.
  assign instruction[13] = \instruction[13] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15175|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_13_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U28.B1.  The port annotation will still occur.
  assign instruction[12] = \instruction[12] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15176|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_12_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U27.B1.  The port annotation will still occur.
  assign instruction[11] = \instruction[11] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15177|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_11_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U19.B1.  The port annotation will still occur.
  assign instruction[10] = \instruction[10] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15178|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_10_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U18.B1.  The port annotation will still occur.
  assign instruction[9] = \instruction[9] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15179|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_9_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U17.B1.  The port annotation will still occur.
  assign instruction[8] = \instruction[8] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15180|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U14.B1.  The port annotation will still occur.
  assign instruction[29] = \instruction[29] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15159|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_29_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U60.I.  The port annotation will still occur.
  assign instruction[28] = \instruction[28] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15160|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_28_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U59.I.  The port annotation will still occur.
  assign instruction[27] = \instruction[27] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15161|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_27_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U58.I.  The port annotation will still occur.
  assign instruction[26] = \instruction[26] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15162|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_26_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U57.I.  The port annotation will still occur.
  assign instruction[25] = \instruction[25] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15163|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_25_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U56.I.  The port annotation will still occur.
  assign instruction[30] = \instruction[30] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15158|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_30_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U55.I.  The port annotation will still occur.
  assign instruction[7] = \instruction[7] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15181|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U54.I.  The port annotation will still occur.
  assign instruction[24] = \instruction[24] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15164|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U53.I.  The port annotation will still occur.
  assign instruction[22] = \instruction[22] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15166|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U52.I.  The port annotation will still occur.
  assign instruction[21] = \instruction[21] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15167|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U51.I.  The port annotation will still occur.
  assign instruction[31] = \instruction[31] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15157|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_31_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U50.I.  The port annotation will still occur.
  assign instruction[20] = \instruction[20] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15168|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U49.I.  The port annotation will still occur.
  assign instruction[31] = \instruction[31] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15157|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_31_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U47.A1.  The port annotation will still occur.
  assign instruction[23] = \instruction[23] ;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15165|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_ImmediateGenerator.U12.I.  The port annotation will still occur.
  assign \ID_instruction[14]_snps_wire  = ID_instruction[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15322|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_11_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U78.I.  The port annotation will still occur.
  assign \ID_instruction[25]_snps_wire  = ID_instruction[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15323|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_10_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U77.I.  The port annotation will still occur.
  assign \ID_instruction[26]_snps_wire  = ID_instruction[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15324|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_9_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U76.I.  The port annotation will still occur.
  assign \ID_instruction[27]_snps_wire  = ID_instruction[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15325|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U75.I.  The port annotation will still occur.
  assign \ID_instruction[28]_snps_wire  = ID_instruction[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15326|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U74.I.  The port annotation will still occur.
  assign \ID_instruction[12]_snps_wire  = ID_instruction[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15328|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_13_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U71.I.  The port annotation will still occur.
  assign \ID_instruction[13]_snps_wire  = ID_instruction[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15329|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_12_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U70.I.  The port annotation will still occur.
  assign \ID_instruction[11]_snps_wire  = ID_instruction[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,15327|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_14_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U69.I.  The port annotation will still occur.
  assign N18 = rs2_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8120|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2859.I1.  The port annotation will still occur.
  assign N13 = rs1_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8115|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2854.I1.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U195.I.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U197.I.  The port annotation will still occur.
  assign N16 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8118|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2849.I1.  The port annotation will still occur.
  assign N11 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8113|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2848.I1.  The port annotation will still occur.
  assign N20 = rs2_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8122|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2136.I2.  The port annotation will still occur.
  assign N16 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8118|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2122.I1.  The port annotation will still occur.
  assign N20 = rs2_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8122|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1123.I.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2818.B2.  The port annotation will still occur.
  assign N16 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8118|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2127.I2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2796.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2774.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2752.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2730.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2708.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2686.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2664.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2642.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2620.B2.  The port annotation will still occur.
  assign N16 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8118|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2125.I2.  The port annotation will still occur.
  assign N16 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8118|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2120.I2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2598.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2576.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2554.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2532.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2510.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2466.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2444.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2378.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2356.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2334.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2312.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2290.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2268.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2246.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2224.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2202.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2180.B2.  The port annotation will still occur.
  assign N19 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8121|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2150.B2.  The port annotation will still occur.
  assign N16 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8118|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2152.I1.  The port annotation will still occur.
  assign N18 = rs2_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8120|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2126.I2.  The port annotation will still occur.
  assign N17 = rs2_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8119|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2124.I1.  The port annotation will still occur.
  assign N18 = rs2_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8120|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2124.I2.  The port annotation will still occur.
  assign N17 = rs2_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8119|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2119.I2.  The port annotation will still occur.
  assign N16 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8118|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U351.I.  The port annotation will still occur.
  assign N17 = rs2_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8119|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U349.I.  The port annotation will still occur.
  assign N18 = rs2_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8120|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U348.I.  The port annotation will still occur.
  assign N15 = rs1_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8117|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1409.I2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2113.B1.  The port annotation will still occur.
  assign N11 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8113|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1393.I2.  The port annotation will still occur.
  assign N11 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8113|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1395.I1.  The port annotation will still occur.
  assign N11 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8113|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1400.I2.  The port annotation will still occur.
  assign N15 = rs1_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8117|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U989.I.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2091.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2069.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2047.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2025.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U2003.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1981.B2.  The port annotation will still occur.
  assign N11 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8113|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1398.I2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1959.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1937.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1915.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1827.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1805.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1783.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1761.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1739.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1717.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1695.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1519.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1497.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1475.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1453.B2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1423.B2.  The port annotation will still occur.
  assign N11 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8113|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1425.I1.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1425.I2.  The port annotation will still occur.
  assign N13 = rs1_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8115|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1399.I2.  The port annotation will still occur.
  assign N12 = rs1_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8114|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1397.I1.  The port annotation will still occur.
  assign N13 = rs1_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8115|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1397.I2.  The port annotation will still occur.
  assign N14 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8116|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1415.I2.  The port annotation will still occur.
  assign N12 = rs1_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8114|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1392.I2.  The port annotation will still occur.
  assign N11 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8113|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U350.I.  The port annotation will still occur.
  assign N12 = rs1_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8114|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U347.I.  The port annotation will still occur.
  assign N13 = rs1_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8115|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U346.I.  The port annotation will still occur.
  assign N17 = rs2_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8119|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1294.I1.  The port annotation will still occur.
  assign N12 = rs1_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8114|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U1197.I1.  The port annotation will still occur.
  assign N15 = rs1_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8117|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U869.I1.  The port annotation will still occur.
  assign N20 = rs2_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,8122|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_FP_RegFile.U865.I1.  The port annotation will still occur.
  assign N12 = rs1_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1034|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2779.I1.  The port annotation will still occur.
  assign N17 = rs2_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1039|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2778.I1.  The port annotation will still occur.
  assign N13 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1035|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2776.I1.  The port annotation will still occur.
  assign N18 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1040|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2775.I1.  The port annotation will still occur.
  assign N15 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1037|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2773.I1.  The port annotation will still occur.
  assign N10 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1032|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2772.I1.  The port annotation will still occur.
  assign N19 = rs2_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1041|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2060.I2.  The port annotation will still occur.
  assign N15 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1037|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2051.I2.  The port annotation will still occur.
  assign N15 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1037|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2046.I1.  The port annotation will still occur.
  assign N19 = rs2_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1041|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1111.I.  The port annotation will still occur.
  assign N15 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1037|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2049.I2.  The port annotation will still occur.
  assign N15 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1037|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2044.I2.  The port annotation will still occur.
  assign N15 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1037|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2075.I1.  The port annotation will still occur.
  assign N18 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1040|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2075.I2.  The port annotation will still occur.
  assign N17 = rs2_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1039|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2050.I2.  The port annotation will still occur.
  assign N16 = rs2_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1038|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2048.I1.  The port annotation will still occur.
  assign N17 = rs2_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1039|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2048.I2.  The port annotation will still occur.
  assign N18 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1040|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2065.I2.  The port annotation will still occur.
  assign N16 = rs2_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1038|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U2043.I2.  The port annotation will still occur.
  assign N15 = rs2_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1037|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U299.I.  The port annotation will still occur.
  assign N18 = rs2_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1040|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U157.I.  The port annotation will still occur.
  assign N16 = rs2_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1038|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U297.I.  The port annotation will still occur.
  assign N17 = rs2_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1039|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U298.I.  The port annotation will still occur.
  assign N14 = rs1_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1036|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1333.I2.  The port annotation will still occur.
  assign N13 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1035|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U148.I.  The port annotation will still occur.
  assign N10 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1032|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1322.I2.  The port annotation will still occur.
  assign N14 = rs1_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1036|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1051.I.  The port annotation will still occur.
  assign N10 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1032|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1317.I2.  The port annotation will still occur.
  assign N10 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1032|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1324.I2.  The port annotation will still occur.
  assign N10 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1032|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1319.I1.  The port annotation will still occur.
  assign N13 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1035|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1732.B2.  The port annotation will still occur.
  assign N13 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1035|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1711.B2.  The port annotation will still occur.
  assign N13 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1035|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1669.B2.  The port annotation will still occur.
  assign N13 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1035|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1648.B2.  The port annotation will still occur.
  assign N13 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1035|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1627.B2.  The port annotation will still occur.
  assign N13 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1035|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1346.B2.  The port annotation will still occur.
  assign N10 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1032|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1348.I1.  The port annotation will still occur.
  assign N12 = rs1_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1034|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1323.I2.  The port annotation will still occur.
  assign N11 = rs1_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1033|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1321.I1.  The port annotation will still occur.
  assign N12 = rs1_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1034|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1321.I2.  The port annotation will still occur.
  assign N11 = rs1_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1033|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1316.I2.  The port annotation will still occur.
  assign N10 = rs1_addr[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1032|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U301.I.  The port annotation will still occur.
  assign N11 = rs1_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1033|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U295.I.  The port annotation will still occur.
  assign N12 = rs1_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1034|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U296.I.  The port annotation will still occur.
  assign N16 = rs2_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1038|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U1110.I1.  The port annotation will still occur.
  assign N11 = rs1_addr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1033|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U793.I1.  The port annotation will still occur.
  assign N19 = rs2_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1041|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U768.I1.  The port annotation will still occur.
  assign N14 = rs1_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1036|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U561.I1.  The port annotation will still occur.
  assign N12 = rs1_addr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1034|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U302.I1.  The port annotation will still occur.
  assign N14 = rs1_addr[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1036|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_IF_ID_Reg.ID_instruction_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U302.I2.  The port annotation will still occur.
  assign N13 = rs1_addr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1035|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_ID_Stage.i_ID_Gen_RegFile.U302.I3.  The port annotation will still occur.
  assign N271 = rs1[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,25554|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.U292.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U153.I.  The port annotation will still occur.
  assign n145 = b[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22199|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U237.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2620.I.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4460.I2.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4459.I2.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4458.I2.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4457.I2.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4451.I2.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4450.I2.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2337.I2.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4448.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4446.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4444.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4443.I2.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4441.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4440.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2340.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4438.I2.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4436.I2.  The port annotation will still occur.
  assign n2630 = b[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22227|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U441.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4430.I.  The port annotation will still occur.
  assign n2621 = b[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22218|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U643.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4428.I.  The port annotation will still occur.
  assign n2619 = b[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22216|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U444.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4427.I.  The port annotation will still occur.
  assign n2623 = b[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22220|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U187.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4426.I.  The port annotation will still occur.
  assign n2622 = b[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22219|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U165.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4425.I.  The port annotation will still occur.
  assign n2608 = b[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22205|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1043.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4423.I.  The port annotation will still occur.
  assign n2615 = b[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22212|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U230.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4422.I.  The port annotation will still occur.
  assign n2616 = b[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22213|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1052.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4421.I.  The port annotation will still occur.
  assign n2607 = b[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22204|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1004.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4420.I.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4410.I1.  The port annotation will still occur.
  assign n2603 = b[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22200|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U653.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2478.I.  The port annotation will still occur.
  assign n2604 = b[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22201|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2567.I.  The port annotation will still occur.
  assign n2605 = b[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22202|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U113.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2346.I.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4404.I1.  The port annotation will still occur.
  assign n2606 = b[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22203|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U188.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2627.I.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4402.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4397.I1.  The port annotation will still occur.
  assign n2607 = b[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22204|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1004.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2662.I.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4392.I1.  The port annotation will still occur.
  assign n2608 = b[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22205|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1043.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2663.I.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4390.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4389.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4387.I1.  The port annotation will still occur.
  assign n2609 = b[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22206|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U571.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2754.I.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4384.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4377.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4376.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4371.I1.  The port annotation will still occur.
  assign n2610 = b[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22207|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2551.I.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4369.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4365.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4362.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4361.I1.  The port annotation will still occur.
  assign n2612 = b[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22209|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1047.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2664.I.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4355.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4354.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4353.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4352.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4344.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4343.I1.  The port annotation will still occur.
  assign n2613 = b[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22210|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U661.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2630.I.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4338.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4337.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4336.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4334.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4333.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4332.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4331.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4330.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4330.I2.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4322.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4321.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4320.I2.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4319.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4318.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4318.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4317.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4315.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4310.I1.  The port annotation will still occur.
  assign n2615 = b[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22212|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U230.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2658.I.  The port annotation will still occur.
  assign n2616 = b[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22213|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1052.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2656.I.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4302.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4297.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4296.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4291.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4291.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4290.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4289.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4274.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4273.I1.  The port annotation will still occur.
  assign n2617 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22214|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U431.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2451.I.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4271.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4270.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4269.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4264.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4263.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4263.I2.  The port annotation will still occur.
  assign n2618 = b[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22215|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U332.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2655.I.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4260.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4260.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4259.I1.  The port annotation will still occur.
  assign n2619 = b[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22216|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U444.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2660.I.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4253.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4249.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4240.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4237.I1.  The port annotation will still occur.
  assign n3 = a[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22183|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U239.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4236.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4234.I1.  The port annotation will still occur.
  assign n2629 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22226|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4233.I2.  The port annotation will still occur.
  assign n3 = a[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22183|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U239.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4223.I1.  The port annotation will still occur.
  assign n2628 = b[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22225|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1452.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2757.I.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4222.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4222.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4218.I1.  The port annotation will still occur.
  assign n12 = a[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22184|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U795.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2460.I.  The port annotation will still occur.
  assign n2629 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22226|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4213.I2.  The port annotation will still occur.
  assign n2624 = b[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22221|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U640.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2506.I.  The port annotation will still occur.
  assign n2620 = b[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22217|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U800.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2634.I.  The port annotation will still occur.
  assign n2626 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22223|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2631.I.  The port annotation will still occur.
  assign n2629 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22226|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4202.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4199.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4199.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4197.I1.  The port annotation will still occur.
  assign n2625 = b[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22222|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U831.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2640.I.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4194.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4191.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4189.I1.  The port annotation will still occur.
  assign n2629 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22226|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4188.I2.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4184.I1.  The port annotation will still occur.
  assign n2620 = b[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22217|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U800.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2518.I.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4183.I1.  The port annotation will still occur.
  assign n2621 = b[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22218|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U643.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2661.I.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4180.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4180.I2.  The port annotation will still occur.
  assign n2626 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22223|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2657.I.  The port annotation will still occur.
  assign n3 = a[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22183|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U239.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3048.I1.  The port annotation will still occur.
  assign n3 = a[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22183|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U239.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3198.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4175.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4171.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2743.I.  The port annotation will still occur.
  assign n3 = a[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22183|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U239.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4166.B1.  The port annotation will still occur.
  assign n3 = a[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22183|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U239.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3807.I.  The port annotation will still occur.
  assign n2629 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22226|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2755.I.  The port annotation will still occur.
  assign n2617 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22214|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U431.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4163.I2.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4162.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4160.I1.  The port annotation will still occur.
  assign n3 = a[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22183|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U239.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4159.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4156.I1.  The port annotation will still occur.
  assign n2630 = b[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22227|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U441.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2654.I.  The port annotation will still occur.
  assign n2618 = b[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22215|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U332.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4148.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4147.I1.  The port annotation will still occur.
  assign n2622 = b[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22219|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U165.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2659.I.  The port annotation will still occur.
  assign n2628 = b[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22225|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1452.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2632.I.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4142.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4133.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4131.I1.  The port annotation will still occur.
  assign n2617 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22214|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U431.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4129.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4128.I1.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4124.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4123.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4122.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4120.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4119.I1.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4117.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4115.I1.  The port annotation will still occur.
  assign n2624 = b[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22221|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U640.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2467.I.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4113.I1.  The port annotation will still occur.
  assign n2617 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22214|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U431.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4109.I2.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4108.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4107.I1.  The port annotation will still occur.
  assign n2617 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22214|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U431.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4106.I2.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4105.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4104.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4102.I1.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4100.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4097.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4096.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4095.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4092.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4091.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4086.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4084.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4079.I1.  The port annotation will still occur.
  assign n2625 = b[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22222|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U831.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2352.I.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4078.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4077.I1.  The port annotation will still occur.
  assign n2617 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22214|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U431.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4073.I2.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4066.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4065.I1.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4064.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4062.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4061.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4060.I1.  The port annotation will still occur.
  assign n2623 = b[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22220|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U187.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2753.I.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4059.I1.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4058.I1.  The port annotation will still occur.
  assign n2606 = b[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22203|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U188.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2633.I.  The port annotation will still occur.
  assign n2604 = b[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22201|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2514.I.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4050.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4047.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4046.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4044.I1.  The port annotation will still occur.
  assign n2617 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22214|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U431.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4044.I2.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4043.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4041.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4033.I1.  The port annotation will still occur.
  assign n2617 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22214|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U431.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4033.I2.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4027.I1.  The port annotation will still occur.
  assign n2612 = b[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22209|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1047.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4026.I2.  The port annotation will still occur.
  assign n2605 = b[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22202|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U113.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4025.I2.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4024.I2.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4022.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4019.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4008.I1.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3834.I.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U4003.I1.  The port annotation will still occur.
  assign n3 = a[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22183|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U239.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2993.I1.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3996.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3994.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3993.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3992.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3989.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3988.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3987.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3986.I2.  The port annotation will still occur.
  assign n2610 = b[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22207|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3981.I2.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3978.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3977.I1.  The port annotation will still occur.
  assign n2617 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22214|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U431.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3977.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3974.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3971.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3969.I2.  The port annotation will still occur.
  assign n2605 = b[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22202|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U113.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3967.I2.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3966.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3964.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3964.I2.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3963.I1.  The port annotation will still occur.
  assign n2613 = b[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22210|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U661.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2637.I.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3962.I1.  The port annotation will still occur.
  assign n2617 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22214|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U431.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3960.I2.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3959.I2.  The port annotation will still occur.
  assign n2603 = b[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22200|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U653.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2508.I.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3956.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3951.I2.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3949.I1.  The port annotation will still occur.
  assign n2605 = b[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22202|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U113.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3949.I2.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3947.I2.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3944.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3943.I1.  The port annotation will still occur.
  assign n2612 = b[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22209|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1047.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3941.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3940.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3935.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3935.I2.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3934.I1.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3932.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3931.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3930.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3929.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3927.I1.  The port annotation will still occur.
  assign n2617 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22214|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U431.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3925.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3923.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3923.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22186|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U730.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2476.I.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3918.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3917.I1.  The port annotation will still occur.
  assign n2609 = b[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22206|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U571.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3915.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3911.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3909.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3908.I1.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3907.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3905.I2.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3904.I1.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3903.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3900.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3895.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3893.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3891.I1.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3887.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3886.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3884.I1.  The port annotation will still occur.
  assign n2610 = b[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22207|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3882.I2.  The port annotation will still occur.
  assign n145 = b[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22199|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U237.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2599.I.  The port annotation will still occur.
  assign n2605 = b[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22202|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U113.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3876.I2.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3874.I1.  The port annotation will still occur.
  assign n2609 = b[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22206|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U571.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3873.I2.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3872.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3871.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3870.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3869.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3868.I2.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3866.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3861.I2.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3860.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3859.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3858.I1.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3855.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3855.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3854.I1.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3853.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3853.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3852.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3850.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3849.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3848.I.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3846.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3844.I1.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3839.I1.  The port annotation will still occur.
  assign n2610 = b[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22207|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3839.I2.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3838.I1.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3837.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3836.I2.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3835.I2.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3832.I1.  The port annotation will still occur.
  assign n2609 = b[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22206|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U571.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3832.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3831.I1.  The port annotation will still occur.
  assign n2610 = b[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22207|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3829.I2.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3828.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3822.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3821.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3820.I1.  The port annotation will still occur.
  assign n2611 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22208|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U566.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3820.I2.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3819.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3818.I.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3817.I1.  The port annotation will still occur.
  assign n2614 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22211|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U765.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3817.I2.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3816.I.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3814.I.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22185|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U204.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3812.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22189|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3811.I.  The port annotation will still occur.
  assign n2609 = b[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22206|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U571.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3809.I2.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3808.I.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22188|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2477.I.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22190|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2360.I.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3022.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3188.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2984.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3014.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3177.I1.  The port annotation will still occur.
  assign n2633 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22230|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3177.I2.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3009.B1.  The port annotation will still occur.
  assign n84 = a[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22192|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U796.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3383.I.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3012.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3017.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3181.I1.  The port annotation will still occur.
  assign n2633 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22230|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3181.I2.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2962.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3008.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3171.I1.  The port annotation will still occur.
  assign n2633 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22230|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3171.I2.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3004.B1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2999.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3170.I1.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3005.I1.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3172.I1.  The port annotation will still occur.
  assign n2633 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22230|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3172.I2.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3429.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2959.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3467.I2.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3445.I2.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3419.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3041.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3032.B1.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3003.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2955.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3000.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2996.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3001.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3006.B1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22193|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3377.I2.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3340.I2.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22196|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2956.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2990.I1.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3329.I2.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3309.I2.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3262.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22187|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3314.I1.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3314.I2.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3267.I2.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3296.I1.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3296.I2.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3238.I2.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3257.I2.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3277.I2.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22197|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3248.I1.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3248.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3243.I1.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3243.I2.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22195|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3229.I1.  The port annotation will still occur.
  assign n2627 = b[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22224|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U637.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3229.I2.  The port annotation will still occur.
  assign n2633 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22230|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2728.I.  The port annotation will still occur.
  assign n2632 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22229|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U3175.I.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22194|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U439.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2625.I2.  The port annotation will still occur.
  assign n2632 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22229|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2714.I.  The port annotation will still occur.
  assign n2631 = b[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22228|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U494.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2639.I.  The port annotation will still occur.
  assign n2631 = b[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22228|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U494.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2638.I.  The port annotation will still occur.
  assign n136 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22198|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2623.I.  The port annotation will still occur.
  assign n75 = a[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22191|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U498.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_63.U2351.I.  The port annotation will still occur.
  assign n179 = b[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17393|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U444.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4600.I.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4599.I2.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4597.I2.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4596.I2.  The port annotation will still occur.
  assign n12 = a[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17363|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U795.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2718.I.  The port annotation will still occur.
  assign n75 = a[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17370|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U668.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4593.I2.  The port annotation will still occur.
  assign n84 = a[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17371|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U796.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4591.I2.  The port annotation will still occur.
  assign n75 = a[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17370|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U668.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4590.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4588.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4585.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2502.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4582.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4580.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4579.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4578.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4575.I2.  The port annotation will still occur.
  assign n181 = b[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17394|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U159.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4572.I.  The port annotation will still occur.
  assign n205 = b[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17406|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U188.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4571.I.  The port annotation will still occur.
  assign n161 = b[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17384|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1452.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4570.I.  The port annotation will still occur.
  assign n177 = b[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17392|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U800.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4569.I.  The port annotation will still occur.
  assign n185 = b[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17396|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1053.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4568.I.  The port annotation will still occur.
  assign n171 = b[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17389|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U187.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4567.I.  The port annotation will still occur.
  assign n167 = b[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17387|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U448.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4566.I.  The port annotation will still occur.
  assign n207 = b[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17407|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U113.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4565.I.  The port annotation will still occur.
  assign n175 = b[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17391|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U642.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4564.I.  The port annotation will still occur.
  assign n173 = b[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17390|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U165.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4563.I.  The port annotation will still occur.
  assign n201 = b[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17404|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1044.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4562.I.  The port annotation will still occur.
  assign n195 = b[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17401|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1042.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4561.I.  The port annotation will still occur.
  assign n157 = b[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17382|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U441.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4560.I.  The port annotation will still occur.
  assign n197 = b[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17402|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4559.I.  The port annotation will still occur.
  assign n209 = b[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17408|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4558.I.  The port annotation will still occur.
  assign n203 = b[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17405|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U868.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4557.I.  The port annotation will still occur.
  assign n199 = b[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17403|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U962.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4556.I.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4555.I.  The port annotation will still occur.
  assign n211 = b[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17409|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U652.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2616.I.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3765.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3766.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3764.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3759.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3762.I1.  The port annotation will still occur.
  assign n120 = a[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17375|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1353.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3974.I.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3755.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3758.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3752.I1.  The port annotation will still occur.
  assign n193 = b[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17400|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1047.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2684.I.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3750.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3749.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3744.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3748.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2622.I.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2549.B2.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3734.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3740.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3739.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3973.I.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3745.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3735.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3731.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2577.I1.  The port annotation will still occur.
  assign n191 = b[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17399|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U662.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2577.I2.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2538.I1.  The port annotation will still occur.
  assign n189 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17398|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U766.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2538.I2.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3730.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3738.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3737.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3733.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4342.I.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3732.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3728.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3724.I1.  The port annotation will still occur.
  assign n191 = b[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17399|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U662.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3724.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3719.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3722.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3721.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3711.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2550.I1.  The port annotation will still occur.
  assign n187 = b[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17397|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U230.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2550.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3718.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3709.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3720.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3708.I1.  The port annotation will still occur.
  assign n189 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17398|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U766.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3708.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3699.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3705.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3695.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3704.I1.  The port annotation will still occur.
  assign n187 = b[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17397|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U230.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3704.I2.  The port annotation will still occur.
  assign n189 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17398|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U766.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3712.I2.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3713.I1.  The port annotation will still occur.
  assign n191 = b[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17399|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U662.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3713.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3706.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3692.I1.  The port annotation will still occur.
  assign n183 = b[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17395|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U645.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2606.I.  The port annotation will still occur.
  assign n147 = b[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17378|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U528.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2737.I.  The port annotation will still occur.
  assign n3 = a[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17362|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U1051.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2608.I.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3152.I2.  The port annotation will still occur.
  assign n84 = a[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17371|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U796.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3696.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3701.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3698.I1.  The port annotation will still occur.
  assign n147 = b[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17378|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U528.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2689.I.  The port annotation will still occur.
  assign n153 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17380|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3145.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3689.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3685.I1.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3687.I1.  The port annotation will still occur.
  assign n187 = b[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17397|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U230.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3687.I2.  The port annotation will still occur.
  assign n75 = a[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17370|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U668.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2501.I.  The port annotation will still occur.
  assign n84 = a[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17371|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U796.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3686.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3678.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3671.I1.  The port annotation will still occur.
  assign n191 = b[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17399|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U662.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3691.I2.  The port annotation will still occur.
  assign n84 = a[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17371|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U796.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3666.I1.  The port annotation will still occur.
  assign n169 = b[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17388|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U639.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2603.I.  The port annotation will still occur.
  assign n75 = a[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17370|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U668.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3683.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3682.I1.  The port annotation will still occur.
  assign n189 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17398|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U766.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3677.I2.  The port annotation will still occur.
  assign n155 = b[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17381|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U494.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3084.I2.  The port annotation will still occur.
  assign n153 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17380|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3135.I2.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3146.I2.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3141.I2.  The port annotation will still occur.
  assign n21 = a[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17364|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U533.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2586.I.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3663.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3684.I1.  The port annotation will still occur.
  assign n155 = b[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17381|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U494.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3068.I2.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3673.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3142.I1.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3134.I1.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3134.I2.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3667.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3137.B1.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3799.I.  The port annotation will still occur.
  assign n129 = a[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17376|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U475.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2708.I.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4385.I.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3574.I1.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17369|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3594.I1.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17369|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2645.I.  The port annotation will still occur.
  assign n75 = a[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17370|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U668.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3569.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4378.I.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3674.I1.  The port annotation will still occur.
  assign n48 = a[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17367|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U787.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U2815.I.  The port annotation will still occur.
  assign n153 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17380|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3133.I2.  The port annotation will still occur.
  assign n153 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17380|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3105.I2.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3123.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3640.I1.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3295.I1.  The port annotation will still occur.
  assign n84 = a[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17371|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U796.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3523.I1.  The port annotation will still occur.
  assign n187 = b[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17397|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U230.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3631.I2.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3657.I1.  The port annotation will still occur.
  assign n191 = b[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17399|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U662.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3657.I2.  The port annotation will still occur.
  assign n155 = b[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17381|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U494.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3060.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3110.I1.  The port annotation will still occur.
  assign n153 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17380|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3110.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3131.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3108.I1.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3108.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3121.B1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3805.I.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U4348.I.  The port annotation will still occur.
  assign n165 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17386|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3662.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3129.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3117.I1.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3117.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3119.B1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3114.I1.  The port annotation will still occur.
  assign n153 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17380|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3114.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3065.I1.  The port annotation will still occur.
  assign n155 = b[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17381|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U494.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3065.I2.  The port annotation will still occur.
  assign n165 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17386|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3658.I2.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3659.I2.  The port annotation will still occur.
  assign n165 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17386|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3647.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3665.I1.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3650.I1.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3650.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3637.I1.  The port annotation will still occur.
  assign n165 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17386|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3637.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3600.I1.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17369|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3130.I1.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17369|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3111.I1.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3111.I2.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17369|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3120.B1.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3045.I1.  The port annotation will still occur.
  assign n155 = b[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17381|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U494.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3045.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3592.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3627.I1.  The port annotation will still occur.
  assign n157 = b[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17382|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U441.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3627.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3641.I1.  The port annotation will still occur.
  assign n165 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17386|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3641.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3291.I1.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17369|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3597.I1.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17369|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3638.I1.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3638.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3611.I1.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3582.I1.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3099.I2.  The port annotation will still occur.
  assign n75 = a[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17370|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U668.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3545.I1.  The port annotation will still occur.
  assign n155 = b[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17381|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U494.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3049.I2.  The port annotation will still occur.
  assign n157 = b[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17382|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U441.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3629.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3050.I1.  The port annotation will still occur.
  assign n155 = b[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17381|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U494.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3050.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3608.I1.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3261.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3614.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3602.I1.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3602.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3107.I1.  The port annotation will still occur.
  assign n153 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17380|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3107.I2.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17369|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3098.I1.  The port annotation will still occur.
  assign n153 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17380|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3098.I2.  The port annotation will still occur.
  assign n209 = b[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17408|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3620.I2.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3588.I1.  The port annotation will still occur.
  assign n189 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17398|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U766.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3588.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3299.I1.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3623.I2.  The port annotation will still occur.
  assign n155 = b[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17381|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U494.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3029.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3628.I1.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3654.I1.  The port annotation will still occur.
  assign n189 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17398|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U766.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3402.I2.  The port annotation will still occur.
  assign n187 = b[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17397|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U230.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3550.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3610.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3544.I1.  The port annotation will still occur.
  assign n171 = b[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17389|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U187.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3544.I2.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17369|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3632.I1.  The port annotation will still occur.
  assign n157 = b[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17382|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U441.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3632.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3639.I1.  The port annotation will still occur.
  assign n165 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17386|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3546.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3576.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3598.I1.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3598.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3596.I1.  The port annotation will still occur.
  assign n165 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17386|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3596.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3589.I1.  The port annotation will still occur.
  assign n167 = b[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17387|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U448.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3589.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3558.I1.  The port annotation will still occur.
  assign n209 = b[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17408|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3558.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3526.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3455.I1.  The port annotation will still occur.
  assign n189 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17398|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U766.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3455.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3580.I1.  The port annotation will still occur.
  assign n191 = b[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17399|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U662.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3580.I2.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3408.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3584.I1.  The port annotation will still occur.
  assign n167 = b[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17387|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U448.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3584.I2.  The port annotation will still occur.
  assign n189 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17398|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U766.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3517.I2.  The port annotation will still occur.
  assign n187 = b[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17397|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U230.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3555.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3567.I1.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3278.I1.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3092.I2.  The port annotation will still occur.
  assign n84 = a[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17371|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U796.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3552.I1.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3603.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3604.I1.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3090.I2.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3561.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3591.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3621.I1.  The port annotation will still occur.
  assign n175 = b[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17391|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U642.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3621.I2.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17369|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3040.I1.  The port annotation will still occur.
  assign n155 = b[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17381|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U494.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3040.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3448.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3095.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3081.I1.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3081.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3088.B1.  The port annotation will still occur.
  assign n153 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17380|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3091.I2.  The port annotation will still occur.
  assign n189 = b[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17398|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U766.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3557.I2.  The port annotation will still occur.
  assign n191 = b[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17399|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U662.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3530.I2.  The port annotation will still occur.
  assign n177 = b[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17392|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U800.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3556.I2.  The port annotation will still occur.
  assign n171 = b[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17389|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U187.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3570.I2.  The port annotation will still occur.
  assign n66 = a[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17369|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U576.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3292.I1.  The port annotation will still occur.
  assign n165 = b[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17386|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3509.I2.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3480.I1.  The port annotation will still occur.
  assign n93 = a[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17372|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U236.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3437.I1.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3437.I2.  The port annotation will still occur.
  assign n75 = a[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17370|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U668.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3415.I1.  The port annotation will still occur.
  assign n207 = b[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17407|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U113.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3605.I2.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3496.I1.  The port annotation will still occur.
  assign n30 = a[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17365|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U789.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3383.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3572.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3489.I1.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3489.I2.  The port annotation will still occur.
  assign n138 = a[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17377|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3560.I1.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3551.I1.  The port annotation will still occur.
  assign n181 = b[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17394|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U159.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3551.I2.  The port annotation will still occur.
  assign n39 = a[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17366|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U556.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3293.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3616.I1.  The port annotation will still occur.
  assign n57 = a[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17368|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U572.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3361.I1.  The port annotation will still occur.
  assign n171 = b[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17389|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U187.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3361.I2.  The port annotation will still occur.
  assign n159 = b[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17383|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3519.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3077.I1.  The port annotation will still occur.
  assign n153 = b[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17380|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U731.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3077.I2.  The port annotation will still occur.
  assign n102 = a[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17373|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U573.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3074.I1.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3074.I2.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3094.I1.  The port annotation will still occur.
  assign n111 = a[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17374|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U425.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3080.I1.  The port annotation will still occur.
  assign n151 = b[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,17379|7): The interconnect source top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.U913.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_CPU_wrapper.i_CPU.i_EXE_Stage.i_EXE_ALU.mult_65.U3080.I2.  The port annotation will still occur.
ncelab: *W,MXWARN: Reached maximum warning limit for 'SDFNCAP'(1000).
	  $readmemh({prog_path, "/main0.hex"}, Memory_byte0);
	                                                  |
ncelab: *W,MEMODR (../sim/top_tb.sv,72|51): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main1.hex"}, Memory_byte1); 
                                                    |
ncelab: *W,MEMODR (../sim/top_tb.sv,73|52): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main2.hex"}, Memory_byte2);
                                                    |
ncelab: *W,MEMODR (../sim/top_tb.sv,74|52): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main3.hex"}, Memory_byte3); 
                                                    |
ncelab: *W,MEMODR (../sim/top_tb.sv,75|52): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                 22538     459
		UDPs:                     3360      11
		Primitives:              46965      14
		Timing outputs:          24240     298
		Registers:                3437     333
		Scalar wires:            27539       -
		Expanded wires:             64       2
		Named events:               47      42
		Always blocks:             114     105
		Initial blocks:             10       7
		Cont. assignments:          12     341
		Pseudo assignments:          2       2
		Timing checks:           26797    2984
		Interconnect:            63948       -
		Delayed tcheck signals:   8773    3051
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.AN3B1P:lib
Loading snapshot worklib.AN3B1P:lib .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (top_tb.TOP), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.

Done

DM[   0] = c11c1150, pass
DM[   1] = 433e05fc, pass




        ****************************               
        **                        **       |__||  
        **  Congratulations !!    **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|


Simulation complete via $finish(1) at time 298950 NS + 4
../sim/top_tb.sv:133     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s084: Exiting on Jan 03, 2025 at 04:51:50 CST  (total: 00:00:35)
