
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 332.754 ; gain = 123.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/top.v:25]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.runs/synth_1/.Xil/Vivado-6832-LAPTOP-L1N8U9P6/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (2#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.runs/synth_1/.Xil/Vivado-6832-LAPTOP-L1N8U9P6/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (8) of module 'blk_mem_gen_0' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/top.v:42]
INFO: [Synth 8-638] synthesizing module 'HashMsgIn' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:23]
	Parameter delay bound to: 3'b000 
	Parameter END_ADDR bound to: 23 - type: integer 
WARNING: [Synth 8-5788] Register RAM_reg[20] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[19] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[18] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[17] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[16] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[15] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[14] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[13] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[12] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[11] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[10] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[9] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[8] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[7] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[6] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[5] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[4] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
WARNING: [Synth 8-5788] Register RAM_reg[0] in module HashMsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:42]
INFO: [Synth 8-256] done synthesizing module 'HashMsgIn' (3#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashIn.v:23]
INFO: [Synth 8-638] synthesizing module 'core_logic' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:23]
	Parameter delay bound to: 0 - type: integer 
	Parameter InitWaitDelay bound to: 2 - type: integer 
	Parameter SHA1_RESET bound to: 0 - type: integer 
	Parameter SHA1_WAIT bound to: 1 - type: integer 
	Parameter SHA1_INIT bound to: 2 - type: integer 
	Parameter SHA1_W_ROUNDS bound to: 3 - type: integer 
	Parameter SHA1_F0_ROUND1 bound to: 4 - type: integer 
	Parameter SHA1_F0_ROUND2 bound to: 5 - type: integer 
	Parameter SHA1_F0_ROUND3 bound to: 6 - type: integer 
	Parameter SHA1_F0_ROUND4 bound to: 7 - type: integer 
	Parameter SHA1_F1_ROUND1 bound to: 8 - type: integer 
	Parameter SHA1_F1_ROUND2 bound to: 9 - type: integer 
	Parameter SHA1_F1_ROUND3 bound to: 10 - type: integer 
	Parameter SHA1_F1_ROUND4 bound to: 11 - type: integer 
	Parameter SHA1_F2_ROUND1 bound to: 12 - type: integer 
	Parameter SHA1_F2_ROUND2 bound to: 13 - type: integer 
	Parameter SHA1_F2_ROUND3 bound to: 14 - type: integer 
	Parameter SHA1_F2_ROUND4 bound to: 15 - type: integer 
	Parameter SHA1_F3_ROUND1 bound to: 16 - type: integer 
	Parameter SHA1_F3_ROUND2 bound to: 17 - type: integer 
	Parameter SHA1_F3_ROUND3 bound to: 18 - type: integer 
	Parameter SHA1_F3_ROUND4 bound to: 19 - type: integer 
	Parameter SHA1_DIGEST bound to: 20 - type: integer 
	Parameter SHA1_DIGEST_DONE bound to: 21 - type: integer 
	Parameter SHA1_IDLE bound to: 22 - type: integer 
	Parameter SHA1_WAIT2 bound to: 23 - type: integer 
	Parameter SHA1_WAIT3 bound to: 24 - type: integer 
	Parameter SHA1_WAIT4 bound to: 25 - type: integer 
	Parameter SHA1_WAIT5 bound to: 26 - type: integer 
	Parameter SHA1_WAIT6 bound to: 27 - type: integer 
	Parameter SHA1_WAIT7 bound to: 28 - type: integer 
	Parameter SHA1_WAIT8 bound to: 29 - type: integer 
	Parameter SHA1_WAIT9 bound to: 30 - type: integer 
	Parameter SHA1_WAIT10 bound to: 31 - type: integer 
WARNING: [Synth 8-567] referenced signal 'initialHashIn' should be on the sensitivity list [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:90]
WARNING: [Synth 8-567] referenced signal 'msgIn' should be on the sensitivity list [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:90]
INFO: [Synth 8-256] done synthesizing module 'core_logic' (4#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:23]
INFO: [Synth 8-638] synthesizing module 'HashOut' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashOut.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter HASH_READ bound to: 1 - type: integer 
	Parameter HASH_OUT0 bound to: 2 - type: integer 
	Parameter HASH_OUT1 bound to: 3 - type: integer 
	Parameter HASH_OUT2 bound to: 4 - type: integer 
	Parameter HASH_OUT3 bound to: 5 - type: integer 
	Parameter HASH_OUT4 bound to: 6 - type: integer 
	Parameter HASH_OUT_DONE bound to: 7 - type: integer 
WARNING: [Synth 8-5788] Register temp_reg in module HashOut is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashOut.v:51]
WARNING: [Synth 8-5788] Register hash_out_reg in module HashOut is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashOut.v:54]
INFO: [Synth 8-256] done synthesizing module 'HashOut' (5#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/HashOut.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/top.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 403.797 ; gain = 194.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 403.797 ; gain = 194.344
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'B0' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/top.v:42]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.runs/synth_1/.Xil/Vivado-6832-LAPTOP-L1N8U9P6/dcp/blk_mem_gen_0_in_context.xdc] for cell 'B0'
Finished Parsing XDC File [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.runs/synth_1/.Xil/Vivado-6832-LAPTOP-L1N8U9P6/dcp/blk_mem_gen_0_in_context.xdc] for cell 'B0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 715.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 718.695 ; gain = 509.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 718.695 ; gain = 509.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 718.695 ; gain = 509.242
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "RAM_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hashO" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'core_logic'
INFO: [Synth 8-5546] ROM "k" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hash" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digestDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digest" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'count_reg' in module 'HashOut'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'digestDone_reg' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:100]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SHA1_RESET |  0000000000000000000000000000001 |                           000000
               SHA1_WAIT |  0000000000000000000000000000010 |                           000001
               SHA1_INIT |  0000000000000000000000000000100 |                           000010
           SHA1_W_ROUNDS |  0000000000000000000000000001000 |                           000011
          SHA1_F0_ROUND1 |  0000000000000000000000000010000 |                           000100
          SHA1_F0_ROUND2 |  0000000000000000000000000100000 |                           000101
              SHA1_WAIT2 |  0000000000000000000000001000000 |                           010111
          SHA1_F0_ROUND3 |  0000000000000000000000010000000 |                           000110
          SHA1_F0_ROUND4 |  0000000000000000000000100000000 |                           000111
              SHA1_WAIT3 |  0000000000000000000001000000000 |                           011000
              SHA1_WAIT4 |  0000000000000000000010000000000 |                           011001
          SHA1_F1_ROUND1 |  0000000000000000000100000000000 |                           001000
          SHA1_F1_ROUND2 |  0000000000000000001000000000000 |                           001001
              SHA1_WAIT5 |  0000000000000000010000000000000 |                           011010
          SHA1_F1_ROUND3 |  0000000000000000100000000000000 |                           001010
          SHA1_F1_ROUND4 |  0000000000000001000000000000000 |                           001011
              SHA1_WAIT6 |  0000000000000010000000000000000 |                           011011
          SHA1_F2_ROUND1 |  0000000000000100000000000000000 |                           001100
          SHA1_F2_ROUND2 |  0000000000001000000000000000000 |                           001101
              SHA1_WAIT7 |  0000000000010000000000000000000 |                           011100
          SHA1_F2_ROUND3 |  0000000000100000000000000000000 |                           001110
          SHA1_F2_ROUND4 |  0000000001000000000000000000000 |                           001111
              SHA1_WAIT8 |  0000000010000000000000000000000 |                           011101
          SHA1_F3_ROUND1 |  0000000100000000000000000000000 |                           010000
          SHA1_F3_ROUND2 |  0000001000000000000000000000000 |                           010001
              SHA1_WAIT9 |  0000010000000000000000000000000 |                           011110
          SHA1_F3_ROUND3 |  0000100000000000000000000000000 |                           010010
          SHA1_F3_ROUND4 |  0001000000000000000000000000000 |                           010011
             SHA1_WAIT10 |  0010000000000000000000000000000 |                           011111
             SHA1_DIGEST |  0100000000000000000000000000000 |                           010100
        SHA1_DIGEST_DONE |  1000000000000000000000000000000 |                           010101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'core_logic'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'digest_reg' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:843]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[4]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:835]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:835]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:835]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:835]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:835]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[4]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[75]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[75]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[75]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[75]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[75]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[75]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[76]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[77]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[78]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[79]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[70]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[70]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[70]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[70]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[70]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[70]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[72]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[71]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[73]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[11]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[5]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[8]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[13]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[10]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[7]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[4]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[15]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[12]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[9]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[6]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[14]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[74]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[65]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[65]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[65]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[65]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[66]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[65]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[65]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[67]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[69]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[68]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[61]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[63]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[62]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[64]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[55]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[55]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[55]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[55]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[55]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[55]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[57]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[56]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[58]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[59]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[50]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[50]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[50]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[50]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[51]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[50]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[50]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[53]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[52]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[54]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[45]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[45]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
                 iSTATE6 |                              110 |                             0110
*
                 iSTATE5 |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'count_reg' using encoding 'sequential' in module 'HashOut'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 718.695 ; gain = 509.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |core_logic__GB0 |           1|     31056|
|2     |core_logic__GB1 |           1|      7593|
|3     |core_logic__GB2 |           1|      8227|
|4     |core_logic__GB3 |           1|     11840|
|5     |top__GC0        |           1|      3587|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 80    
	   2 Input     32 Bit       Adders := 6     
+---XORs : 
	   3 Input     32 Bit         XORs := 40    
	   4 Input     32 Bit         XORs := 64    
+---Registers : 
	              512 Bit    Registers := 1     
	              160 Bit    Registers := 2     
	               32 Bit    Registers := 22    
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  31 Input     31 Bit        Muxes := 1     
	  31 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 28    
	   8 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module core_logic 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 80    
	   2 Input     32 Bit       Adders := 5     
+---XORs : 
	   3 Input     32 Bit         XORs := 40    
	   4 Input     32 Bit         XORs := 64    
+---Muxes : 
	  31 Input     31 Bit        Muxes := 1     
	  31 Input      6 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module HashMsgIn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 21    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 22    
Module HashOut 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "HM1/hashO" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HM1/RAM_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][24]' (LD) to 'SHA1i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][25]' (LD) to 'SHA1i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][26]' (LD) to 'SHA1i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][27]' (LD) to 'SHA1i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][29]' (LD) to 'SHA1i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][30]' (LD) to 'SHA1i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][31]' (LD) to 'SHA1i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][19]' (LD) to 'SHA1i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][20]' (LD) to 'SHA1i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][21]' (LD) to 'SHA1i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][22]' (LD) to 'SHA1i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][0]' (LD) to 'SHA1i_0/k_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][2]' (LD) to 'SHA1i_0/k_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][3]' (LD) to 'SHA1i_0/k_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][4]' (LD) to 'SHA1i_0/k_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][5]' (LD) to 'SHA1i_0/k_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][7]' (LD) to 'SHA1i_0/k_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][8]' (LD) to 'SHA1i_0/k_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][9]' (LD) to 'SHA1i_0/k_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][10]' (LD) to 'SHA1i_0/k_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][11]' (LD) to 'SHA1i_0/k_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][12]' (LD) to 'SHA1i_0/k_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][13]' (LD) to 'SHA1i_0/k_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][14]' (LD) to 'SHA1i_0/k_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][15]' (LD) to 'SHA1i_0/k_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][16]' (LD) to 'SHA1i_0/k_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][17]' (LD) to 'SHA1i_0/k_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][18]' (LD) to 'SHA1i_0/k_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][23]' (LD) to 'SHA1i_0/k_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'SHA1i_0/k_reg[2][28]' (LD) to 'SHA1i_0/k_reg[2][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SHA1i_0/\k_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SHA1i_0/\k_reg[2][6] )
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][0]' (LD) to 'SHA1i_1/k_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][1]' (LD) to 'SHA1i_1/k_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][2]' (LD) to 'SHA1i_1/k_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][3]' (LD) to 'SHA1i_1/k_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][4]' (LD) to 'SHA1i_1/k_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][5]' (LD) to 'SHA1i_1/k_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][6]' (LD) to 'SHA1i_1/k_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][7]' (LD) to 'SHA1i_1/k_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][8]' (LD) to 'SHA1i_1/k_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][9]' (LD) to 'SHA1i_1/k_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][10]' (LD) to 'SHA1i_1/k_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][11]' (LD) to 'SHA1i_1/k_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][12]' (LD) to 'SHA1i_1/k_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][13]' (LD) to 'SHA1i_1/k_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][14]' (LD) to 'SHA1i_1/k_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][15]' (LD) to 'SHA1i_1/k_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][16]' (LD) to 'SHA1i_1/k_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][17]' (LD) to 'SHA1i_1/k_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][18]' (LD) to 'SHA1i_1/k_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][19]' (LD) to 'SHA1i_1/k_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][20]' (LD) to 'SHA1i_1/k_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][21]' (LD) to 'SHA1i_1/k_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][22]' (LD) to 'SHA1i_1/k_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][23]' (LD) to 'SHA1i_1/k_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][24]' (LD) to 'SHA1i_1/k_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][25]' (LD) to 'SHA1i_1/k_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][26]' (LD) to 'SHA1i_1/k_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][27]' (LD) to 'SHA1i_1/k_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][28]' (LD) to 'SHA1i_1/k_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'SHA1i_1/k_reg[1][29]' (LD) to 'SHA1i_1/k_reg[1][30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SHA1i_1/\k_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SHA1i_1/\k_reg[1][31] )
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][0]' (LD) to 'SHA1i_2/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][1]' (LD) to 'SHA1i_2/k_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][2]' (LD) to 'SHA1i_2/k_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][3]' (LD) to 'SHA1i_2/k_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][4]' (LD) to 'SHA1i_2/k_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][5]' (LD) to 'SHA1i_2/k_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][6]' (LD) to 'SHA1i_2/k_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][7]' (LD) to 'SHA1i_2/k_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][8]' (LD) to 'SHA1i_2/k_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][9]' (LD) to 'SHA1i_2/k_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][10]' (LD) to 'SHA1i_2/k_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][11]' (LD) to 'SHA1i_2/k_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][12]' (LD) to 'SHA1i_2/k_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][13]' (LD) to 'SHA1i_2/k_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][14]' (LD) to 'SHA1i_2/k_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][15]' (LD) to 'SHA1i_2/k_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][16]' (LD) to 'SHA1i_2/k_reg[3][18]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][17]' (LD) to 'SHA1i_2/k_reg[3][21]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][18]' (LD) to 'SHA1i_2/k_reg[3][19]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][19]' (LD) to 'SHA1i_2/k_reg[3][20]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][20]' (LD) to 'SHA1i_2/k_reg[3][23]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][21]' (LD) to 'SHA1i_2/k_reg[3][22]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][22]' (LD) to 'SHA1i_2/k_reg[3][25]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][23]' (LD) to 'SHA1i_2/k_reg[3][24]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][24]' (LD) to 'SHA1i_2/k_reg[3][26]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][25]' (LD) to 'SHA1i_2/k_reg[3][27]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][26]' (LD) to 'SHA1i_2/k_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][27]' (LD) to 'SHA1i_2/k_reg[3][30]'
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][28]' (LD) to 'SHA1i_2/k_reg[3][29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SHA1i_2/\k_reg[3][29] )
INFO: [Synth 8-3886] merging instance 'SHA1i_2/k_reg[3][30]' (LD) to 'SHA1i_2/k_reg[3][31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SHA1i_2/\k_reg[3][31] )
INFO: [Synth 8-3886] merging instance 'SHA1i_3/k_reg[0][0]' (LD) to 'SHA1i_3/k_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'SHA1i_3/k_reg[0][1]' (LD) to 'SHA1i_3/k_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'SHA1i_3/k_reg[0][2]' (LD) to 'SHA1i_3/k_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'SHA1i_3/k_reg[0][3]' (LD) to 'SHA1i_3/k_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'SHA1i_3/k_reg[0][4]' (LD) to 'SHA1i_3/k_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'SHA1i_3/k_reg[0][5]' (LD) to 'SHA1i_3/k_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'SHA1i_3/k_reg[0][6]' (LD) to 'SHA1i_3/k_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'SHA1i_3/k_reg[0][7]' (LD) to 'SHA1i_3/k_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'SHA1i_3/k_reg[0][8]' (LD) to 'SHA1i_3/k_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'SHA1i_3/k_reg[0][9]' (LD) to 'SHA1i_3/k_reg[0][10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SHA1i_3/\k_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SHA1i_3/\k_reg[0][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 940.066 ; gain = 730.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |core_logic__GB0 |           1|     56178|
|2     |core_logic__GB1 |           1|      7084|
|3     |core_logic__GB2 |           1|      7480|
|4     |core_logic__GB3 |           1|     11048|
|5     |top__GC0        |           1|      2056|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 940.066 ; gain = 730.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 940.066 ; gain = 730.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |core_logic__GB0 |           1|     56178|
|2     |core_logic__GB1 |           1|      7084|
|3     |core_logic__GB2 |           1|      7480|
|4     |core_logic__GB3 |           1|     11048|
|5     |top__GC0        |           1|      2056|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 1149.102 ; gain = 939.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:119]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:122]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:119]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:119]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:119]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:117]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:843]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:835]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:117]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:115]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/new/core_logic.v:116]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 1149.102 ; gain = 939.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 1149.102 ; gain = 939.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 1149.102 ; gain = 939.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 1149.102 ; gain = 939.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 1149.102 ; gain = 939.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 1149.102 ; gain = 939.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     2|
|3     |CARRY4        |  1336|
|4     |LUT1          |    70|
|5     |LUT2          |  3973|
|6     |LUT3          |   162|
|7     |LUT4          |  3328|
|8     |LUT5          |  2703|
|9     |LUT6          |  8509|
|10    |FDCE          |   739|
|11    |FDPE          |     1|
|12    |FDRE          |   864|
|13    |LD            |  5632|
|14    |IBUF          |     3|
|15    |OBUF          |    33|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           | 27387|
|2     |  C0     |counter    |   115|
|3     |  HM1    |HashMsgIn  |  1400|
|4     |  HO1    |HashOut    |   267|
|5     |  SHA1   |core_logic | 25535|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 1149.102 ; gain = 939.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 198 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1149.102 ; gain = 575.004
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 1149.102 ; gain = 939.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6971 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'core_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5632 instances were transformed.
  LD => LDCE: 5632 instances

INFO: [Common 17-83] Releasing license: Synthesis
209 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 1149.102 ; gain = 894.102
INFO: [Common 17-1381] The checkpoint 'C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1149.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 08:16:08 2017...
