
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/621.wrf_s-6673B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3558461 heartbeat IPC: 2.8102 cumulative IPC: 2.8102 (Simulation time: 0 hr 29 min 51 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3558461 (Simulation time: 0 hr 29 min 51 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 14332111 heartbeat IPC: 0.928191 cumulative IPC: 0.928191 (Simulation time: 0 hr 46 min 48 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 22743937 heartbeat IPC: 1.1888 cumulative IPC: 1.04246 (Simulation time: 1 hr 4 min 29 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 35447667 heartbeat IPC: 0.787171 cumulative IPC: 0.940757 (Simulation time: 1 hr 27 min 45 sec) 
