{"design__instance__count": 7397, "design__instance__area": 395236, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 154, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 10, "power__internal__total": 0.0017969516338780522, "power__switching__total": 0.00026971084298565984, "power__leakage__total": 3.810424459516071e-05, "power__total": 0.0021047666668891907, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4473528341052529, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.4473528341052529, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.37803716782542496, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.150711891676869, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 166, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 15, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6822129720904356, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.6822129720904356, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9985323961422413, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.9206627942826622, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 71, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 10, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.304470901553302, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.304470901553302, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.13179613329293602, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.816161827889003, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 201, "design__max_fanout_violation__count": 5, "design__max_cap_violation__count": 22, "clock__skew__worst_hold": -0.2822488433973758, "clock__skew__worst_setup": -0.7429517211732526, "timing__hold__ws": 0.1256229600345235, "timing__setup__ws": 1.8576163355555928, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 750.0 1250.0", "design__core__bbox": "5.52 10.88 744.28 1237.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 150, "design__die__area": 937500, "design__core__area": 906252, "design__instance__count__stdcell": 7395, "design__instance__area__stdcell": 13810.7, "design__instance__count__macros": 2, "design__instance__area__macros": 381425, "design__instance__utilization": 0.436122, "design__instance__utilization__stdcell": 0.0263149, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 148, "design__io__hpwl": 39065608, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75577.4, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 33, "antenna__violating__nets": 12, "antenna__violating__pins": 13, "route__antenna_violation__count": 12, "route__net": 760, "route__net__special": 2, "route__drc_errors__iter:1": 258, "route__wirelength__iter:1": 95898, "route__drc_errors__iter:2": 106, "route__wirelength__iter:2": 95791, "route__drc_errors__iter:3": 52, "route__wirelength__iter:3": 95785, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 95774, "route__drc_errors": 0, "route__wirelength": 95774, "route__vias": 4171, "route__vias__singlecut": 4171, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1569.82, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 146, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 9, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4091935794912492, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.4091935794912492, "timing__hold__ws__corner:min_tt_025C_1v80": 0.36827486547149674, "timing__setup__ws__corner:min_tt_025C_1v80": 4.291315868562469, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 166, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 10, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.6310692147470041, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.6310692147470041, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9865499807431811, "timing__setup__ws__corner:min_ss_100C_1v60": 2.166826779335063, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 26, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 9, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2822488433973758, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.2822488433973758, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1256229600345235, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.972128627334646, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 159, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 11, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.48664795792787524, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.48664795792787524, "timing__hold__ws__corner:max_tt_025C_1v80": 0.38730963976703525, "timing__setup__ws__corner:max_tt_025C_1v80": 4.1057522988001045, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 201, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 22, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.7429517211732526, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.7429517211732526, "timing__hold__ws__corner:max_ss_100C_1v60": 1.009984124920522, "timing__setup__ws__corner:max_ss_100C_1v60": 1.8576163355555928, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 92, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 11, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.33079251385475106, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.33079251385475106, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1377129560477125, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.720625801650435, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 88, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000249291, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 1.97145e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "ir__voltage__worst": 1.8, "ir__drop__avg": 2.08e-06, "ir__drop__worst": 0.000249, "magic__drc_error__count": 5666674, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}