src/base/io/ioWriteVerilog.d src/base/io/ioWriteVerilog.o: src/base/io/ioWriteVerilog.c src/base/io/ioAbc.h \
 /home/ultracold/Working/abc_glift/src/base/abc/abc.h \
 /home/ultracold/Working/abc_glift/src/misc/vec/vec.h \
 /home/ultracold/Working/abc_glift/src/misc/util/abc_global.h \
 /home/ultracold/Working/abc_glift/src/misc/vec/vecInt.h \
 /home/ultracold/Working/abc_glift/src/misc/vec/vecFlt.h \
 /home/ultracold/Working/abc_glift/src/misc/vec/vecStr.h \
 /home/ultracold/Working/abc_glift/src/misc/vec/vecPtr.h \
 /home/ultracold/Working/abc_glift/src/misc/vec/vecVec.h \
 /home/ultracold/Working/abc_glift/src/misc/vec/vecAtt.h \
 /home/ultracold/Working/abc_glift/src/misc/vec/vecWrd.h \
 /home/ultracold/Working/abc_glift/src/misc/vec/vecBit.h \
 /home/ultracold/Working/abc_glift/src/aig/hop/hop.h \
 /home/ultracold/Working/abc_glift/src/aig/gia/gia.h \
 /home/ultracold/Working/abc_glift/src/misc/util/utilCex.h \
 /home/ultracold/Working/abc_glift/src/misc/st/st.h \
 /home/ultracold/Working/abc_glift/src/misc/st/stmm.h \
 /home/ultracold/Working/abc_glift/src/misc/nm/nm.h \
 /home/ultracold/Working/abc_glift/src/misc/mem/mem.h \
 /home/ultracold/Working/abc_glift/src/misc/extra/extra.h \
 /home/ultracold/Working/abc_glift/src/base/main/main.h \
 /home/ultracold/Working/abc_glift/src/base/cmd/cmd.h \
 /home/ultracold/Working/abc_glift/src/base/io/ioAbc.h \
 /home/ultracold/Working/abc_glift/src/map/mio/mio.h
