TimeQuest Timing Analyzer report for riscv-CCMM
Sun Jul 09 09:47:12 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 29. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; riscv-CCMM                                          ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX150DF31C7                                     ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 97.71 MHz ; 97.71 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 44.883 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.351 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.143 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.984 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.728 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.883 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 5.050      ;
; 45.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 4.880      ;
; 45.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 4.774      ;
; 45.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 4.730      ;
; 45.195 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 4.735      ;
; 45.725 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 4.203      ;
; 45.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 4.083      ;
; 46.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 3.857      ;
; 46.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 3.839      ;
; 46.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.714      ;
; 46.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 3.686      ;
; 46.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 3.569      ;
; 46.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 2.954      ;
; 47.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 2.843      ;
; 47.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 2.636      ;
; 47.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 2.208      ;
; 48.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 1.388      ;
; 94.678 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.364     ; 4.956      ;
; 94.858 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.364     ; 4.776      ;
; 94.907 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.364     ; 4.727      ;
; 94.980 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.349     ; 4.669      ;
; 95.029 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 4.610      ;
; 95.084 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.353     ; 4.561      ;
; 95.090 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 4.549      ;
; 95.091 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 4.548      ;
; 95.099 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 4.540      ;
; 95.162 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.349     ; 4.487      ;
; 95.165 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 4.464      ;
; 95.168 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.355     ; 4.475      ;
; 95.181 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.364     ; 4.453      ;
; 95.194 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.349     ; 4.455      ;
; 95.200 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.428      ;
; 95.202 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 4.427      ;
; 95.203 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.349     ; 4.446      ;
; 95.230 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.371     ; 4.397      ;
; 95.233 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.395      ;
; 95.246 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.382      ;
; 95.262 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.366      ;
; 95.266 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.362      ;
; 95.315 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 4.314      ;
; 95.319 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.309      ;
; 95.334 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.294      ;
; 95.376 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.252      ;
; 95.376 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.371     ; 4.251      ;
; 95.381 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.371     ; 4.246      ;
; 95.384 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.244      ;
; 95.387 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.241      ;
; 95.390 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.371     ; 4.237      ;
; 95.507 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.121      ;
; 95.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 4.694      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 4.680      ;
; 95.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 4.673      ;
; 95.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.310      ;
; 95.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.310      ;
; 95.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.310      ;
; 95.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.310      ;
; 95.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.310      ;
; 95.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.283      ;
; 95.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.283      ;
; 95.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.283      ;
; 95.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.283      ;
; 95.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.283      ;
; 95.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.283      ;
; 95.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.132      ;
; 95.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.132      ;
; 95.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.132      ;
; 95.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.132      ;
; 95.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.132      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.105      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.105      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.105      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.105      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.105      ;
; 95.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.105      ;
; 95.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.050      ;
; 95.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.050      ;
; 95.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.050      ;
; 95.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.050      ;
; 95.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.050      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.010      ;
; 95.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 4.314      ;
; 95.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 4.300      ;
; 95.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 4.293      ;
; 95.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.954      ;
; 95.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.954      ;
; 95.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.954      ;
; 95.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.954      ;
; 96.011 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.885      ;
; 96.011 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.885      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.351 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 0.950      ;
; 0.372 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 0.970      ;
; 0.383 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 0.981      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.412 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.011      ;
; 0.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.688      ;
; 0.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.689      ;
; 0.415 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 1.013      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.016      ;
; 0.418 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.419 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.019      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.695      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.697      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.698      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.698      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.701      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.701      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.705      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.704      ;
; 0.432 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.025      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.707      ;
; 0.433 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.026      ;
; 0.435 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.035      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.711      ;
; 0.439 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.440 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.715      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.715      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.716      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.719      ;
; 0.444 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.043      ;
; 0.446 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.045      ;
; 0.447 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.046      ;
; 0.449 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.049      ;
; 0.450 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.049      ;
; 0.450 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.049      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.728      ;
; 0.454 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.047      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.729      ;
; 0.455 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.054      ;
; 0.459 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.052      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.734      ;
; 0.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.735      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.741      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.744      ;
; 0.469 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.378      ; 1.069      ;
; 0.472 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.065      ;
; 0.474 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.073      ;
; 0.477 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.076      ;
; 0.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.819      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.825      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.826      ;
; 0.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.827      ;
; 0.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.827      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.828      ;
; 0.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.840      ;
; 0.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.846      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.847      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.859      ;
; 0.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.868      ;
; 0.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.868      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.869      ;
; 0.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.870      ;
; 0.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.871      ;
; 0.599 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.876      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.875      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.877      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 1.783      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.422      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.422      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.422      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.422      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.115      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.090      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.090      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.090      ;
; 97.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.090      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.070      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.070      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.051      ;
; 97.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.044      ;
; 97.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.044      ;
; 97.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.044      ;
; 97.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.021      ;
; 97.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.021      ;
; 97.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.021      ;
; 98.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.890      ;
; 98.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.890      ;
; 98.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.890      ;
; 98.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.890      ;
; 98.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.890      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.849      ;
; 98.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.796      ;
; 98.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.796      ;
; 98.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.796      ;
; 98.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.796      ;
; 98.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.796      ;
; 98.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.796      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.728      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.728      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.728      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.728      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.728      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.728      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.728      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.728      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.728      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.728      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.728      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.575      ;
; 98.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.399      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.984  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.259      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.182  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.456      ;
; 1.344  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.615      ;
; 1.344  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.615      ;
; 1.344  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.615      ;
; 1.344  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.615      ;
; 1.344  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.615      ;
; 1.344  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.615      ;
; 1.344  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.615      ;
; 1.344  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.615      ;
; 1.344  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.615      ;
; 1.344  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.615      ;
; 1.344  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.615      ;
; 1.400  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.667      ;
; 1.400  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.667      ;
; 1.400  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.667      ;
; 1.400  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.667      ;
; 1.400  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.667      ;
; 1.400  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.667      ;
; 1.429  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.706      ;
; 1.458  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.743      ;
; 1.458  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.743      ;
; 1.458  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.743      ;
; 1.458  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.743      ;
; 1.458  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.743      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.908      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.908      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.908      ;
; 1.643  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.929      ;
; 1.643  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.929      ;
; 1.643  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.929      ;
; 1.663  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.939      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.966      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.966      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.972      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.972      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.972      ;
; 1.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.972      ;
; 1.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.997      ;
; 1.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.219      ;
; 1.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.219      ;
; 1.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.219      ;
; 1.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.219      ;
; 51.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.103      ; 1.657      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.733 ; 49.968       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.733 ; 49.968       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.734 ; 49.969       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.735 ; 49.970       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]               ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]               ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]               ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]               ;
; 49.753 ; 49.973       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]           ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]           ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]           ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]           ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                     ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                    ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                    ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                    ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                    ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                     ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                       ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                 ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                 ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                 ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                 ;
; 49.755 ; 49.975       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                 ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]               ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]               ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]               ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]               ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]               ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]               ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]               ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]               ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]               ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]               ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.295 ; 2.399 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.114 ; 4.195 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.056 ; 0.972 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.251 ; 0.159 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.273 ; 15.963 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.255 ; 13.948 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 104.65 MHz ; 104.65 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.222 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.345 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.320 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.888 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.722 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.222 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 4.707      ;
; 45.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 4.510      ;
; 45.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 4.415      ;
; 45.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 4.399      ;
; 45.578 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 4.348      ;
; 46.083 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 3.841      ;
; 46.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 3.780      ;
; 46.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.521      ;
; 46.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.500      ;
; 46.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 3.422      ;
; 46.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.354      ;
; 46.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 3.245      ;
; 47.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.750      ;
; 47.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 2.645      ;
; 47.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 2.422      ;
; 47.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.034      ;
; 48.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 1.286      ;
; 95.137 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.319     ; 4.543      ;
; 95.335 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.319     ; 4.345      ;
; 95.367 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.319     ; 4.313      ;
; 95.417 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 4.279      ;
; 95.483 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 4.199      ;
; 95.523 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.307     ; 4.169      ;
; 95.533 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 4.153      ;
; 95.535 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 4.151      ;
; 95.541 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 4.145      ;
; 95.592 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 4.104      ;
; 95.601 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.308     ; 4.090      ;
; 95.611 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.319     ; 4.069      ;
; 95.623 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 4.050      ;
; 95.623 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 4.073      ;
; 95.626 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 4.070      ;
; 95.643 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 4.030      ;
; 95.649 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 4.026      ;
; 95.677 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 3.996      ;
; 95.682 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 3.993      ;
; 95.697 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.325     ; 3.977      ;
; 95.704 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.325     ; 3.970      ;
; 95.706 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 3.967      ;
; 95.754 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 3.919      ;
; 95.759 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 3.914      ;
; 95.777 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 3.898      ;
; 95.805 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 3.868      ;
; 95.808 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 3.865      ;
; 95.811 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 3.862      ;
; 95.813 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 3.860      ;
; 95.816 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.326     ; 3.857      ;
; 95.817 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 3.858      ;
; 95.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 4.347      ;
; 95.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 4.336      ;
; 95.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 4.310      ;
; 95.917 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.325     ; 3.757      ;
; 95.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.949      ;
; 95.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.949      ;
; 95.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.949      ;
; 95.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.949      ;
; 95.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.949      ;
; 95.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.927      ;
; 95.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.927      ;
; 95.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.927      ;
; 95.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.927      ;
; 95.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.927      ;
; 95.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.927      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.833      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.833      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.833      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.833      ;
; 96.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.833      ;
; 96.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.811      ;
; 96.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.811      ;
; 96.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.811      ;
; 96.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.811      ;
; 96.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.811      ;
; 96.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.811      ;
; 96.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 3.994      ;
; 96.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 3.983      ;
; 96.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.709      ;
; 96.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.709      ;
; 96.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.709      ;
; 96.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.709      ;
; 96.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.709      ;
; 96.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 3.957      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.669      ;
; 96.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.617      ;
; 96.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.617      ;
; 96.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.617      ;
; 96.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.617      ;
; 96.324 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.578      ;
; 96.324 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.578      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.345 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.352 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 0.883      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.369 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.332      ; 0.902      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.624      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.623      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.625      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.625      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.626      ;
; 0.375 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.332      ; 0.908      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.383 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.638      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.639      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.640      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.641      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.641      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.642      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.642      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.643      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.645      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.644      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.649      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.651      ;
; 0.402 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.654      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.655      ;
; 0.410 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.332      ; 0.943      ;
; 0.414 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.332      ; 0.947      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.667      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.667      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.667      ;
; 0.416 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 0.947      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.668      ;
; 0.419 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.332      ; 0.952      ;
; 0.427 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.326      ; 0.954      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.680      ;
; 0.429 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.326      ; 0.956      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.684      ;
; 0.434 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.332      ; 0.967      ;
; 0.443 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.332      ; 0.976      ;
; 0.444 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.331      ; 0.976      ;
; 0.447 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.332      ; 0.980      ;
; 0.448 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.332      ; 0.981      ;
; 0.448 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 0.979      ;
; 0.449 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.331      ; 0.981      ;
; 0.453 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.326      ; 0.980      ;
; 0.454 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 0.985      ;
; 0.455 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.326      ; 0.982      ;
; 0.467 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.332      ; 1.000      ;
; 0.468 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.326      ; 0.995      ;
; 0.471 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.331      ; 1.003      ;
; 0.473 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.332      ; 1.006      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.744      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.752      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.753      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.754      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.755      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.756      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.759      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.770      ;
; 0.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.772      ;
; 0.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.772      ;
; 0.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.787      ;
; 0.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.549 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 1.602      ;
; 97.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.173      ;
; 97.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.173      ;
; 97.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.173      ;
; 97.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.173      ;
; 98.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.911      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.887      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.887      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.887      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.887      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.879      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.879      ;
; 98.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.858      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.852      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.852      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.852      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.828      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.828      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.828      ;
; 98.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.699      ;
; 98.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.699      ;
; 98.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.699      ;
; 98.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.699      ;
; 98.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.699      ;
; 98.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.682      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.616      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.616      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.616      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.616      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.616      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.616      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.554      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.554      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.554      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.554      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.554      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.554      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.554      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.554      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.554      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.554      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.554      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.435      ;
; 98.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.263      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.888  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.139      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.234  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.482      ;
; 1.234  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.482      ;
; 1.234  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.482      ;
; 1.234  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.482      ;
; 1.234  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.482      ;
; 1.234  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.482      ;
; 1.234  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.482      ;
; 1.234  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.482      ;
; 1.234  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.482      ;
; 1.234  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.482      ;
; 1.234  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.482      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.530      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.530      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.530      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.530      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.530      ;
; 1.283  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.530      ;
; 1.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.553      ;
; 1.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.603      ;
; 1.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.603      ;
; 1.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.603      ;
; 1.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.603      ;
; 1.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.603      ;
; 1.487  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.744      ;
; 1.487  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.744      ;
; 1.487  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.744      ;
; 1.503  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.762      ;
; 1.503  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.762      ;
; 1.503  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.762      ;
; 1.515  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.768      ;
; 1.523  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.784      ;
; 1.523  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.784      ;
; 1.548  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.797      ;
; 1.548  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.797      ;
; 1.548  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.797      ;
; 1.548  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.797      ;
; 1.561  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.822      ;
; 1.786  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.035      ;
; 1.786  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.035      ;
; 1.786  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.035      ;
; 1.786  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.035      ;
; 51.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.083      ; 1.522      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_address_reg0                             ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_address_reg0                             ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_address_reg0                             ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_address_reg0                             ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_address_reg0                             ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_datain_reg0                              ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_datain_reg0                              ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_address_reg0                             ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_datain_reg0                              ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                              ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ;
; 49.726 ; 49.959       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_address_reg0                            ;
; 49.726 ; 49.959       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ;
; 49.727 ; 49.960       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                              ;
; 49.727 ; 49.960       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ;
; 49.728 ; 49.961       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                          ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                          ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                          ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                  ;
; 49.748 ; 49.966       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                  ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                      ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                          ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                           ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                              ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                               ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                               ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                               ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                               ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                  ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                  ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                            ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                            ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                            ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                            ;
; 49.749 ; 49.967       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                            ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                          ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ;
; 49.750 ; 49.968       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.400 ; 2.424 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.164 ; 4.157 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.797 ; 0.743  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.016 ; -0.060 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.114 ; 14.592 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.140 ; 12.622 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.791 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.149 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.393 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.481 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.420 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.791 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 2.510      ;
; 47.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 2.418      ;
; 47.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 2.365      ;
; 47.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 2.363      ;
; 47.954 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 2.344      ;
; 48.216 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.080      ;
; 48.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 2.049      ;
; 48.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 1.892      ;
; 48.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.858      ;
; 48.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.848      ;
; 48.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 1.771      ;
; 48.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 1.695      ;
; 48.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 1.484      ;
; 48.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 1.419      ;
; 48.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 1.315      ;
; 49.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 1.128      ;
; 49.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 0.679      ;
; 97.566 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 2.245      ;
; 97.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 2.446      ;
; 97.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.088      ; 2.451      ;
; 97.659 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 2.152      ;
; 97.679 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 2.132      ;
; 97.721 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 2.107      ;
; 97.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 2.362      ;
; 97.739 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 2.073      ;
; 97.782 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.164     ; 2.041      ;
; 97.785 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 2.034      ;
; 97.785 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 2.034      ;
; 97.790 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 2.029      ;
; 97.813 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.166     ; 2.008      ;
; 97.815 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 2.013      ;
; 97.822 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 1.989      ;
; 97.827 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.978      ;
; 97.832 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 1.996      ;
; 97.837 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.159     ; 1.991      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 2.248      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 2.253      ;
; 97.842 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.963      ;
; 97.845 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.960      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.072      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.072      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.072      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.072      ;
; 97.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.072      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.065      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.065      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.065      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.065      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.065      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.061      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.061      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.061      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.061      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.061      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.061      ;
; 97.862 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 1.942      ;
; 97.863 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.942      ;
; 97.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.051      ;
; 97.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.051      ;
; 97.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.051      ;
; 97.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.051      ;
; 97.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.051      ;
; 97.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.051      ;
; 97.870 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.935      ;
; 97.877 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.928      ;
; 97.880 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.925      ;
; 97.907 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.898      ;
; 97.910 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.895      ;
; 97.915 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.890      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 2.164      ;
; 97.939 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.866      ;
; 97.941 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 1.863      ;
; 97.942 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 1.862      ;
; 97.946 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.859      ;
; 97.946 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                  ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.859      ;
; 97.949 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 1.855      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.064      ; 2.100      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 2.105      ;
; 97.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.951      ;
; 97.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.951      ;
; 97.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.951      ;
; 97.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.951      ;
; 97.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.951      ;
; 98.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.941      ;
; 98.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.941      ;
; 98.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.941      ;
; 98.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.941      ;
; 98.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.941      ;
; 98.002 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                   ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.803      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.931      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.931      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.931      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.931      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.931      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.931      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.931      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.931      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.931      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.931      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.931      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.149 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.438      ;
; 0.158 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.447      ;
; 0.162 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.451      ;
; 0.175 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.316      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.319      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.320      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
; 0.189 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.478      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.320      ;
; 0.190 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.479      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.321      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.321      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.322      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.322      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.324      ;
; 0.192 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.482      ;
; 0.192 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.481      ;
; 0.194 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.327      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.326      ;
; 0.199 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.489      ;
; 0.200 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.487      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.333      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.332      ;
; 0.202 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.489      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.333      ;
; 0.203 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.492      ;
; 0.203 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.492      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.334      ;
; 0.206 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.496      ;
; 0.206 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.495      ;
; 0.206 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.495      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.339      ;
; 0.208 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.497      ;
; 0.208 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.497      ;
; 0.211 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.498      ;
; 0.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.343      ;
; 0.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.345      ;
; 0.214 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.504      ;
; 0.215 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.502      ;
; 0.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.346      ;
; 0.217 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.506      ;
; 0.219 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.508      ;
; 0.221 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.508      ;
; 0.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.375      ;
; 0.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.377      ;
; 0.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.377      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.378      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.378      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.379      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.379      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.384      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.384      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.385      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.386      ;
; 0.256 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.389      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.389      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.388      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.391      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.392      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.395      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 0.901      ;
; 98.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.208      ;
; 98.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.208      ;
; 98.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.208      ;
; 98.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.208      ;
; 98.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.087      ;
; 98.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.060      ;
; 98.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.060      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.042      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.042      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.042      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.042      ;
; 98.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.043      ;
; 98.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.045      ;
; 98.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.045      ;
; 98.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.045      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.033      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.033      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.033      ;
; 98.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.957      ;
; 98.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.957      ;
; 98.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.957      ;
; 98.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.957      ;
; 98.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.957      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.905      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.905      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.905      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.905      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.905      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.905      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.866      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.866      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.866      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.866      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.866      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.866      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.866      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.866      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.866      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.866      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 0.866      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.786      ;
; 99.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.686      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.481  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.612      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.680      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.772      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.772      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.772      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.772      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.772      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.772      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.772      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.772      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.772      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.772      ;
; 0.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.772      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.799      ;
; 0.672  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.800      ;
; 0.672  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.800      ;
; 0.672  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.800      ;
; 0.672  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.800      ;
; 0.672  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.800      ;
; 0.672  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.800      ;
; 0.707  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.843      ;
; 0.707  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.843      ;
; 0.707  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.843      ;
; 0.707  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.843      ;
; 0.707  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.843      ;
; 0.784  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.922      ;
; 0.784  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.922      ;
; 0.784  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.922      ;
; 0.785  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.920      ;
; 0.785  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.920      ;
; 0.785  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.920      ;
; 0.790  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.922      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.927      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.927      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.927      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.927      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.938      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.938      ;
; 0.814  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.953      ;
; 0.925  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.053      ;
; 0.925  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.053      ;
; 0.925  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.053      ;
; 0.925  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.053      ;
; 50.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.403      ; 0.794      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_address_reg0                                  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                        ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_address_reg0                                  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                        ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                                  ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                        ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_address_reg0                                  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                        ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_address_reg0                                  ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                        ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_address_reg0                                 ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_we_reg                                       ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_datain_reg0                                   ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_datain_reg0                                   ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_address_reg0                                  ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                        ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                                   ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                                   ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_datain_reg0                                   ;
; 49.424 ; 49.654       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a11~portb_datain_reg0                                  ;
; 49.424 ; 49.654       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ;
; 49.438 ; 49.654       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                               ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                               ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                   ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                   ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                     ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                       ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                 ;
; 49.480 ; 49.664       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                 ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                     ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                    ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                           ;
; 49.481 ; 49.665       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                           ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.482 ; 49.666       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.838 ; 1.283 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 1.611 ; 2.071 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.696 ; 0.316 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.446 ; 0.077 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.264 ; 8.815 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.208 ; 7.758 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 44.883 ; 0.149 ; 48.143   ; 0.481   ; 49.420              ;
;  altera_reserved_tck ; 44.883 ; 0.149 ; 48.143   ; 0.481   ; 49.420              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.400 ; 2.424 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.164 ; 4.195 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.056 ; 0.972 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.446 ; 0.159 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.273 ; 15.963 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.208 ; 7.758 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; BUTTON              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1993     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1993     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 68    ; 68   ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Jul 09 09:46:45 2017
Info: Command: quartus_sta riscv-CCMM -c riscv-CCMM
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv-CCMM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_50|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 44.883
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    44.883               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.351               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.143               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.984               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.728               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_50|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 45.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    45.222               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.320               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.888               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.722               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_50|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 47.791
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.791               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.393               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.481               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.420
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.420               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 946 megabytes
    Info: Processing ended: Sun Jul 09 09:47:12 2017
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:13


