Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 28 18:08:57 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (227)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (227)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[20].reg1/d/Q_reg_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/FSM_onehot_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    978.019        0.000                      0                 3357        0.040        0.000                      0                 3357      499.500        0.000                       0                  1310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin           978.019        0.000                      0                 3357        0.040        0.000                      0                 3357      499.500        0.000                       0                  1310  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      978.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             978.019ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            buf_reg_3/genblk1[6].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.862ns  (logic 3.300ns (15.095%)  route 18.562ns (84.905%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 1004.893 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.862 r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.973     6.835    control_unit/mainDecoder/blt
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.959 r  control_unit/mainDecoder/register[1][31]_i_17/O
                         net (fo=6, routed)           1.023     7.983    control_unit/mainDecoder/register[1][31]_i_17_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  control_unit/mainDecoder/Q_i_7__37/O
                         net (fo=1, routed)           1.234     9.340    buf_reg_3/genblk1[13].reg1/d/Q_reg_92
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  buf_reg_3/genblk1[13].reg1/d/Q_i_4__44/O
                         net (fo=79, routed)          1.655    11.120    buf_reg_3/genblk1[13].reg1/d/Q_reg_5
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.244 r  buf_reg_3/genblk1[13].reg1/d/Q_i_5__37/O
                         net (fo=4, routed)           0.676    11.920    control_unit/mainDecoder/Q_reg_122
    SLICE_X17Y22         LUT2 (Prop_lut2_I1_O)        0.152    12.072 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.924    12.996    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.322 f  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=1, routed)           0.549    13.871    control_unit/mainDecoder/Q_i_9__4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.995 f  control_unit/mainDecoder/Q_i_6__29/O
                         net (fo=2, routed)           0.413    14.408    control_unit/mainDecoder/Q_i_6__29_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.532 f  control_unit/mainDecoder/Q_i_7__30/O
                         net (fo=1, routed)           0.658    15.190    control_unit/mainDecoder/Q_i_7__30_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.314 f  control_unit/mainDecoder/Q_i_6__28/O
                         net (fo=2, routed)           0.973    16.287    buf_reg_3/genblk1[13].reg1/d/Q_i_5__27_1
    SLICE_X16Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.411 f  buf_reg_3/genblk1[13].reg1/d/Q_i_8__9/O
                         net (fo=1, routed)           0.982    17.393    buf_reg_3/genblk1[13].reg1/d/Q_i_8__9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    17.517 f  buf_reg_3/genblk1[13].reg1/d/Q_i_5__27/O
                         net (fo=2, routed)           0.580    18.097    control_unit/mainDecoder/Q_reg_112
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.221 r  control_unit/mainDecoder/Q_i_4__28/O
                         net (fo=2, routed)           0.605    18.826    control_unit/mainDecoder/Q_reg_17
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.950 f  control_unit/mainDecoder/Q_i_4__26/O
                         net (fo=4, routed)           0.653    19.603    control_unit/mainDecoder/Q_reg_7
    SLICE_X13Y28         LUT6 (Prop_lut6_I4_O)        0.124    19.727 f  control_unit/mainDecoder/Q_i_3__2/O
                         net (fo=2, routed)           1.014    20.741    control_unit/mainDecoder/Q_reg_12
    SLICE_X16Y25         LUT6 (Prop_lut6_I0_O)        0.124    20.865 r  control_unit/mainDecoder/register[1][31]_i_9/O
                         net (fo=4, routed)           0.662    21.527    control_unit/mainDecoder/register[1][31]_i_9_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.118    21.645 r  control_unit/mainDecoder/register[1][30]_i_3/O
                         net (fo=1, routed)           0.298    21.943    control_unit/mainDecoder/register[1][30]_i_3_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.326    22.269 r  control_unit/mainDecoder/register[1][30]_i_1/O
                         net (fo=35, routed)          1.266    23.534    control_unit/mainDecoder/D[30]
    SLICE_X20Y26         LUT6 (Prop_lut6_I3_O)        0.124    23.658 r  control_unit/mainDecoder/Q_i_4__23/O
                         net (fo=33, routed)          2.642    26.301    control_unit/mainDecoder/PC1_reg[31]
    SLICE_X17Y17         LUT6 (Prop_lut6_I2_O)        0.124    26.425 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=2, routed)           0.781    27.206    buf_reg_3/genblk1[6].reg1/d/ReadData[0]
    SLICE_X13Y18         FDRE                                         r  buf_reg_3/genblk1[6].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.500  1004.893    buf_reg_3/genblk1[6].reg1/d/clk_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  buf_reg_3/genblk1[6].reg1/d/Q_reg/C
                         clock pessimism              0.425  1005.318    
                         clock uncertainty           -0.035  1005.282    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)       -0.058  1005.224    buf_reg_3/genblk1[6].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                       1005.224    
                         arrival time                         -27.206    
  -------------------------------------------------------------------
                         slack                                978.019    

Slack (MET) :             978.191ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            mem/ram/RAM_reg_bram_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.217ns  (logic 3.300ns (15.554%)  route 17.917ns (84.446%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 1004.939 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.862 r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.973     6.835    control_unit/mainDecoder/blt
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.959 r  control_unit/mainDecoder/register[1][31]_i_17/O
                         net (fo=6, routed)           1.023     7.983    control_unit/mainDecoder/register[1][31]_i_17_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  control_unit/mainDecoder/Q_i_7__37/O
                         net (fo=1, routed)           1.234     9.340    buf_reg_3/genblk1[13].reg1/d/Q_reg_92
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  buf_reg_3/genblk1[13].reg1/d/Q_i_4__44/O
                         net (fo=79, routed)          1.655    11.120    buf_reg_3/genblk1[13].reg1/d/Q_reg_5
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.244 r  buf_reg_3/genblk1[13].reg1/d/Q_i_5__37/O
                         net (fo=4, routed)           0.676    11.920    control_unit/mainDecoder/Q_reg_122
    SLICE_X17Y22         LUT2 (Prop_lut2_I1_O)        0.152    12.072 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.924    12.996    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.322 f  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=1, routed)           0.549    13.871    control_unit/mainDecoder/Q_i_9__4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.995 f  control_unit/mainDecoder/Q_i_6__29/O
                         net (fo=2, routed)           0.413    14.408    control_unit/mainDecoder/Q_i_6__29_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.532 f  control_unit/mainDecoder/Q_i_7__30/O
                         net (fo=1, routed)           0.658    15.190    control_unit/mainDecoder/Q_i_7__30_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.314 f  control_unit/mainDecoder/Q_i_6__28/O
                         net (fo=2, routed)           0.973    16.287    buf_reg_3/genblk1[13].reg1/d/Q_i_5__27_1
    SLICE_X16Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.411 f  buf_reg_3/genblk1[13].reg1/d/Q_i_8__9/O
                         net (fo=1, routed)           0.982    17.393    buf_reg_3/genblk1[13].reg1/d/Q_i_8__9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    17.517 f  buf_reg_3/genblk1[13].reg1/d/Q_i_5__27/O
                         net (fo=2, routed)           0.580    18.097    control_unit/mainDecoder/Q_reg_112
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.221 r  control_unit/mainDecoder/Q_i_4__28/O
                         net (fo=2, routed)           0.605    18.826    control_unit/mainDecoder/Q_reg_17
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.950 f  control_unit/mainDecoder/Q_i_4__26/O
                         net (fo=4, routed)           0.653    19.603    control_unit/mainDecoder/Q_reg_7
    SLICE_X13Y28         LUT6 (Prop_lut6_I4_O)        0.124    19.727 f  control_unit/mainDecoder/Q_i_3__2/O
                         net (fo=2, routed)           1.014    20.741    control_unit/mainDecoder/Q_reg_12
    SLICE_X16Y25         LUT6 (Prop_lut6_I0_O)        0.124    20.865 r  control_unit/mainDecoder/register[1][31]_i_9/O
                         net (fo=4, routed)           0.662    21.527    control_unit/mainDecoder/register[1][31]_i_9_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.118    21.645 r  control_unit/mainDecoder/register[1][30]_i_3/O
                         net (fo=1, routed)           0.298    21.943    control_unit/mainDecoder/register[1][30]_i_3_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.326    22.269 r  control_unit/mainDecoder/register[1][30]_i_1/O
                         net (fo=35, routed)          0.657    22.926    control_unit/mainDecoder/D[30]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.050 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=18, routed)          2.597    25.647    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I4_O)        0.124    25.771 r  control_unit/mainDecoder/RAM_reg_bram_4_i_2/O
                         net (fo=1, routed)           0.789    26.560    mem/ram/RAM_reg_bram_4_1
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/RAM_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.547  1004.939    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/RAM_reg_bram_4/CLKBWRCLK
                         clock pessimism              0.291  1005.230    
                         clock uncertainty           -0.035  1005.194    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  1004.751    mem/ram/RAM_reg_bram_4
  -------------------------------------------------------------------
                         required time                       1004.751    
                         arrival time                         -26.560    
  -------------------------------------------------------------------
                         slack                                978.191    

Slack (MET) :             978.295ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            buf_reg_3/genblk1[14].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        20.874ns  (logic 3.328ns (15.943%)  route 17.546ns (84.057%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 1004.883 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.862 r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.973     6.835    control_unit/mainDecoder/blt
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.959 r  control_unit/mainDecoder/register[1][31]_i_17/O
                         net (fo=6, routed)           1.023     7.983    control_unit/mainDecoder/register[1][31]_i_17_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  control_unit/mainDecoder/Q_i_7__37/O
                         net (fo=1, routed)           1.234     9.340    buf_reg_3/genblk1[13].reg1/d/Q_reg_92
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  buf_reg_3/genblk1[13].reg1/d/Q_i_4__44/O
                         net (fo=79, routed)          1.655    11.120    buf_reg_3/genblk1[13].reg1/d/Q_reg_5
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.244 r  buf_reg_3/genblk1[13].reg1/d/Q_i_5__37/O
                         net (fo=4, routed)           0.676    11.920    control_unit/mainDecoder/Q_reg_122
    SLICE_X17Y22         LUT2 (Prop_lut2_I1_O)        0.152    12.072 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.924    12.996    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.322 f  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=1, routed)           0.549    13.871    control_unit/mainDecoder/Q_i_9__4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.995 f  control_unit/mainDecoder/Q_i_6__29/O
                         net (fo=2, routed)           0.413    14.408    control_unit/mainDecoder/Q_i_6__29_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.532 f  control_unit/mainDecoder/Q_i_7__30/O
                         net (fo=1, routed)           0.658    15.190    control_unit/mainDecoder/Q_i_7__30_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.314 f  control_unit/mainDecoder/Q_i_6__28/O
                         net (fo=2, routed)           0.973    16.287    buf_reg_3/genblk1[13].reg1/d/Q_i_5__27_1
    SLICE_X16Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.411 f  buf_reg_3/genblk1[13].reg1/d/Q_i_8__9/O
                         net (fo=1, routed)           0.982    17.393    buf_reg_3/genblk1[13].reg1/d/Q_i_8__9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    17.517 f  buf_reg_3/genblk1[13].reg1/d/Q_i_5__27/O
                         net (fo=2, routed)           0.580    18.097    control_unit/mainDecoder/Q_reg_112
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.221 r  control_unit/mainDecoder/Q_i_4__28/O
                         net (fo=2, routed)           0.605    18.826    control_unit/mainDecoder/Q_reg_17
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.950 f  control_unit/mainDecoder/Q_i_4__26/O
                         net (fo=4, routed)           0.653    19.603    control_unit/mainDecoder/Q_reg_7
    SLICE_X13Y28         LUT6 (Prop_lut6_I4_O)        0.124    19.727 f  control_unit/mainDecoder/Q_i_3__2/O
                         net (fo=2, routed)           1.014    20.741    control_unit/mainDecoder/Q_reg_12
    SLICE_X16Y25         LUT6 (Prop_lut6_I0_O)        0.124    20.865 r  control_unit/mainDecoder/register[1][31]_i_9/O
                         net (fo=4, routed)           0.662    21.527    control_unit/mainDecoder/register[1][31]_i_9_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.118    21.645 f  control_unit/mainDecoder/register[1][30]_i_3/O
                         net (fo=1, routed)           0.298    21.943    control_unit/mainDecoder/register[1][30]_i_3_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.326    22.269 f  control_unit/mainDecoder/register[1][30]_i_1/O
                         net (fo=35, routed)          1.266    23.534    control_unit/mainDecoder/D[30]
    SLICE_X20Y26         LUT6 (Prop_lut6_I3_O)        0.124    23.658 f  control_unit/mainDecoder/Q_i_4__23/O
                         net (fo=33, routed)          1.540    25.199    control_unit/mainDecoder/PC1_reg[31]
    SLICE_X15Y18         LUT3 (Prop_lut3_I0_O)        0.152    25.351 r  control_unit/mainDecoder/Q_i_1__124/O
                         net (fo=19, routed)          0.867    26.218    buf_reg_3/genblk1[14].reg1/d/Q_reg_3
    SLICE_X16Y21         FDRE                                         r  buf_reg_3/genblk1[14].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.491  1004.883    buf_reg_3/genblk1[14].reg1/d/clk_IBUF_BUFG
    SLICE_X16Y21         FDRE                                         r  buf_reg_3/genblk1[14].reg1/d/Q_reg/C
                         clock pessimism              0.391  1005.275    
                         clock uncertainty           -0.035  1005.239    
    SLICE_X16Y21         FDRE (Setup_fdre_C_R)       -0.726  1004.513    buf_reg_3/genblk1[14].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                       1004.513    
                         arrival time                         -26.218    
  -------------------------------------------------------------------
                         slack                                978.295    

Slack (MET) :             978.300ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PC1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 3.340ns (15.613%)  route 18.052ns (84.387%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 1004.885 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.862 r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.973     6.835    control_unit/mainDecoder/blt
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.959 r  control_unit/mainDecoder/register[1][31]_i_17/O
                         net (fo=6, routed)           1.023     7.983    control_unit/mainDecoder/register[1][31]_i_17_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  control_unit/mainDecoder/Q_i_7__37/O
                         net (fo=1, routed)           1.234     9.340    buf_reg_3/genblk1[13].reg1/d/Q_reg_92
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  buf_reg_3/genblk1[13].reg1/d/Q_i_4__44/O
                         net (fo=79, routed)          1.655    11.120    buf_reg_3/genblk1[13].reg1/d/Q_reg_5
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.244 f  buf_reg_3/genblk1[13].reg1/d/Q_i_5__37/O
                         net (fo=4, routed)           0.676    11.920    control_unit/mainDecoder/Q_reg_122
    SLICE_X17Y22         LUT2 (Prop_lut2_I1_O)        0.152    12.072 f  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.924    12.996    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.322 r  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=1, routed)           0.549    13.871    control_unit/mainDecoder/Q_i_9__4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  control_unit/mainDecoder/Q_i_6__29/O
                         net (fo=2, routed)           0.413    14.408    control_unit/mainDecoder/Q_i_6__29_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.532 r  control_unit/mainDecoder/Q_i_7__30/O
                         net (fo=1, routed)           0.658    15.190    control_unit/mainDecoder/Q_i_7__30_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.314 r  control_unit/mainDecoder/Q_i_6__28/O
                         net (fo=2, routed)           0.973    16.287    buf_reg_3/genblk1[13].reg1/d/Q_i_5__27_1
    SLICE_X16Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.411 r  buf_reg_3/genblk1[13].reg1/d/Q_i_8__9/O
                         net (fo=1, routed)           0.982    17.393    buf_reg_3/genblk1[13].reg1/d/Q_i_8__9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    17.517 r  buf_reg_3/genblk1[13].reg1/d/Q_i_5__27/O
                         net (fo=2, routed)           0.580    18.097    control_unit/mainDecoder/Q_reg_112
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.221 f  control_unit/mainDecoder/Q_i_4__28/O
                         net (fo=2, routed)           0.605    18.826    control_unit/mainDecoder/Q_reg_17
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.950 r  control_unit/mainDecoder/Q_i_4__26/O
                         net (fo=4, routed)           0.667    19.617    control_unit/mainDecoder/Q_reg_7
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    19.741 r  control_unit/mainDecoder/Q_i_4__24/O
                         net (fo=2, routed)           0.587    20.327    buf_reg_3/genblk1[13].reg1/d/Q_reg_53
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.451 f  buf_reg_3/genblk1[13].reg1/d/register[1][29]_i_5/O
                         net (fo=4, routed)           0.998    21.449    buf_reg_3/genblk1[13].reg1/d/Q_reg_10
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.152    21.601 r  buf_reg_3/genblk1[13].reg1/d/Q_i_3__1/O
                         net (fo=3, routed)           0.871    22.472    buf_reg_3/genblk1[13].reg1/d/Q_i_3__1_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.332    22.804 r  buf_reg_3/genblk1[13].reg1/d/Q_i_1__52/O
                         net (fo=3, routed)           0.958    23.762    buf_reg_3/genblk1[13].reg1/d/outp
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124    23.886 r  buf_reg_3/genblk1[13].reg1/d/PC1[31]_i_3/O
                         net (fo=1, routed)           1.068    24.954    control_unit/mainDecoder/PC1_reg[0]
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.124    25.078 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          1.658    26.736    PCWrite
    SLICE_X14Y29         FDRE                                         r  PC1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.493  1004.885    clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  PC1_reg[17]/C
                         clock pessimism              0.391  1005.277    
                         clock uncertainty           -0.035  1005.241    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205  1005.036    PC1_reg[17]
  -------------------------------------------------------------------
                         required time                       1005.036    
                         arrival time                         -26.736    
  -------------------------------------------------------------------
                         slack                                978.300    

Slack (MET) :             978.300ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PC1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 3.340ns (15.613%)  route 18.052ns (84.387%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 1004.885 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.862 r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.973     6.835    control_unit/mainDecoder/blt
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.959 r  control_unit/mainDecoder/register[1][31]_i_17/O
                         net (fo=6, routed)           1.023     7.983    control_unit/mainDecoder/register[1][31]_i_17_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  control_unit/mainDecoder/Q_i_7__37/O
                         net (fo=1, routed)           1.234     9.340    buf_reg_3/genblk1[13].reg1/d/Q_reg_92
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  buf_reg_3/genblk1[13].reg1/d/Q_i_4__44/O
                         net (fo=79, routed)          1.655    11.120    buf_reg_3/genblk1[13].reg1/d/Q_reg_5
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.244 f  buf_reg_3/genblk1[13].reg1/d/Q_i_5__37/O
                         net (fo=4, routed)           0.676    11.920    control_unit/mainDecoder/Q_reg_122
    SLICE_X17Y22         LUT2 (Prop_lut2_I1_O)        0.152    12.072 f  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.924    12.996    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.322 r  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=1, routed)           0.549    13.871    control_unit/mainDecoder/Q_i_9__4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  control_unit/mainDecoder/Q_i_6__29/O
                         net (fo=2, routed)           0.413    14.408    control_unit/mainDecoder/Q_i_6__29_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.532 r  control_unit/mainDecoder/Q_i_7__30/O
                         net (fo=1, routed)           0.658    15.190    control_unit/mainDecoder/Q_i_7__30_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.314 r  control_unit/mainDecoder/Q_i_6__28/O
                         net (fo=2, routed)           0.973    16.287    buf_reg_3/genblk1[13].reg1/d/Q_i_5__27_1
    SLICE_X16Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.411 r  buf_reg_3/genblk1[13].reg1/d/Q_i_8__9/O
                         net (fo=1, routed)           0.982    17.393    buf_reg_3/genblk1[13].reg1/d/Q_i_8__9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    17.517 r  buf_reg_3/genblk1[13].reg1/d/Q_i_5__27/O
                         net (fo=2, routed)           0.580    18.097    control_unit/mainDecoder/Q_reg_112
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.221 f  control_unit/mainDecoder/Q_i_4__28/O
                         net (fo=2, routed)           0.605    18.826    control_unit/mainDecoder/Q_reg_17
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.950 r  control_unit/mainDecoder/Q_i_4__26/O
                         net (fo=4, routed)           0.667    19.617    control_unit/mainDecoder/Q_reg_7
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    19.741 r  control_unit/mainDecoder/Q_i_4__24/O
                         net (fo=2, routed)           0.587    20.327    buf_reg_3/genblk1[13].reg1/d/Q_reg_53
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.451 f  buf_reg_3/genblk1[13].reg1/d/register[1][29]_i_5/O
                         net (fo=4, routed)           0.998    21.449    buf_reg_3/genblk1[13].reg1/d/Q_reg_10
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.152    21.601 r  buf_reg_3/genblk1[13].reg1/d/Q_i_3__1/O
                         net (fo=3, routed)           0.871    22.472    buf_reg_3/genblk1[13].reg1/d/Q_i_3__1_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.332    22.804 r  buf_reg_3/genblk1[13].reg1/d/Q_i_1__52/O
                         net (fo=3, routed)           0.958    23.762    buf_reg_3/genblk1[13].reg1/d/outp
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124    23.886 r  buf_reg_3/genblk1[13].reg1/d/PC1[31]_i_3/O
                         net (fo=1, routed)           1.068    24.954    control_unit/mainDecoder/PC1_reg[0]
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.124    25.078 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          1.658    26.736    PCWrite
    SLICE_X14Y29         FDRE                                         r  PC1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.493  1004.885    clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  PC1_reg[21]/C
                         clock pessimism              0.391  1005.277    
                         clock uncertainty           -0.035  1005.241    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205  1005.036    PC1_reg[21]
  -------------------------------------------------------------------
                         required time                       1005.036    
                         arrival time                         -26.736    
  -------------------------------------------------------------------
                         slack                                978.300    

Slack (MET) :             978.300ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PC1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 3.340ns (15.613%)  route 18.052ns (84.387%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 1004.885 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.862 r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.973     6.835    control_unit/mainDecoder/blt
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.959 r  control_unit/mainDecoder/register[1][31]_i_17/O
                         net (fo=6, routed)           1.023     7.983    control_unit/mainDecoder/register[1][31]_i_17_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  control_unit/mainDecoder/Q_i_7__37/O
                         net (fo=1, routed)           1.234     9.340    buf_reg_3/genblk1[13].reg1/d/Q_reg_92
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  buf_reg_3/genblk1[13].reg1/d/Q_i_4__44/O
                         net (fo=79, routed)          1.655    11.120    buf_reg_3/genblk1[13].reg1/d/Q_reg_5
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.244 f  buf_reg_3/genblk1[13].reg1/d/Q_i_5__37/O
                         net (fo=4, routed)           0.676    11.920    control_unit/mainDecoder/Q_reg_122
    SLICE_X17Y22         LUT2 (Prop_lut2_I1_O)        0.152    12.072 f  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.924    12.996    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.322 r  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=1, routed)           0.549    13.871    control_unit/mainDecoder/Q_i_9__4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  control_unit/mainDecoder/Q_i_6__29/O
                         net (fo=2, routed)           0.413    14.408    control_unit/mainDecoder/Q_i_6__29_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.532 r  control_unit/mainDecoder/Q_i_7__30/O
                         net (fo=1, routed)           0.658    15.190    control_unit/mainDecoder/Q_i_7__30_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.314 r  control_unit/mainDecoder/Q_i_6__28/O
                         net (fo=2, routed)           0.973    16.287    buf_reg_3/genblk1[13].reg1/d/Q_i_5__27_1
    SLICE_X16Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.411 r  buf_reg_3/genblk1[13].reg1/d/Q_i_8__9/O
                         net (fo=1, routed)           0.982    17.393    buf_reg_3/genblk1[13].reg1/d/Q_i_8__9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    17.517 r  buf_reg_3/genblk1[13].reg1/d/Q_i_5__27/O
                         net (fo=2, routed)           0.580    18.097    control_unit/mainDecoder/Q_reg_112
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.221 f  control_unit/mainDecoder/Q_i_4__28/O
                         net (fo=2, routed)           0.605    18.826    control_unit/mainDecoder/Q_reg_17
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.950 r  control_unit/mainDecoder/Q_i_4__26/O
                         net (fo=4, routed)           0.667    19.617    control_unit/mainDecoder/Q_reg_7
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    19.741 r  control_unit/mainDecoder/Q_i_4__24/O
                         net (fo=2, routed)           0.587    20.327    buf_reg_3/genblk1[13].reg1/d/Q_reg_53
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.451 f  buf_reg_3/genblk1[13].reg1/d/register[1][29]_i_5/O
                         net (fo=4, routed)           0.998    21.449    buf_reg_3/genblk1[13].reg1/d/Q_reg_10
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.152    21.601 r  buf_reg_3/genblk1[13].reg1/d/Q_i_3__1/O
                         net (fo=3, routed)           0.871    22.472    buf_reg_3/genblk1[13].reg1/d/Q_i_3__1_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.332    22.804 r  buf_reg_3/genblk1[13].reg1/d/Q_i_1__52/O
                         net (fo=3, routed)           0.958    23.762    buf_reg_3/genblk1[13].reg1/d/outp
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124    23.886 r  buf_reg_3/genblk1[13].reg1/d/PC1[31]_i_3/O
                         net (fo=1, routed)           1.068    24.954    control_unit/mainDecoder/PC1_reg[0]
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.124    25.078 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          1.658    26.736    PCWrite
    SLICE_X14Y29         FDRE                                         r  PC1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.493  1004.885    clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  PC1_reg[22]/C
                         clock pessimism              0.391  1005.277    
                         clock uncertainty           -0.035  1005.241    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205  1005.036    PC1_reg[22]
  -------------------------------------------------------------------
                         required time                       1005.036    
                         arrival time                         -26.736    
  -------------------------------------------------------------------
                         slack                                978.300    

Slack (MET) :             978.300ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PC1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 3.340ns (15.613%)  route 18.052ns (84.387%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 1004.885 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.862 r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.973     6.835    control_unit/mainDecoder/blt
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.959 r  control_unit/mainDecoder/register[1][31]_i_17/O
                         net (fo=6, routed)           1.023     7.983    control_unit/mainDecoder/register[1][31]_i_17_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  control_unit/mainDecoder/Q_i_7__37/O
                         net (fo=1, routed)           1.234     9.340    buf_reg_3/genblk1[13].reg1/d/Q_reg_92
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  buf_reg_3/genblk1[13].reg1/d/Q_i_4__44/O
                         net (fo=79, routed)          1.655    11.120    buf_reg_3/genblk1[13].reg1/d/Q_reg_5
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.244 f  buf_reg_3/genblk1[13].reg1/d/Q_i_5__37/O
                         net (fo=4, routed)           0.676    11.920    control_unit/mainDecoder/Q_reg_122
    SLICE_X17Y22         LUT2 (Prop_lut2_I1_O)        0.152    12.072 f  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.924    12.996    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.322 r  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=1, routed)           0.549    13.871    control_unit/mainDecoder/Q_i_9__4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  control_unit/mainDecoder/Q_i_6__29/O
                         net (fo=2, routed)           0.413    14.408    control_unit/mainDecoder/Q_i_6__29_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.532 r  control_unit/mainDecoder/Q_i_7__30/O
                         net (fo=1, routed)           0.658    15.190    control_unit/mainDecoder/Q_i_7__30_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.314 r  control_unit/mainDecoder/Q_i_6__28/O
                         net (fo=2, routed)           0.973    16.287    buf_reg_3/genblk1[13].reg1/d/Q_i_5__27_1
    SLICE_X16Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.411 r  buf_reg_3/genblk1[13].reg1/d/Q_i_8__9/O
                         net (fo=1, routed)           0.982    17.393    buf_reg_3/genblk1[13].reg1/d/Q_i_8__9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    17.517 r  buf_reg_3/genblk1[13].reg1/d/Q_i_5__27/O
                         net (fo=2, routed)           0.580    18.097    control_unit/mainDecoder/Q_reg_112
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.221 f  control_unit/mainDecoder/Q_i_4__28/O
                         net (fo=2, routed)           0.605    18.826    control_unit/mainDecoder/Q_reg_17
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.950 r  control_unit/mainDecoder/Q_i_4__26/O
                         net (fo=4, routed)           0.667    19.617    control_unit/mainDecoder/Q_reg_7
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    19.741 r  control_unit/mainDecoder/Q_i_4__24/O
                         net (fo=2, routed)           0.587    20.327    buf_reg_3/genblk1[13].reg1/d/Q_reg_53
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.451 f  buf_reg_3/genblk1[13].reg1/d/register[1][29]_i_5/O
                         net (fo=4, routed)           0.998    21.449    buf_reg_3/genblk1[13].reg1/d/Q_reg_10
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.152    21.601 r  buf_reg_3/genblk1[13].reg1/d/Q_i_3__1/O
                         net (fo=3, routed)           0.871    22.472    buf_reg_3/genblk1[13].reg1/d/Q_i_3__1_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.332    22.804 r  buf_reg_3/genblk1[13].reg1/d/Q_i_1__52/O
                         net (fo=3, routed)           0.958    23.762    buf_reg_3/genblk1[13].reg1/d/outp
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124    23.886 r  buf_reg_3/genblk1[13].reg1/d/PC1[31]_i_3/O
                         net (fo=1, routed)           1.068    24.954    control_unit/mainDecoder/PC1_reg[0]
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.124    25.078 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          1.658    26.736    PCWrite
    SLICE_X14Y29         FDRE                                         r  PC1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.493  1004.885    clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  PC1_reg[23]/C
                         clock pessimism              0.391  1005.277    
                         clock uncertainty           -0.035  1005.241    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205  1005.036    PC1_reg[23]
  -------------------------------------------------------------------
                         required time                       1005.036    
                         arrival time                         -26.736    
  -------------------------------------------------------------------
                         slack                                978.300    

Slack (MET) :             978.300ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PC1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 3.340ns (15.613%)  route 18.052ns (84.387%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 1004.885 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.862 r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.973     6.835    control_unit/mainDecoder/blt
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.959 r  control_unit/mainDecoder/register[1][31]_i_17/O
                         net (fo=6, routed)           1.023     7.983    control_unit/mainDecoder/register[1][31]_i_17_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  control_unit/mainDecoder/Q_i_7__37/O
                         net (fo=1, routed)           1.234     9.340    buf_reg_3/genblk1[13].reg1/d/Q_reg_92
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  buf_reg_3/genblk1[13].reg1/d/Q_i_4__44/O
                         net (fo=79, routed)          1.655    11.120    buf_reg_3/genblk1[13].reg1/d/Q_reg_5
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.244 f  buf_reg_3/genblk1[13].reg1/d/Q_i_5__37/O
                         net (fo=4, routed)           0.676    11.920    control_unit/mainDecoder/Q_reg_122
    SLICE_X17Y22         LUT2 (Prop_lut2_I1_O)        0.152    12.072 f  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.924    12.996    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.322 r  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=1, routed)           0.549    13.871    control_unit/mainDecoder/Q_i_9__4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  control_unit/mainDecoder/Q_i_6__29/O
                         net (fo=2, routed)           0.413    14.408    control_unit/mainDecoder/Q_i_6__29_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.532 r  control_unit/mainDecoder/Q_i_7__30/O
                         net (fo=1, routed)           0.658    15.190    control_unit/mainDecoder/Q_i_7__30_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.314 r  control_unit/mainDecoder/Q_i_6__28/O
                         net (fo=2, routed)           0.973    16.287    buf_reg_3/genblk1[13].reg1/d/Q_i_5__27_1
    SLICE_X16Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.411 r  buf_reg_3/genblk1[13].reg1/d/Q_i_8__9/O
                         net (fo=1, routed)           0.982    17.393    buf_reg_3/genblk1[13].reg1/d/Q_i_8__9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    17.517 r  buf_reg_3/genblk1[13].reg1/d/Q_i_5__27/O
                         net (fo=2, routed)           0.580    18.097    control_unit/mainDecoder/Q_reg_112
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.221 f  control_unit/mainDecoder/Q_i_4__28/O
                         net (fo=2, routed)           0.605    18.826    control_unit/mainDecoder/Q_reg_17
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.950 r  control_unit/mainDecoder/Q_i_4__26/O
                         net (fo=4, routed)           0.667    19.617    control_unit/mainDecoder/Q_reg_7
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    19.741 r  control_unit/mainDecoder/Q_i_4__24/O
                         net (fo=2, routed)           0.587    20.327    buf_reg_3/genblk1[13].reg1/d/Q_reg_53
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.451 f  buf_reg_3/genblk1[13].reg1/d/register[1][29]_i_5/O
                         net (fo=4, routed)           0.998    21.449    buf_reg_3/genblk1[13].reg1/d/Q_reg_10
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.152    21.601 r  buf_reg_3/genblk1[13].reg1/d/Q_i_3__1/O
                         net (fo=3, routed)           0.871    22.472    buf_reg_3/genblk1[13].reg1/d/Q_i_3__1_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.332    22.804 r  buf_reg_3/genblk1[13].reg1/d/Q_i_1__52/O
                         net (fo=3, routed)           0.958    23.762    buf_reg_3/genblk1[13].reg1/d/outp
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124    23.886 r  buf_reg_3/genblk1[13].reg1/d/PC1[31]_i_3/O
                         net (fo=1, routed)           1.068    24.954    control_unit/mainDecoder/PC1_reg[0]
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.124    25.078 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          1.658    26.736    PCWrite
    SLICE_X14Y29         FDRE                                         r  PC1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.493  1004.885    clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  PC1_reg[24]/C
                         clock pessimism              0.391  1005.277    
                         clock uncertainty           -0.035  1005.241    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205  1005.036    PC1_reg[24]
  -------------------------------------------------------------------
                         required time                       1005.036    
                         arrival time                         -26.736    
  -------------------------------------------------------------------
                         slack                                978.300    

Slack (MET) :             978.300ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PC1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 3.340ns (15.613%)  route 18.052ns (84.387%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 1004.885 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.862 r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.973     6.835    control_unit/mainDecoder/blt
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.959 r  control_unit/mainDecoder/register[1][31]_i_17/O
                         net (fo=6, routed)           1.023     7.983    control_unit/mainDecoder/register[1][31]_i_17_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  control_unit/mainDecoder/Q_i_7__37/O
                         net (fo=1, routed)           1.234     9.340    buf_reg_3/genblk1[13].reg1/d/Q_reg_92
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  buf_reg_3/genblk1[13].reg1/d/Q_i_4__44/O
                         net (fo=79, routed)          1.655    11.120    buf_reg_3/genblk1[13].reg1/d/Q_reg_5
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.244 f  buf_reg_3/genblk1[13].reg1/d/Q_i_5__37/O
                         net (fo=4, routed)           0.676    11.920    control_unit/mainDecoder/Q_reg_122
    SLICE_X17Y22         LUT2 (Prop_lut2_I1_O)        0.152    12.072 f  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.924    12.996    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.322 r  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=1, routed)           0.549    13.871    control_unit/mainDecoder/Q_i_9__4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  control_unit/mainDecoder/Q_i_6__29/O
                         net (fo=2, routed)           0.413    14.408    control_unit/mainDecoder/Q_i_6__29_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.532 r  control_unit/mainDecoder/Q_i_7__30/O
                         net (fo=1, routed)           0.658    15.190    control_unit/mainDecoder/Q_i_7__30_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.314 r  control_unit/mainDecoder/Q_i_6__28/O
                         net (fo=2, routed)           0.973    16.287    buf_reg_3/genblk1[13].reg1/d/Q_i_5__27_1
    SLICE_X16Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.411 r  buf_reg_3/genblk1[13].reg1/d/Q_i_8__9/O
                         net (fo=1, routed)           0.982    17.393    buf_reg_3/genblk1[13].reg1/d/Q_i_8__9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    17.517 r  buf_reg_3/genblk1[13].reg1/d/Q_i_5__27/O
                         net (fo=2, routed)           0.580    18.097    control_unit/mainDecoder/Q_reg_112
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.221 f  control_unit/mainDecoder/Q_i_4__28/O
                         net (fo=2, routed)           0.605    18.826    control_unit/mainDecoder/Q_reg_17
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.950 r  control_unit/mainDecoder/Q_i_4__26/O
                         net (fo=4, routed)           0.667    19.617    control_unit/mainDecoder/Q_reg_7
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    19.741 r  control_unit/mainDecoder/Q_i_4__24/O
                         net (fo=2, routed)           0.587    20.327    buf_reg_3/genblk1[13].reg1/d/Q_reg_53
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.451 f  buf_reg_3/genblk1[13].reg1/d/register[1][29]_i_5/O
                         net (fo=4, routed)           0.998    21.449    buf_reg_3/genblk1[13].reg1/d/Q_reg_10
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.152    21.601 r  buf_reg_3/genblk1[13].reg1/d/Q_i_3__1/O
                         net (fo=3, routed)           0.871    22.472    buf_reg_3/genblk1[13].reg1/d/Q_i_3__1_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.332    22.804 r  buf_reg_3/genblk1[13].reg1/d/Q_i_1__52/O
                         net (fo=3, routed)           0.958    23.762    buf_reg_3/genblk1[13].reg1/d/outp
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124    23.886 r  buf_reg_3/genblk1[13].reg1/d/PC1[31]_i_3/O
                         net (fo=1, routed)           1.068    24.954    control_unit/mainDecoder/PC1_reg[0]
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.124    25.078 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          1.658    26.736    PCWrite
    SLICE_X14Y29         FDRE                                         r  PC1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.493  1004.885    clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  PC1_reg[25]/C
                         clock pessimism              0.391  1005.277    
                         clock uncertainty           -0.035  1005.241    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205  1005.036    PC1_reg[25]
  -------------------------------------------------------------------
                         required time                       1005.036    
                         arrival time                         -26.736    
  -------------------------------------------------------------------
                         slack                                978.300    

Slack (MET) :             978.300ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PC1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 3.340ns (15.613%)  route 18.052ns (84.387%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 1004.885 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.862 r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.973     6.835    control_unit/mainDecoder/blt
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.959 r  control_unit/mainDecoder/register[1][31]_i_17/O
                         net (fo=6, routed)           1.023     7.983    control_unit/mainDecoder/register[1][31]_i_17_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  control_unit/mainDecoder/Q_i_7__37/O
                         net (fo=1, routed)           1.234     9.340    buf_reg_3/genblk1[13].reg1/d/Q_reg_92
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  buf_reg_3/genblk1[13].reg1/d/Q_i_4__44/O
                         net (fo=79, routed)          1.655    11.120    buf_reg_3/genblk1[13].reg1/d/Q_reg_5
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.244 f  buf_reg_3/genblk1[13].reg1/d/Q_i_5__37/O
                         net (fo=4, routed)           0.676    11.920    control_unit/mainDecoder/Q_reg_122
    SLICE_X17Y22         LUT2 (Prop_lut2_I1_O)        0.152    12.072 f  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.924    12.996    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.322 r  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=1, routed)           0.549    13.871    control_unit/mainDecoder/Q_i_9__4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.995 r  control_unit/mainDecoder/Q_i_6__29/O
                         net (fo=2, routed)           0.413    14.408    control_unit/mainDecoder/Q_i_6__29_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.532 r  control_unit/mainDecoder/Q_i_7__30/O
                         net (fo=1, routed)           0.658    15.190    control_unit/mainDecoder/Q_i_7__30_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.314 r  control_unit/mainDecoder/Q_i_6__28/O
                         net (fo=2, routed)           0.973    16.287    buf_reg_3/genblk1[13].reg1/d/Q_i_5__27_1
    SLICE_X16Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.411 r  buf_reg_3/genblk1[13].reg1/d/Q_i_8__9/O
                         net (fo=1, routed)           0.982    17.393    buf_reg_3/genblk1[13].reg1/d/Q_i_8__9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    17.517 r  buf_reg_3/genblk1[13].reg1/d/Q_i_5__27/O
                         net (fo=2, routed)           0.580    18.097    control_unit/mainDecoder/Q_reg_112
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.221 f  control_unit/mainDecoder/Q_i_4__28/O
                         net (fo=2, routed)           0.605    18.826    control_unit/mainDecoder/Q_reg_17
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.950 r  control_unit/mainDecoder/Q_i_4__26/O
                         net (fo=4, routed)           0.667    19.617    control_unit/mainDecoder/Q_reg_7
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    19.741 r  control_unit/mainDecoder/Q_i_4__24/O
                         net (fo=2, routed)           0.587    20.327    buf_reg_3/genblk1[13].reg1/d/Q_reg_53
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.451 f  buf_reg_3/genblk1[13].reg1/d/register[1][29]_i_5/O
                         net (fo=4, routed)           0.998    21.449    buf_reg_3/genblk1[13].reg1/d/Q_reg_10
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.152    21.601 r  buf_reg_3/genblk1[13].reg1/d/Q_i_3__1/O
                         net (fo=3, routed)           0.871    22.472    buf_reg_3/genblk1[13].reg1/d/Q_i_3__1_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.332    22.804 r  buf_reg_3/genblk1[13].reg1/d/Q_i_1__52/O
                         net (fo=3, routed)           0.958    23.762    buf_reg_3/genblk1[13].reg1/d/outp
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124    23.886 r  buf_reg_3/genblk1[13].reg1/d/PC1[31]_i_3/O
                         net (fo=1, routed)           1.068    24.954    control_unit/mainDecoder/PC1_reg[0]
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.124    25.078 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          1.658    26.736    PCWrite
    SLICE_X14Y29         FDRE                                         r  PC1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.493  1004.885    clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  PC1_reg[26]/C
                         clock pessimism              0.391  1005.277    
                         clock uncertainty           -0.035  1005.241    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205  1005.036    PC1_reg[26]
  -------------------------------------------------------------------
                         required time                       1005.036    
                         arrival time                         -26.736    
  -------------------------------------------------------------------
                         slack                                978.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 PC1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[14].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.349%)  route 0.227ns (61.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.552     1.464    clk_IBUF_BUFG
    SLICE_X23Y21         FDRE                                         r  PC1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  PC1_reg[14]/Q
                         net (fo=5, routed)           0.227     1.832    buf_reg_4/genblk1[14].reg1/d/Q[0]
    SLICE_X18Y23         FDRE                                         r  buf_reg_4/genblk1[14].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.818     1.977    buf_reg_4/genblk1[14].reg1/d/clk_IBUF_BUFG
    SLICE_X18Y23         FDRE                                         r  buf_reg_4/genblk1[14].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.726    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)         0.066     1.792    buf_reg_4/genblk1[14].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 PC1_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[13].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.325%)  route 0.295ns (67.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.552     1.464    clk_IBUF_BUFG
    SLICE_X23Y21         FDSE                                         r  PC1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDSE (Prop_fdse_C_Q)         0.141     1.605 r  PC1_reg[13]/Q
                         net (fo=4, routed)           0.295     1.900    buf_reg_4/genblk1[13].reg1/d/Q[0]
    SLICE_X21Y23         FDRE                                         r  buf_reg_4/genblk1[13].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.817     1.976    buf_reg_4/genblk1[13].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y23         FDRE                                         r  buf_reg_4/genblk1[13].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.725    
    SLICE_X21Y23         FDRE (Hold_fdre_C_D)         0.070     1.795    buf_reg_4/genblk1[13].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 PC1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[2].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.880%)  route 0.293ns (64.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.552     1.464    clk_IBUF_BUFG
    SLICE_X24Y21         FDRE                                         r  PC1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  PC1_reg[2]/Q
                         net (fo=19, routed)          0.293     1.921    buf_reg_4/genblk1[2].reg1/d/Q[0]
    SLICE_X16Y20         FDRE                                         r  buf_reg_4/genblk1[2].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.822     1.981    buf_reg_4/genblk1[2].reg1/d/clk_IBUF_BUFG
    SLICE_X16Y20         FDRE                                         r  buf_reg_4/genblk1[2].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.730    
    SLICE_X16Y20         FDRE (Hold_fdre_C_D)         0.059     1.789    buf_reg_4/genblk1[2].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 PC1_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            buf_reg_4/genblk1[8].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.657%)  route 0.319ns (69.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.552     1.464    clk_IBUF_BUFG
    SLICE_X23Y21         FDSE                                         r  PC1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDSE (Prop_fdse_C_Q)         0.141     1.605 r  PC1_reg[8]/Q
                         net (fo=5, routed)           0.319     1.924    buf_reg_4/genblk1[8].reg1/d/Q[0]
    SLICE_X21Y23         FDRE                                         r  buf_reg_4/genblk1[8].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.817     1.976    buf_reg_4/genblk1[8].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y23         FDRE                                         r  buf_reg_4/genblk1[8].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.725    
    SLICE_X21Y23         FDRE (Hold_fdre_C_D)         0.066     1.791    buf_reg_4/genblk1[8].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[17].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            mem/ram/RAM_reg_bram_15/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.164ns (27.065%)  route 0.442ns (72.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.558     1.470    buf_reg_6/genblk1[17].reg1/d/clk_IBUF_BUFG
    SLICE_X20Y35         FDRE                                         r  buf_reg_6/genblk1[17].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  buf_reg_6/genblk1[17].reg1/d/Q_reg/Q
                         net (fo=17, routed)          0.442     2.076    mem/ram/Q[17]
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_15/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.863     2.023    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_15/CLKARDCLK
                         clock pessimism             -0.252     1.771    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     1.926    mem/ram/RAM_reg_bram_15
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[4].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            mem/ram/RAM_reg_bram_14/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.203%)  route 0.248ns (63.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.553     1.465    buf_reg_6/genblk1[4].reg1/d/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  buf_reg_6/genblk1[4].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  buf_reg_6/genblk1[4].reg1/d/Q_reg/Q
                         net (fo=17, routed)          0.248     1.855    mem/ram/Q[4]
    RAMB36_X1Y4          RAMB36E1                                     r  mem/ram/RAM_reg_bram_14/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.860     2.020    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  mem/ram/RAM_reg_bram_14/CLKARDCLK
                         clock pessimism             -0.480     1.540    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.695    mem/ram/RAM_reg_bram_14
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[10].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            mem/ram/RAM_reg_bram_11/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.706%)  route 0.229ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.556     1.468    buf_reg_6/genblk1[10].reg1/d/clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  buf_reg_6/genblk1[10].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  buf_reg_6/genblk1[10].reg1/d/Q_reg/Q
                         net (fo=18, routed)          0.229     1.861    mem/ram/Q[10]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_11/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.866     2.026    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_11/CLKARDCLK
                         clock pessimism             -0.480     1.546    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.701    mem/ram/RAM_reg_bram_11
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[8].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            mem/ram/RAM_reg_bram_15/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.318%)  route 0.233ns (58.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.555     1.467    buf_reg_6/genblk1[8].reg1/d/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  buf_reg_6/genblk1[8].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  buf_reg_6/genblk1[8].reg1/d/Q_reg/Q
                         net (fo=18, routed)          0.233     1.864    mem/ram/Q[8]
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_15/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.863     2.023    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_15/CLKARDCLK
                         clock pessimism             -0.480     1.543    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.698    mem/ram/RAM_reg_bram_15
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            buf_reg_6/genblk1[11].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.363%)  route 0.309ns (59.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.553     1.465    buf_reg_3/genblk1[23].reg1/d/clk_IBUF_BUFG
    SLICE_X20Y20         FDRE                                         r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=34, routed)          0.309     1.938    register_file/Q_reg[8]
    SLICE_X22Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.983 r  register_file/Q_i_1__112/O
                         net (fo=1, routed)           0.000     1.983    buf_reg_6/genblk1[11].reg1/d/rd2[0]
    SLICE_X22Y23         FDRE                                         r  buf_reg_6/genblk1[11].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.815     1.974    buf_reg_6/genblk1[11].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y23         FDRE                                         r  buf_reg_6/genblk1[11].reg1/d/Q_reg/C
                         clock pessimism             -0.252     1.723    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.091     1.814    buf_reg_6/genblk1[11].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[16].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            mem/ram/RAM_reg_bram_15/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.215%)  route 0.234ns (58.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.558     1.470    buf_reg_6/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  buf_reg_6/genblk1[16].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  buf_reg_6/genblk1[16].reg1/d/Q_reg/Q
                         net (fo=17, routed)          0.234     1.868    mem/ram/Q[16]
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_15/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.863     2.023    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_15/CLKARDCLK
                         clock pessimism             -0.480     1.543    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     1.698    mem/ram/RAM_reg_bram_15
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y2   mem/ram/RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y1   mem/ram/RAM_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y4   mem/ram/RAM_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y5   mem/ram/RAM_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y2   mem/ram/RAM_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X0Y3   mem/ram/RAM_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y4   mem/ram/RAM_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X1Y5   mem/ram/RAM_reg_bram_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y1   mem/ram/RAM_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y2   mem/ram/RAM_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y19  PC1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y19  PC1_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X18Y19  PC1_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X18Y19  PC1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y20  PC1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y20  PC1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y21  PC1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y21  PC1_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X23Y21  PC1_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X23Y21  PC1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y19  PC1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y19  PC1_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X18Y19  PC1_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X18Y19  PC1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y20  PC1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y20  PC1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y21  PC1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y21  PC1_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X23Y21  PC1_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X23Y21  PC1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.863ns  (logic 2.426ns (20.454%)  route 9.436ns (79.546%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=166, routed)         5.108     6.561    control_unit/mainDecoder/reset_IBUF
    SLICE_X23Y21         LUT3 (Prop_lut3_I2_O)        0.152     6.713 r  control_unit/mainDecoder/readKeyboard_i_2/O
                         net (fo=12, routed)          1.356     8.069    control_unit/mainDecoder/readKeyboard_i_2_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.326     8.395 f  control_unit/mainDecoder/readKeyboard_i_8/O
                         net (fo=1, routed)           0.821     9.215    control_unit/mainDecoder/readKeyboard_i_8_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.339 f  control_unit/mainDecoder/readKeyboard_i_7/O
                         net (fo=1, routed)           0.497     9.837    control_unit/mainDecoder/readKeyboard_i_7_n_0
    SLICE_X23Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.961 f  control_unit/mainDecoder/readKeyboard_i_4/O
                         net (fo=1, routed)           0.848    10.809    control_unit/mainDecoder/readKeyboard_i_4_n_0
    SLICE_X23Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.933 f  control_unit/mainDecoder/readKeyboard_i_3/O
                         net (fo=1, routed)           0.806    11.739    control_unit/mainDecoder/readKeyboard_i_3_n_0
    SLICE_X23Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.863 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000    11.863    mem/readKeyboard_reg_38
    SLICE_X23Y19         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.903ns  (logic 0.371ns (12.798%)  route 2.531ns (87.202%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=166, routed)         2.210     2.431    control_unit/mainDecoder/reset_IBUF
    SLICE_X23Y21         LUT3 (Prop_lut3_I2_O)        0.044     2.475 f  control_unit/mainDecoder/readKeyboard_i_2/O
                         net (fo=12, routed)          0.321     2.796    control_unit/mainDecoder/readKeyboard_i_2_n_0
    SLICE_X23Y19         LUT6 (Prop_lut6_I1_O)        0.107     2.903 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000     2.903    mem/readKeyboard_reg_38
    SLICE_X23Y19         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.613ns  (logic 3.300ns (16.826%)  route 16.313ns (83.174%))
  Logic Levels:           19  (LUT2=1 LUT4=2 LUT5=2 LUT6=14)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.862 r  control_unit/mainDecoder/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.973     6.835    control_unit/mainDecoder/blt
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.959 r  control_unit/mainDecoder/register[1][31]_i_17/O
                         net (fo=6, routed)           1.023     7.983    control_unit/mainDecoder/register[1][31]_i_17_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  control_unit/mainDecoder/Q_i_7__37/O
                         net (fo=1, routed)           1.234     9.340    buf_reg_3/genblk1[13].reg1/d/Q_reg_92
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.464 r  buf_reg_3/genblk1[13].reg1/d/Q_i_4__44/O
                         net (fo=79, routed)          1.655    11.120    buf_reg_3/genblk1[13].reg1/d/Q_reg_5
    SLICE_X17Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.244 r  buf_reg_3/genblk1[13].reg1/d/Q_i_5__37/O
                         net (fo=4, routed)           0.676    11.920    control_unit/mainDecoder/Q_reg_122
    SLICE_X17Y22         LUT2 (Prop_lut2_I1_O)        0.152    12.072 r  control_unit/mainDecoder/Q_i_11__1/O
                         net (fo=1, routed)           0.924    12.996    control_unit/mainDecoder/Q_i_11__1_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.322 f  control_unit/mainDecoder/Q_i_9__4/O
                         net (fo=1, routed)           0.549    13.871    control_unit/mainDecoder/Q_i_9__4_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.995 f  control_unit/mainDecoder/Q_i_6__29/O
                         net (fo=2, routed)           0.413    14.408    control_unit/mainDecoder/Q_i_6__29_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.532 f  control_unit/mainDecoder/Q_i_7__30/O
                         net (fo=1, routed)           0.658    15.190    control_unit/mainDecoder/Q_i_7__30_n_0
    SLICE_X18Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.314 f  control_unit/mainDecoder/Q_i_6__28/O
                         net (fo=2, routed)           0.973    16.287    buf_reg_3/genblk1[13].reg1/d/Q_i_5__27_1
    SLICE_X16Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.411 f  buf_reg_3/genblk1[13].reg1/d/Q_i_8__9/O
                         net (fo=1, routed)           0.982    17.393    buf_reg_3/genblk1[13].reg1/d/Q_i_8__9_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    17.517 f  buf_reg_3/genblk1[13].reg1/d/Q_i_5__27/O
                         net (fo=2, routed)           0.580    18.097    control_unit/mainDecoder/Q_reg_112
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.221 r  control_unit/mainDecoder/Q_i_4__28/O
                         net (fo=2, routed)           0.605    18.826    control_unit/mainDecoder/Q_reg_17
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.950 f  control_unit/mainDecoder/Q_i_4__26/O
                         net (fo=4, routed)           0.653    19.603    control_unit/mainDecoder/Q_reg_7
    SLICE_X13Y28         LUT6 (Prop_lut6_I4_O)        0.124    19.727 f  control_unit/mainDecoder/Q_i_3__2/O
                         net (fo=2, routed)           1.014    20.741    control_unit/mainDecoder/Q_reg_12
    SLICE_X16Y25         LUT6 (Prop_lut6_I0_O)        0.124    20.865 r  control_unit/mainDecoder/register[1][31]_i_9/O
                         net (fo=4, routed)           0.662    21.527    control_unit/mainDecoder/register[1][31]_i_9_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I1_O)        0.118    21.645 f  control_unit/mainDecoder/register[1][30]_i_3/O
                         net (fo=1, routed)           0.298    21.943    control_unit/mainDecoder/register[1][30]_i_3_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.326    22.269 f  control_unit/mainDecoder/register[1][30]_i_1/O
                         net (fo=35, routed)          0.657    22.926    control_unit/mainDecoder/D[30]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.050 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2/O
                         net (fo=18, routed)          1.783    24.833    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_2_n_0
    SLICE_X23Y19         LUT6 (Prop_lut6_I5_O)        0.124    24.957 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000    24.957    mem/readKeyboard_reg_38
    SLICE_X23Y19         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.643ns  (logic 4.003ns (52.383%)  route 3.639ns (47.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.672     5.341    register_file/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  register_file/register_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  register_file/register_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           3.639     9.498    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.485    12.984 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.984    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.446ns  (logic 4.028ns (54.095%)  route 3.418ns (45.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.672     5.341    register_file/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  register_file/register_reg[1][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  register_file/register_reg[1][3]_lopt_replica/Q
                         net (fo=1, routed)           3.418     9.277    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.510    12.787 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.787    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 4.057ns (60.054%)  route 2.699ns (39.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.668     5.337    register_file/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  register_file/register_reg[1][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     5.855 r  register_file/register_reg[1][1]_lopt_replica/Q
                         net (fo=1, routed)           2.699     8.553    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.539    12.092 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.092    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 4.049ns (61.305%)  route 2.556ns (38.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.674     5.343    register_file/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.861 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           2.556     8.417    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.948 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.948    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_2/genblk1[0].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.254ns (38.496%)  route 0.406ns (61.504%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.557     1.469    buf_reg_2/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X16Y19         FDRE                                         r  buf_reg_2/genblk1[0].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  buf_reg_2/genblk1[0].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.163     1.796    control_unit/mainDecoder/Q[0]
    SLICE_X16Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.841 f  control_unit/mainDecoder/register[1][0]_i_1/O
                         net (fo=35, routed)          0.243     2.084    control_unit/mainDecoder/D[0]
    SLICE_X23Y19         LUT6 (Prop_lut6_I0_O)        0.045     2.129 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000     2.129    mem/readKeyboard_reg_38
    SLICE_X23Y19         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.396ns (64.548%)  route 0.767ns (35.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.563     1.475    register_file/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           0.767     2.406    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.638 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.638    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.404ns (63.338%)  route 0.813ns (36.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.559     1.471    register_file/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  register_file/register_reg[1][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  register_file/register_reg[1][1]_lopt_replica/Q
                         net (fo=1, routed)           0.813     2.448    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.688 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.688    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.375ns (56.281%)  route 1.068ns (43.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.561     1.473    register_file/clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  register_file/register_reg[1][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  register_file/register_reg[1][3]_lopt_replica/Q
                         net (fo=1, routed)           1.068     2.705    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.916 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.916    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.351ns (53.773%)  route 1.161ns (46.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.561     1.473    register_file/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  register_file/register_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  register_file/register_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           1.161     2.798    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.985 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.985    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay          1689 Endpoints
Min Delay          1689 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buf_reg_3/genblk1[6].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.468ns  (logic 2.302ns (15.913%)  route 12.166ns (84.087%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=166, routed)         5.108     6.561    control_unit/mainDecoder/reset_IBUF
    SLICE_X23Y21         LUT3 (Prop_lut3_I2_O)        0.152     6.713 r  control_unit/mainDecoder/readKeyboard_i_2/O
                         net (fo=12, routed)          2.006     8.719    control_unit/mainDecoder/readKeyboard_i_2_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.326     9.045 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=19, routed)          1.158    10.203    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.327 r  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.470    10.797    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  control_unit/mainDecoder/Q_i_4__23/O
                         net (fo=33, routed)          2.642    13.563    control_unit/mainDecoder/PC1_reg[31]
    SLICE_X17Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.687 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=2, routed)           0.781    14.468    buf_reg_3/genblk1[6].reg1/d/ReadData[0]
    SLICE_X13Y18         FDRE                                         r  buf_reg_3/genblk1[6].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.500     4.892    buf_reg_3/genblk1[6].reg1/d/clk_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  buf_reg_3/genblk1[6].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[23][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.249ns  (logic 1.700ns (11.933%)  route 12.548ns (88.067%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=166, routed)         6.320     7.772    control_unit/mainDecoder/reset_IBUF
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.896 f  control_unit/mainDecoder/register[1][31]_i_3/O
                         net (fo=18, routed)          1.545     9.441    buf_reg_3/genblk1[11].reg1/d/register_reg[13][31]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.565 r  buf_reg_3/genblk1[11].reg1/d/register[23][31]_i_1/O
                         net (fo=32, routed)          4.684    14.249    register_file/register_reg[23][31]_0
    SLICE_X14Y30         FDRE                                         r  register_file/register_reg[23][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.493     4.885    register_file/clk_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  register_file/register_reg[23][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buf_reg_3/genblk1[0].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.168ns  (logic 2.302ns (16.250%)  route 11.866ns (83.750%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=166, routed)         5.108     6.561    control_unit/mainDecoder/reset_IBUF
    SLICE_X23Y21         LUT3 (Prop_lut3_I2_O)        0.152     6.713 r  control_unit/mainDecoder/readKeyboard_i_2/O
                         net (fo=12, routed)          2.006     8.719    control_unit/mainDecoder/readKeyboard_i_2_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.326     9.045 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=19, routed)          1.158    10.203    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.327 r  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.470    10.797    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  control_unit/mainDecoder/Q_i_4__23/O
                         net (fo=33, routed)          2.128    13.049    mem/ram/Q_reg_0
    SLICE_X17Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.173 r  mem/ram/Q_i_1/O
                         net (fo=2, routed)           0.995    14.168    buf_reg_3/genblk1[0].reg1/d/ReadData[0]
    SLICE_X12Y18         FDRE                                         r  buf_reg_3/genblk1[0].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.500     4.892    buf_reg_3/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  buf_reg_3/genblk1[0].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buf_reg_2/genblk1[6].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.028ns  (logic 2.302ns (16.412%)  route 11.726ns (83.588%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=166, routed)         5.108     6.561    control_unit/mainDecoder/reset_IBUF
    SLICE_X23Y21         LUT3 (Prop_lut3_I2_O)        0.152     6.713 r  control_unit/mainDecoder/readKeyboard_i_2/O
                         net (fo=12, routed)          2.006     8.719    control_unit/mainDecoder/readKeyboard_i_2_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.326     9.045 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=19, routed)          1.158    10.203    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.327 r  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.470    10.797    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  control_unit/mainDecoder/Q_i_4__23/O
                         net (fo=33, routed)          2.642    13.563    control_unit/mainDecoder/PC1_reg[31]
    SLICE_X17Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.687 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=2, routed)           0.341    14.028    buf_reg_2/genblk1[6].reg1/d/ReadData[0]
    SLICE_X16Y18         FDRE                                         r  buf_reg_2/genblk1[6].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.493     4.885    buf_reg_2/genblk1[6].reg1/d/clk_IBUF_BUFG
    SLICE_X16Y18         FDRE                                         r  buf_reg_2/genblk1[6].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buf_reg_3/genblk1[1].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.008ns  (logic 2.302ns (16.436%)  route 11.706ns (83.564%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=166, routed)         5.108     6.561    control_unit/mainDecoder/reset_IBUF
    SLICE_X23Y21         LUT3 (Prop_lut3_I2_O)        0.152     6.713 r  control_unit/mainDecoder/readKeyboard_i_2/O
                         net (fo=12, routed)          2.006     8.719    control_unit/mainDecoder/readKeyboard_i_2_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.326     9.045 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=19, routed)          1.158    10.203    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.327 r  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.470    10.797    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  control_unit/mainDecoder/Q_i_4__23/O
                         net (fo=33, routed)          2.334    13.255    mem/ram/Q_reg_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.379 r  mem/ram/Q_i_1__0/O
                         net (fo=2, routed)           0.630    14.008    buf_reg_3/genblk1[1].reg1/d/ReadData[0]
    SLICE_X13Y18         FDRE                                         r  buf_reg_3/genblk1[1].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.500     4.892    buf_reg_3/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  buf_reg_3/genblk1[1].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            register_file/register_reg[23][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.934ns  (logic 1.700ns (12.203%)  route 12.233ns (87.797%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=166, routed)         6.320     7.772    control_unit/mainDecoder/reset_IBUF
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.124     7.896 f  control_unit/mainDecoder/register[1][31]_i_3/O
                         net (fo=18, routed)          1.545     9.441    buf_reg_3/genblk1[11].reg1/d/register_reg[13][31]
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.565 r  buf_reg_3/genblk1[11].reg1/d/register[23][31]_i_1/O
                         net (fo=32, routed)          4.369    13.934    register_file/register_reg[23][31]_0
    SLICE_X18Y28         FDRE                                         r  register_file/register_reg[23][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.491     4.884    register_file/clk_IBUF_BUFG
    SLICE_X18Y28         FDRE                                         r  register_file/register_reg[23][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buf_reg_2/genblk1[1].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.910ns  (logic 2.302ns (16.552%)  route 11.607ns (83.448%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=166, routed)         5.108     6.561    control_unit/mainDecoder/reset_IBUF
    SLICE_X23Y21         LUT3 (Prop_lut3_I2_O)        0.152     6.713 r  control_unit/mainDecoder/readKeyboard_i_2/O
                         net (fo=12, routed)          2.006     8.719    control_unit/mainDecoder/readKeyboard_i_2_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.326     9.045 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=19, routed)          1.158    10.203    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.327 r  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.470    10.797    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  control_unit/mainDecoder/Q_i_4__23/O
                         net (fo=33, routed)          2.334    13.255    mem/ram/Q_reg_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.379 r  mem/ram/Q_i_1__0/O
                         net (fo=2, routed)           0.531    13.910    buf_reg_2/genblk1[1].reg1/d/ReadData[0]
    SLICE_X18Y18         FDRE                                         r  buf_reg_2/genblk1[1].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.493     4.885    buf_reg_2/genblk1[1].reg1/d/clk_IBUF_BUFG
    SLICE_X18Y18         FDRE                                         r  buf_reg_2/genblk1[1].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buf_reg_2/genblk1[0].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.733ns  (logic 2.302ns (16.765%)  route 11.431ns (83.235%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=166, routed)         5.108     6.561    control_unit/mainDecoder/reset_IBUF
    SLICE_X23Y21         LUT3 (Prop_lut3_I2_O)        0.152     6.713 r  control_unit/mainDecoder/readKeyboard_i_2/O
                         net (fo=12, routed)          2.006     8.719    control_unit/mainDecoder/readKeyboard_i_2_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.326     9.045 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=19, routed)          1.158    10.203    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.327 r  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.470    10.797    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  control_unit/mainDecoder/Q_i_4__23/O
                         net (fo=33, routed)          2.128    13.049    mem/ram/Q_reg_0
    SLICE_X17Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.173 r  mem/ram/Q_i_1/O
                         net (fo=2, routed)           0.560    13.733    buf_reg_2/genblk1[0].reg1/d/ReadData[0]
    SLICE_X16Y19         FDRE                                         r  buf_reg_2/genblk1[0].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.492     4.885    buf_reg_2/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X16Y19         FDRE                                         r  buf_reg_2/genblk1[0].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/ram/RAM_reg_bram_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.718ns  (logic 2.054ns (14.976%)  route 11.663ns (85.024%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=166, routed)         5.108     6.561    control_unit/mainDecoder/reset_IBUF
    SLICE_X23Y21         LUT3 (Prop_lut3_I2_O)        0.152     6.713 r  control_unit/mainDecoder/readKeyboard_i_2/O
                         net (fo=12, routed)          2.006     8.719    control_unit/mainDecoder/readKeyboard_i_2_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.326     9.045 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=19, routed)          3.759    12.804    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124    12.928 r  control_unit/mainDecoder/RAM_reg_bram_4_i_2/O
                         net (fo=1, routed)           0.789    13.718    mem/ram/RAM_reg_bram_4_1
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/RAM_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.547     4.939    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  mem/ram/RAM_reg_bram_4/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            buf_reg_2/genblk1[20].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.682ns  (logic 2.302ns (16.827%)  route 11.380ns (83.173%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=4)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=166, routed)         5.108     6.561    control_unit/mainDecoder/reset_IBUF
    SLICE_X23Y21         LUT3 (Prop_lut3_I2_O)        0.152     6.713 r  control_unit/mainDecoder/readKeyboard_i_2/O
                         net (fo=12, routed)          2.006     8.719    control_unit/mainDecoder/readKeyboard_i_2_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.326     9.045 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3/O
                         net (fo=19, routed)          1.158    10.203    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.327 r  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.470    10.797    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.921 r  control_unit/mainDecoder/Q_i_4__23/O
                         net (fo=33, routed)          1.149    12.070    control_unit/mainDecoder/PC1_reg[31]
    SLICE_X19Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.194 r  control_unit/mainDecoder/Q_i_1__28/O
                         net (fo=4, routed)           1.488    13.682    buf_reg_2/genblk1[20].reg1/d/ReadData[0]
    SLICE_X10Y26         FDRE                                         r  buf_reg_2/genblk1[20].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.495     4.887    buf_reg_2/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  buf_reg_2/genblk1[20].reg1/d/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[22].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.710%)  route 0.420ns (69.290%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.176     0.317    control_unit/mainDecoder/Q_reg_74
    SLICE_X21Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.362 r  control_unit/mainDecoder/Q_i_1__30/O
                         net (fo=2, routed)           0.244     0.606    buf_reg_3/genblk1[22].reg1/d/ReadData[0]
    SLICE_X18Y22         FDRE                                         r  buf_reg_3/genblk1[22].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.820     1.979    buf_reg_3/genblk1[22].reg1/d/clk_IBUF_BUFG
    SLICE_X18Y22         FDRE                                         r  buf_reg_3/genblk1[22].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[13].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.412%)  route 0.426ns (69.588%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.226     0.367    mem/ram/Q_reg
    SLICE_X17Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.412 r  mem/ram/Q_i_2__5/O
                         net (fo=2, routed)           0.200     0.612    buf_reg_3/genblk1[13].reg1/d/Q_reg_46
    SLICE_X17Y18         FDRE                                         r  buf_reg_3/genblk1[13].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.824     1.983    buf_reg_3/genblk1[13].reg1/d/clk_IBUF_BUFG
    SLICE_X17Y18         FDRE                                         r  buf_reg_3/genblk1[13].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[9].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.407%)  route 0.447ns (70.593%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.257     0.398    control_unit/mainDecoder/Q_reg_74
    SLICE_X20Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.443 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=2, routed)           0.189     0.633    buf_reg_2/genblk1[9].reg1/d/ReadData[0]
    SLICE_X18Y20         FDRE                                         r  buf_reg_2/genblk1[9].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.822     1.981    buf_reg_2/genblk1[9].reg1/d/clk_IBUF_BUFG
    SLICE_X18Y20         FDRE                                         r  buf_reg_2/genblk1[9].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[7].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.060%)  route 0.454ns (70.940%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.281     0.422    control_unit/mainDecoder/Q_reg_74
    SLICE_X20Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.467 r  control_unit/mainDecoder/Q_i_1__7/O
                         net (fo=2, routed)           0.173     0.640    buf_reg_2/genblk1[7].reg1/d/ReadData[0]
    SLICE_X17Y19         FDRE                                         r  buf_reg_2/genblk1[7].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.823     1.982    buf_reg_2/genblk1[7].reg1/d/clk_IBUF_BUFG
    SLICE_X17Y19         FDRE                                         r  buf_reg_2/genblk1[7].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[9].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.056%)  route 0.454ns (70.944%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.257     0.398    control_unit/mainDecoder/Q_reg_74
    SLICE_X20Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.443 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=2, routed)           0.197     0.640    buf_reg_3/genblk1[9].reg1/d/ReadData[0]
    SLICE_X18Y22         FDRE                                         r  buf_reg_3/genblk1[9].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.820     1.979    buf_reg_3/genblk1[9].reg1/d/clk_IBUF_BUFG
    SLICE_X18Y22         FDRE                                         r  buf_reg_3/genblk1[9].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[0].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.480%)  route 0.516ns (73.520%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.312     0.453    mem/ram/Q_reg
    SLICE_X17Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.498 r  mem/ram/Q_i_1/O
                         net (fo=2, routed)           0.205     0.702    buf_reg_2/genblk1[0].reg1/d/ReadData[0]
    SLICE_X16Y19         FDRE                                         r  buf_reg_2/genblk1[0].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.823     1.982    buf_reg_2/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X16Y19         FDRE                                         r  buf_reg_2/genblk1[0].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[7].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.411%)  route 0.518ns (73.589%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.281     0.422    control_unit/mainDecoder/Q_reg_74
    SLICE_X20Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.467 r  control_unit/mainDecoder/Q_i_1__7/O
                         net (fo=2, routed)           0.237     0.704    buf_reg_3/genblk1[7].reg1/d/ReadData[0]
    SLICE_X14Y19         FDRE                                         r  buf_reg_3/genblk1[7].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.823     1.982    buf_reg_3/genblk1[7].reg1/d/clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  buf_reg_3/genblk1[7].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[15].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.368%)  route 0.519ns (73.632%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.398     0.539    mem/ram/Q_reg
    SLICE_X17Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  mem/ram/Q_i_1__19/O
                         net (fo=3, routed)           0.122     0.705    buf_reg_2/genblk1[15].reg1/d/ReadData[0]
    SLICE_X17Y21         FDRE                                         r  buf_reg_2/genblk1[15].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.821     1.980    buf_reg_2/genblk1[15].reg1/d/clk_IBUF_BUFG
    SLICE_X17Y21         FDRE                                         r  buf_reg_2/genblk1[15].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[5].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.439%)  route 0.545ns (74.561%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.422     0.563    mem/ram/Q_reg
    SLICE_X16Y18         LUT6 (Prop_lut6_I3_O)        0.045     0.608 r  mem/ram/Q_i_1__5/O
                         net (fo=2, routed)           0.123     0.731    buf_reg_2/genblk1[5].reg1/d/ReadData[0]
    SLICE_X16Y17         FDRE                                         r  buf_reg_2/genblk1[5].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.825     1.984    buf_reg_2/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X16Y17         FDRE                                         r  buf_reg_2/genblk1[5].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[3].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.431%)  route 0.545ns (74.569%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.545     0.686    mem/ram/Q_reg
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.045     0.731 r  mem/ram/Q_i_2__1/O
                         net (fo=2, routed)           0.000     0.731    buf_reg_3/genblk1[3].reg1/d/Q_reg_5
    SLICE_X14Y18         FDRE                                         r  buf_reg_3/genblk1[3].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.824     1.983    buf_reg_3/genblk1[3].reg1/d/clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  buf_reg_3/genblk1[3].reg1/d/Q_reg/C





