{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704189328887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704189328887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 17:55:28 2024 " "Processing started: Tue Jan 02 17:55:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704189328887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704189328887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704189328887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1704189329036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spyder/fpga/src/relu.v 1 1 " "Found 1 design units, including 1 entities, in source file /spyder/fpga/src/relu.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "../../../spyder/FPGA/src/relu.v" "" { Text "E:/spyder/FPGA/src/relu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spyder/fpga/src/maxpool.v 1 1 " "Found 1 design units, including 1 entities, in source file /spyder/fpga/src/maxpool.v" { { "Info" "ISGN_ENTITY_NAME" "1 maxpool " "Found entity 1: maxpool" {  } { { "../../../spyder/FPGA/src/maxpool.v" "" { Text "E:/spyder/FPGA/src/maxpool.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spyder/fpga/src/gen_5_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /spyder/fpga/src/gen_5_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_5_5 " "Found entity 1: gen_5_5" {  } { { "../../../spyder/FPGA/src/gen_5_5.v" "" { Text "E:/spyder/FPGA/src/gen_5_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spyder/fpga/src/gen_2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /spyder/fpga/src/gen_2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_2_2 " "Found entity 1: gen_2_2" {  } { { "../../../spyder/FPGA/src/gen_2_2.v" "" { Text "E:/spyder/FPGA/src/gen_2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spyder/fpga/src/conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /spyder/fpga/src/conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "../../../spyder/FPGA/src/conv.v" "" { Text "E:/spyder/FPGA/src/conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spyder/fpga/src/compare.v 1 1 " "Found 1 design units, including 1 entities, in source file /spyder/fpga/src/compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "../../../spyder/FPGA/src/compare.v" "" { Text "E:/spyder/FPGA/src/compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spyder/fpga/src/cnn.v 1 1 " "Found 1 design units, including 1 entities, in source file /spyder/fpga/src/cnn.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN " "Found entity 1: CNN" {  } { { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn_windows.v 1 1 " "Found 1 design units, including 1 entities, in source file cnn_windows.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_windows " "Found entity 1: CNN_windows" {  } { { "CNN_windows.v" "" { Text "E:/quartus/VLSI/CNN/CNN_windows.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file image_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_ROM " "Found entity 1: IMAGE_ROM" {  } { { "IMAGE_ROM.v" "" { Text "E:/quartus/VLSI/CNN/IMAGE_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT_ACCUM " "Found entity 1: MULT_ACCUM" {  } { { "MULT_ACCUM.v" "" { Text "E:/quartus/VLSI/CNN/MULT_ACCUM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pool_windows.v 1 1 " "Found 1 design units, including 1 entities, in source file pool_windows.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pool_windows " "Found entity 1: Pool_windows" {  } { { "Pool_windows.v" "" { Text "E:/quartus/VLSI/CNN/Pool_windows.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNN " "Elaborating entity \"CNN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704189329092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CNN.v(31) " "Verilog HDL assignment warning at CNN.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704189329096 "|CNN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_5_5 gen_5_5:u_gen_5_5 " "Elaborating entity \"gen_5_5\" for hierarchy \"gen_5_5:u_gen_5_5\"" {  } { { "../../../spyder/FPGA/src/CNN.v" "u_gen_5_5" { Text "E:/spyder/FPGA/src/CNN.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gen_5_5.v(27) " "Verilog HDL assignment warning at gen_5_5.v(27): truncated value with size 32 to match size of target (10)" {  } { { "../../../spyder/FPGA/src/gen_5_5.v" "" { Text "E:/spyder/FPGA/src/gen_5_5.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704189329098 "|CNN|gen_5_5:u_gen_5_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 gen_5_5.v(54) " "Verilog HDL assignment warning at gen_5_5.v(54): truncated value with size 32 to match size of target (13)" {  } { { "../../../spyder/FPGA/src/gen_5_5.v" "" { Text "E:/spyder/FPGA/src/gen_5_5.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704189329098 "|CNN|gen_5_5:u_gen_5_5"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "gen_5_5.v(69) " "Verilog HDL warning at gen_5_5.v(69): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../../../spyder/FPGA/src/gen_5_5.v" "" { Text "E:/spyder/FPGA/src/gen_5_5.v" 69 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1704189329098 "|CNN|gen_5_5:u_gen_5_5"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "gen_5_5.v(70) " "Verilog HDL warning at gen_5_5.v(70): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../../../spyder/FPGA/src/gen_5_5.v" "" { Text "E:/spyder/FPGA/src/gen_5_5.v" 70 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1704189329098 "|CNN|gen_5_5:u_gen_5_5"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "gen_5_5.v(71) " "Verilog HDL warning at gen_5_5.v(71): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../../../spyder/FPGA/src/gen_5_5.v" "" { Text "E:/spyder/FPGA/src/gen_5_5.v" 71 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1704189329098 "|CNN|gen_5_5:u_gen_5_5"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "gen_5_5.v(72) " "Verilog HDL warning at gen_5_5.v(72): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../../../spyder/FPGA/src/gen_5_5.v" "" { Text "E:/spyder/FPGA/src/gen_5_5.v" 72 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1704189329098 "|CNN|gen_5_5:u_gen_5_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMAGE_ROM gen_5_5:u_gen_5_5\|IMAGE_ROM:u_IMAGE_ROM " "Elaborating entity \"IMAGE_ROM\" for hierarchy \"gen_5_5:u_gen_5_5\|IMAGE_ROM:u_IMAGE_ROM\"" {  } { { "../../../spyder/FPGA/src/gen_5_5.v" "u_IMAGE_ROM" { Text "E:/spyder/FPGA/src/gen_5_5.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gen_5_5:u_gen_5_5\|IMAGE_ROM:u_IMAGE_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gen_5_5:u_gen_5_5\|IMAGE_ROM:u_IMAGE_ROM\|altsyncram:altsyncram_component\"" {  } { { "IMAGE_ROM.v" "altsyncram_component" { Text "E:/quartus/VLSI/CNN/IMAGE_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gen_5_5:u_gen_5_5\|IMAGE_ROM:u_IMAGE_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gen_5_5:u_gen_5_5\|IMAGE_ROM:u_IMAGE_ROM\|altsyncram:altsyncram_component\"" {  } { { "IMAGE_ROM.v" "" { Text "E:/quartus/VLSI/CNN/IMAGE_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704189329160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gen_5_5:u_gen_5_5\|IMAGE_ROM:u_IMAGE_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"gen_5_5:u_gen_5_5\|IMAGE_ROM:u_IMAGE_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../spyder/matlab/pt_data_data.mif " "Parameter \"init_file\" = \"../../../spyder/matlab/pt_data_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329162 ""}  } { { "IMAGE_ROM.v" "" { Text "E:/quartus/VLSI/CNN/IMAGE_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1704189329162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tac1 " "Found entity 1: altsyncram_tac1" {  } { { "db/altsyncram_tac1.tdf" "" { Text "E:/quartus/VLSI/CNN/db/altsyncram_tac1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tac1 gen_5_5:u_gen_5_5\|IMAGE_ROM:u_IMAGE_ROM\|altsyncram:altsyncram_component\|altsyncram_tac1:auto_generated " "Elaborating entity \"altsyncram_tac1\" for hierarchy \"gen_5_5:u_gen_5_5\|IMAGE_ROM:u_IMAGE_ROM\|altsyncram:altsyncram_component\|altsyncram_tac1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNN_windows gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows " "Elaborating entity \"CNN_windows\" for hierarchy \"gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\"" {  } { { "../../../spyder/FPGA/src/gen_5_5.v" "u_CNN_windows" { Text "E:/spyder/FPGA/src/gen_5_5.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "CNN_windows.v" "ALTSHIFT_TAPS_component" { Text "E:/quartus/VLSI/CNN/CNN_windows.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "CNN_windows.v" "" { Text "E:/quartus/VLSI/CNN/CNN_windows.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704189329294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 5 " "Parameter \"number_of_taps\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 32 " "Parameter \"tap_distance\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 9 " "Parameter \"width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329294 ""}  } { { "CNN_windows.v" "" { Text "E:/quartus/VLSI/CNN/CNN_windows.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1704189329294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4nv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4nv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4nv " "Found entity 1: shift_taps_4nv" {  } { { "db/shift_taps_4nv.tdf" "" { Text "E:/quartus/VLSI/CNN/db/shift_taps_4nv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_4nv gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4nv:auto_generated " "Elaborating entity \"shift_taps_4nv\" for hierarchy \"gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4nv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ca1 " "Found entity 1: altsyncram_0ca1" {  } { { "db/altsyncram_0ca1.tdf" "" { Text "E:/quartus/VLSI/CNN/db/altsyncram_0ca1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ca1 gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4nv:auto_generated\|altsyncram_0ca1:altsyncram2 " "Elaborating entity \"altsyncram_0ca1\" for hierarchy \"gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4nv:auto_generated\|altsyncram_0ca1:altsyncram2\"" {  } { { "db/shift_taps_4nv.tdf" "altsyncram2" { Text "E:/quartus/VLSI/CNN/db/shift_taps_4nv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gpf " "Found entity 1: cntr_gpf" {  } { { "db/cntr_gpf.tdf" "" { Text "E:/quartus/VLSI/CNN/db/cntr_gpf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gpf gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4nv:auto_generated\|cntr_gpf:cntr1 " "Elaborating entity \"cntr_gpf\" for hierarchy \"gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4nv:auto_generated\|cntr_gpf:cntr1\"" {  } { { "db/shift_taps_4nv.tdf" "cntr1" { Text "E:/quartus/VLSI/CNN/db/shift_taps_4nv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "E:/quartus/VLSI/CNN/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ifc gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4nv:auto_generated\|cntr_gpf:cntr1\|cmpr_ifc:cmpr4 " "Elaborating entity \"cmpr_ifc\" for hierarchy \"gen_5_5:u_gen_5_5\|CNN_windows:u_CNN_windows\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4nv:auto_generated\|cntr_gpf:cntr1\|cmpr_ifc:cmpr4\"" {  } { { "db/cntr_gpf.tdf" "cmpr4" { Text "E:/quartus/VLSI/CNN/db/cntr_gpf.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv conv:u_conv " "Elaborating entity \"conv\" for hierarchy \"conv:u_conv\"" {  } { { "../../../spyder/FPGA/src/CNN.v" "u_conv" { Text "E:/spyder/FPGA/src/CNN.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329503 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "conv.v(70) " "Verilog HDL Case Statement information at conv.v(70): all case item expressions in this case statement are onehot" {  } { { "../../../spyder/FPGA/src/conv.v" "" { Text "E:/spyder/FPGA/src/conv.v" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1704189329507 "|CNN|conv:u_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 conv.v(172) " "Verilog HDL assignment warning at conv.v(172): truncated value with size 32 to match size of target (6)" {  } { { "../../../spyder/FPGA/src/conv.v" "" { Text "E:/spyder/FPGA/src/conv.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704189329507 "|CNN|conv:u_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 conv.v(175) " "Verilog HDL assignment warning at conv.v(175): truncated value with size 32 to match size of target (1)" {  } { { "../../../spyder/FPGA/src/conv.v" "" { Text "E:/spyder/FPGA/src/conv.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704189329507 "|CNN|conv:u_conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_ACCUM conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst " "Elaborating entity \"MULT_ACCUM\" for hierarchy \"conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\"" {  } { { "../../../spyder/FPGA/src/conv.v" "block1\[1\].MULT_ACCUM_inst" { Text "E:/spyder/FPGA/src/conv.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_accum conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component " "Elaborating entity \"altmult_accum\" for hierarchy \"conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\"" {  } { { "MULT_ACCUM.v" "altmult_accum_component" { Text "E:/quartus/VLSI/CNN/MULT_ACCUM.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component " "Elaborated megafunction instantiation \"conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\"" {  } { { "MULT_ACCUM.v" "" { Text "E:/quartus/VLSI/CNN/MULT_ACCUM.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component " "Instantiated megafunction \"conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_aclr UNUSED " "Parameter \"addnsub_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_pipeline_reg UNREGISTERED " "Parameter \"addnsub_pipeline_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_reg CLOCK0 " "Parameter \"addnsub_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a UNUSED " "Parameter \"input_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b UNUSED " "Parameter \"input_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_a CLOCK0 " "Parameter \"input_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_b CLOCK0 " "Parameter \"input_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a DATAA " "Parameter \"input_source_a\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b DATAB " "Parameter \"input_source_b\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_accum " "Parameter \"lpm_type\" = \"altmult_accum\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_reg UNREGISTERED " "Parameter \"multiplier_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_reg CLOCK0 " "Parameter \"output_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub PORT_UNUSED " "Parameter \"port_addnsub\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_a UNUSED " "Parameter \"sign_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_b UNUSED " "Parameter \"sign_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_a UNREGISTERED " "Parameter \"sign_pipeline_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_b UNREGISTERED " "Parameter \"sign_pipeline_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_a CLOCK0 " "Parameter \"sign_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_b CLOCK0 " "Parameter \"sign_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 18 " "Parameter \"width_result\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329551 ""}  } { { "MULT_ACCUM.v" "" { Text "E:/quartus/VLSI/CNN/MULT_ACCUM.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1704189329551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_accum_qk72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_accum_qk72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_accum_qk72 " "Found entity 1: mult_accum_qk72" {  } { { "db/mult_accum_qk72.tdf" "" { Text "E:/quartus/VLSI/CNN/db/mult_accum_qk72.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_accum_qk72 conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\|mult_accum_qk72:auto_generated " "Elaborating entity \"mult_accum_qk72\" for hierarchy \"conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\|mult_accum_qk72:auto_generated\"" {  } { { "altmult_accum.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altmult_accum.tdf" 206 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_8s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_8s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_8s81 " "Found entity 1: ded_mult_8s81" {  } { { "db/ded_mult_8s81.tdf" "" { Text "E:/quartus/VLSI/CNN/db/ded_mult_8s81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_8s81 conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\|mult_accum_qk72:auto_generated\|ded_mult_8s81:ded_mult1 " "Elaborating entity \"ded_mult_8s81\" for hierarchy \"conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\|mult_accum_qk72:auto_generated\|ded_mult_8s81:ded_mult1\"" {  } { { "db/mult_accum_qk72.tdf" "ded_mult1" { Text "E:/quartus/VLSI/CNN/db/mult_accum_qk72.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d3c " "Found entity 1: dffpipe_d3c" {  } { { "db/dffpipe_d3c.tdf" "" { Text "E:/quartus/VLSI/CNN/db/dffpipe_d3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d3c conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\|mult_accum_qk72:auto_generated\|ded_mult_8s81:ded_mult1\|dffpipe_d3c:pre_result " "Elaborating entity \"dffpipe_d3c\" for hierarchy \"conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\|mult_accum_qk72:auto_generated\|ded_mult_8s81:ded_mult1\|dffpipe_d3c:pre_result\"" {  } { { "db/ded_mult_8s81.tdf" "pre_result" { Text "E:/quartus/VLSI/CNN/db/ded_mult_8s81.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/zaccum_o5k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/zaccum_o5k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 zaccum_o5k " "Found entity 1: zaccum_o5k" {  } { { "db/zaccum_o5k.tdf" "" { Text "E:/quartus/VLSI/CNN/db/zaccum_o5k.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zaccum_o5k conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\|mult_accum_qk72:auto_generated\|zaccum_o5k:zaccum2 " "Elaborating entity \"zaccum_o5k\" for hierarchy \"conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\|mult_accum_qk72:auto_generated\|zaccum_o5k:zaccum2\"" {  } { { "db/mult_accum_qk72.tdf" "zaccum2" { Text "E:/quartus/VLSI/CNN/db/mult_accum_qk72.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/accum_qfk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/accum_qfk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 accum_qfk " "Found entity 1: accum_qfk" {  } { { "db/accum_qfk.tdf" "" { Text "E:/quartus/VLSI/CNN/db/accum_qfk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704189329702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704189329702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_qfk conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\|mult_accum_qk72:auto_generated\|zaccum_o5k:zaccum2\|accum_qfk:accum " "Elaborating entity \"accum_qfk\" for hierarchy \"conv:u_conv\|MULT_ACCUM:block1\[1\].MULT_ACCUM_inst\|altmult_accum:altmult_accum_component\|mult_accum_qk72:auto_generated\|zaccum_o5k:zaccum2\|accum_qfk:accum\"" {  } { { "db/zaccum_o5k.tdf" "accum" { Text "E:/quartus/VLSI/CNN/db/zaccum_o5k.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu relu:u_relu " "Elaborating entity \"relu\" for hierarchy \"relu:u_relu\"" {  } { { "../../../spyder/FPGA/src/CNN.v" "u_relu" { Text "E:/spyder/FPGA/src/CNN.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxpool maxpool:u_maxpool " "Elaborating entity \"maxpool\" for hierarchy \"maxpool:u_maxpool\"" {  } { { "../../../spyder/FPGA/src/CNN.v" "u_maxpool" { Text "E:/spyder/FPGA/src/CNN.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_2_2 maxpool:u_maxpool\|gen_2_2:u_gen_2_2 " "Elaborating entity \"gen_2_2\" for hierarchy \"maxpool:u_maxpool\|gen_2_2:u_gen_2_2\"" {  } { { "../../../spyder/FPGA/src/maxpool.v" "u_gen_2_2" { Text "E:/spyder/FPGA/src/maxpool.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gen_2_2.v(35) " "Verilog HDL assignment warning at gen_2_2.v(35): truncated value with size 32 to match size of target (6)" {  } { { "../../../spyder/FPGA/src/gen_2_2.v" "" { Text "E:/spyder/FPGA/src/gen_2_2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704189329816 "|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdreq gen_2_2.v(50) " "Verilog HDL Always Construct warning at gen_2_2.v(50): inferring latch(es) for variable \"rdreq\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../spyder/FPGA/src/gen_2_2.v" "" { Text "E:/spyder/FPGA/src/gen_2_2.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704189329816 "|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gen_2_2.v(86) " "Verilog HDL assignment warning at gen_2_2.v(86): truncated value with size 32 to match size of target (6)" {  } { { "../../../spyder/FPGA/src/gen_2_2.v" "" { Text "E:/spyder/FPGA/src/gen_2_2.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704189329816 "|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdreq gen_2_2.v(50) " "Inferred latch for \"rdreq\" at gen_2_2.v(50)" {  } { { "../../../spyder/FPGA/src/gen_2_2.v" "" { Text "E:/spyder/FPGA/src/gen_2_2.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704189329816 "|CNN|maxpool:u_maxpool|gen_2_2:u_gen_2_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare maxpool:u_maxpool\|compare:u_compare " "Elaborating entity \"compare\" for hierarchy \"maxpool:u_maxpool\|compare:u_compare\"" {  } { { "../../../spyder/FPGA/src/maxpool.v" "u_compare" { Text "E:/spyder/FPGA/src/maxpool.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329821 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_Pool_fifo Pool_fifo " "Node instance \"u_Pool_fifo\" instantiates undefined entity \"Pool_fifo\"" {  } { { "../../../spyder/FPGA/src/gen_2_2.v" "u_Pool_fifo" { Text "E:/spyder/FPGA/src/gen_2_2.v" 26 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704189329824 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704189329882 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 02 17:55:29 2024 " "Processing ended: Tue Jan 02 17:55:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704189329882 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704189329882 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704189329882 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704189329882 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 12 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704189330432 ""}
