=====
SETUP
20.061
21.300
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_540
9.709
10.226
BUS/inst_mem/mux_inst_772
12.070
12.625
BUS/inst_mem/mux_inst_796
13.281
13.836
BUS/inst_mem/mux_inst_808
14.007
14.524
BUS/inst_mem/mux_inst_814
14.694
15.065
BUS/inst_mem/mux_inst_817
15.236
15.791
BUS/inst_mem/mux_inst_818
15.795
16.248
CPU/IF/pc_14_s6
17.826
18.288
CPU/IF/pc_14_s5
18.289
18.838
CPU/IF/pc_14_s4
19.011
19.566
CPU/IF/pc_14_s3
20.233
20.560
CPU/IF/pc_5_s1
21.300
=====
SETUP
20.061
21.300
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_540
9.709
10.226
BUS/inst_mem/mux_inst_772
12.070
12.625
BUS/inst_mem/mux_inst_796
13.281
13.836
BUS/inst_mem/mux_inst_808
14.007
14.524
BUS/inst_mem/mux_inst_814
14.694
15.065
BUS/inst_mem/mux_inst_817
15.236
15.791
BUS/inst_mem/mux_inst_818
15.795
16.248
CPU/IF/pc_14_s6
17.826
18.288
CPU/IF/pc_14_s5
18.289
18.838
CPU/IF/pc_14_s4
19.011
19.566
CPU/IF/pc_14_s3
20.233
20.560
CPU/IF/pc_6_s1
21.300
=====
SETUP
20.082
21.279
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_540
9.709
10.226
BUS/inst_mem/mux_inst_772
12.070
12.625
BUS/inst_mem/mux_inst_796
13.281
13.836
BUS/inst_mem/mux_inst_808
14.007
14.524
BUS/inst_mem/mux_inst_814
14.694
15.065
BUS/inst_mem/mux_inst_817
15.236
15.791
BUS/inst_mem/mux_inst_818
15.795
16.248
CPU/IF/pc_14_s6
17.826
18.288
CPU/IF/pc_14_s5
18.289
18.838
CPU/IF/pc_14_s4
19.011
19.566
CPU/IF/pc_14_s3
20.233
20.560
CPU/IF/pc_9_s1
21.279
=====
SETUP
20.178
21.184
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_540
9.709
10.226
BUS/inst_mem/mux_inst_772
12.070
12.625
BUS/inst_mem/mux_inst_796
13.281
13.836
BUS/inst_mem/mux_inst_808
14.007
14.524
BUS/inst_mem/mux_inst_814
14.694
15.065
BUS/inst_mem/mux_inst_817
15.236
15.791
BUS/inst_mem/mux_inst_818
15.795
16.248
CPU/IF/pc_14_s6
17.826
18.288
CPU/IF/pc_14_s5
18.289
18.838
CPU/IF/pc_14_s4
19.011
19.566
CPU/IF/pc_14_s3
20.233
20.560
CPU/IF/pc_8_s1
21.184
=====
SETUP
20.247
21.114
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_540
9.709
10.226
BUS/inst_mem/mux_inst_772
12.070
12.625
BUS/inst_mem/mux_inst_796
13.281
13.836
BUS/inst_mem/mux_inst_808
14.007
14.524
BUS/inst_mem/mux_inst_814
14.694
15.065
BUS/inst_mem/mux_inst_817
15.236
15.791
BUS/inst_mem/mux_inst_818
15.795
16.248
CPU/IF/pc_14_s6
17.826
18.288
CPU/IF/pc_14_s5
18.289
18.838
CPU/IF/pc_14_s4
19.011
19.566
CPU/IF/pc_14_s3
20.233
20.560
CPU/IF/pc_0_s1
21.114
=====
SETUP
20.247
21.114
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_540
9.709
10.226
BUS/inst_mem/mux_inst_772
12.070
12.625
BUS/inst_mem/mux_inst_796
13.281
13.836
BUS/inst_mem/mux_inst_808
14.007
14.524
BUS/inst_mem/mux_inst_814
14.694
15.065
BUS/inst_mem/mux_inst_817
15.236
15.791
BUS/inst_mem/mux_inst_818
15.795
16.248
CPU/IF/pc_14_s6
17.826
18.288
CPU/IF/pc_14_s5
18.289
18.838
CPU/IF/pc_14_s4
19.011
19.566
CPU/IF/pc_14_s3
20.233
20.560
CPU/IF/pc_1_s1
21.114
=====
SETUP
20.247
21.114
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_540
9.709
10.226
BUS/inst_mem/mux_inst_772
12.070
12.625
BUS/inst_mem/mux_inst_796
13.281
13.836
BUS/inst_mem/mux_inst_808
14.007
14.524
BUS/inst_mem/mux_inst_814
14.694
15.065
BUS/inst_mem/mux_inst_817
15.236
15.791
BUS/inst_mem/mux_inst_818
15.795
16.248
CPU/IF/pc_14_s6
17.826
18.288
CPU/IF/pc_14_s5
18.289
18.838
CPU/IF/pc_14_s4
19.011
19.566
CPU/IF/pc_14_s3
20.233
20.560
CPU/IF/pc_4_s1
21.114
=====
SETUP
20.280
21.082
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_540
9.709
10.226
BUS/inst_mem/mux_inst_772
12.070
12.625
BUS/inst_mem/mux_inst_796
13.281
13.836
BUS/inst_mem/mux_inst_808
14.007
14.524
BUS/inst_mem/mux_inst_814
14.694
15.065
BUS/inst_mem/mux_inst_817
15.236
15.791
BUS/inst_mem/mux_inst_818
15.795
16.248
CPU/IF/pc_14_s6
17.826
18.288
CPU/IF/pc_14_s5
18.289
18.838
CPU/IF/pc_14_s4
19.011
19.566
CPU/IF/pc_14_s3
20.233
20.560
CPU/IF/pc_2_s1
21.082
=====
SETUP
20.280
21.082
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_540
9.709
10.226
BUS/inst_mem/mux_inst_772
12.070
12.625
BUS/inst_mem/mux_inst_796
13.281
13.836
BUS/inst_mem/mux_inst_808
14.007
14.524
BUS/inst_mem/mux_inst_814
14.694
15.065
BUS/inst_mem/mux_inst_817
15.236
15.791
BUS/inst_mem/mux_inst_818
15.795
16.248
CPU/IF/pc_14_s6
17.826
18.288
CPU/IF/pc_14_s5
18.289
18.838
CPU/IF/pc_14_s4
19.011
19.566
CPU/IF/pc_14_s3
20.233
20.560
CPU/IF/pc_3_s1
21.082
=====
SETUP
20.280
21.082
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_540
9.709
10.226
BUS/inst_mem/mux_inst_772
12.070
12.625
BUS/inst_mem/mux_inst_796
13.281
13.836
BUS/inst_mem/mux_inst_808
14.007
14.524
BUS/inst_mem/mux_inst_814
14.694
15.065
BUS/inst_mem/mux_inst_817
15.236
15.791
BUS/inst_mem/mux_inst_818
15.795
16.248
CPU/IF/pc_14_s6
17.826
18.288
CPU/IF/pc_14_s5
18.289
18.838
CPU/IF/pc_14_s4
19.011
19.566
CPU/IF/pc_14_s3
20.233
20.560
CPU/IF/pc_7_s1
21.082
=====
SETUP
21.071
20.291
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_4_s1
17.288
17.741
CPU/WB/EX_WB_data_4_s0
18.160
18.531
CPU/Reg/ID_RS_4_s
19.742
20.291
CPU/ID_EX/EX_RS_4_s0
20.291
=====
SETUP
21.106
20.255
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_2_s2
17.294
17.747
CPU/WB/EX_WB_data_2_s0
18.412
18.929
CPU/Reg/ID_RS_2_s
19.793
20.255
CPU/ID_EX/EX_RS_2_s0
20.255
=====
SETUP
21.106
20.255
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_2_s2
17.294
17.747
CPU/WB/EX_WB_data_2_s0
18.412
18.929
CPU/Reg/ID_RD_2_s
19.793
20.255
CPU/ID_EX/EX_RD_2_s0
20.255
=====
SETUP
21.223
20.138
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_5_s1
17.288
17.741
CPU/WB/EX_WB_data_5_s0
18.237
18.792
CPU/Reg/ID_RS_5_s
19.589
20.138
CPU/ID_EX/EX_RS_5_s0
20.138
=====
SETUP
21.233
20.129
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_1_s1
17.227
17.782
CPU/WB/EX_WB_data_1_s0
18.199
18.716
CPU/Reg/ID_RS_1_s
19.559
20.129
CPU/ID_EX/EX_RS_1_s0
20.129
=====
SETUP
21.250
20.111
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_4_s1
17.288
17.741
CPU/WB/EX_WB_data_4_s0
18.160
18.531
CPU/Reg/ID_RD_4_s
19.649
20.111
CPU/ID_EX/EX_RD_4_s0
20.111
=====
SETUP
21.298
20.063
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_13_s1
17.195
17.657
CPU/WB/EX_WB_data_13_s0
17.831
18.386
CPU/Reg/ID_RS_13_s
19.493
20.063
CPU/ID_EX/EX_RS_13_s0
20.063
=====
SETUP
21.298
20.063
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_13_s1
17.195
17.657
CPU/WB/EX_WB_data_13_s0
17.831
18.386
CPU/Reg/ID_RD_13_s
19.493
20.063
CPU/ID_EX/EX_RD_13_s0
20.063
=====
SETUP
21.329
20.032
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_7_s1
17.195
17.744
CPU/WB/EX_WB_data_7_s0
17.920
18.475
CPU/Reg/ID_RS_7_s
19.462
20.032
CPU/ID_EX/EX_RS_7_s0
20.032
=====
SETUP
21.331
20.030
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_10_s1
17.195
17.648
CPU/WB/EX_WB_data_10_s0
18.216
18.771
CPU/Reg/ID_RS_10_s
19.568
20.030
CPU/ID_EX/EX_RS_10_s0
20.030
=====
SETUP
21.331
20.030
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_10_s1
17.195
17.648
CPU/WB/EX_WB_data_10_s0
18.216
18.771
CPU/Reg/ID_RD_10_s
19.568
20.030
CPU/ID_EX/EX_RD_10_s0
20.030
=====
SETUP
21.356
20.005
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_0_s2
17.288
17.741
CPU/WB/EX_WB_data_0_s0
18.385
18.940
CPU/Reg/ID_RS_0_s
19.634
20.005
CPU/ID_EX/EX_RS_0_s0
20.005
=====
SETUP
21.356
20.005
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_0_s2
17.288
17.741
CPU/WB/EX_WB_data_0_s0
18.385
18.940
CPU/Reg/ID_RD_0_s
19.634
20.005
CPU/ID_EX/EX_RD_0_s0
20.005
=====
SETUP
21.368
19.994
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_9_s2
17.211
17.728
CPU/WB/EX_WB_data_9_s0
18.145
18.662
CPU/Reg/ID_RS_9_s
19.532
19.994
CPU/ID_EX/EX_RS_9_s0
19.994
=====
SETUP
21.395
19.967
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.287
5.842
CPU/EX/ALU/Bin_3_s2
6.813
7.383
CPU/EX/ALU/Bin_5_s1
7.559
8.129
CPU/EX/ALU/Bin_8_s1
8.304
8.853
CPU/EX/ALU/Bin_15_s2
8.857
9.412
CPU/EX/ALU/Bin_14_s3
10.073
10.622
CPU/EX/ALU/Bin_12_s1
10.798
11.353
CPU/EX/ALU/addOut_12_s
11.749
12.120
CPU/EX/ALU/addOut_13_s
12.120
12.590
CPU/WB/EX_WB_data_13_s6
12.987
13.449
CPU/WB/EX_WB_data_13_s4
13.451
13.822
CPU/WB/EX_WB_data_15_s13
14.239
14.692
CPU/WB/EX_WB_data_15_s9
14.939
15.456
CPU/WB/EX_WB_data_15_s4
16.141
16.512
CPU/WB/EX_WB_data_6_s1
17.294
17.747
CPU/WB/EX_WB_data_6_s0
18.166
18.537
CPU/Reg/ID_RS_6_s
19.505
19.967
CPU/ID_EX/EX_RS_6_s0
19.967
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_6_s0
2.903
3.105
BUS/UART/u_uart_recv/n77_s1
3.108
3.340
BUS/UART/u_uart_recv/clk_cnt_6_s0
3.340
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_4_s0
2.903
3.105
BUS/UART/u_uart_recv/n79_s1
3.109
3.341
BUS/UART/u_uart_recv/clk_cnt_4_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/tx_cnt_2_s1
2.903
3.105
BUS/UART/u_uart_send/n136_s1
3.109
3.341
BUS/UART/u_uart_send/tx_cnt_2_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_0_s0
2.903
3.105
BUS/UART/u_uart_send/n104_s7
3.109
3.341
BUS/UART/u_uart_send/clk_cnt_0_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_2_s0
2.903
3.105
BUS/UART/u_uart_send/n102_s1
3.109
3.341
BUS/UART/u_uart_send/clk_cnt_2_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_1_s1
2.903
3.105
CPU/IF/n41_s0
3.109
3.341
CPU/IF/pc_1_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_2_s1
2.903
3.105
CPU/IF/n40_s0
3.109
3.341
CPU/IF/pc_2_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_4_s1
2.903
3.105
CPU/IF/n38_s0
3.109
3.341
CPU/IF/pc_4_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_6_s1
2.903
3.105
CPU/IF/n36_s0
3.109
3.341
CPU/IF/pc_6_s1
3.341
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_5_s0
2.903
3.105
BUS/UART/u_uart_recv/n78_s3
3.110
3.342
BUS/UART/u_uart_recv/clk_cnt_5_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_5_s0
2.903
3.105
BUS/UART/u_uart_send/n99_s1
3.110
3.342
BUS/UART/u_uart_send/clk_cnt_5_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_9_s1
2.903
3.105
CPU/IF/n33_s2
3.110
3.342
CPU/IF/pc_9_s1
3.342
=====
HOLD
0.429
3.343
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/tx_cnt_0_s3
2.903
3.105
BUS/UART/u_uart_send/n138_s4
3.111
3.343
BUS/UART/u_uart_send/tx_cnt_0_s3
3.343
=====
HOLD
0.429
3.343
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_8_s1
2.903
3.105
CPU/IF/n34_s2
3.111
3.343
CPU/IF/pc_8_s1
3.343
=====
HOLD
0.430
3.345
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/rx_cnt_0_s1
2.903
3.105
BUS/UART/u_uart_recv/n117_s2
3.113
3.345
BUS/UART/u_uart_recv/rx_cnt_0_s1
3.345
=====
HOLD
0.430
3.345
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/rx_cnt_3_s1
2.903
3.105
BUS/UART/u_uart_recv/n114_s1
3.113
3.345
BUS/UART/u_uart_recv/rx_cnt_3_s1
3.345
=====
HOLD
0.451
3.364
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_2_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s
3.364
=====
HOLD
0.453
3.367
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_1_s
3.367
=====
HOLD
0.463
3.377
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_2_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_1_s
3.377
=====
HOLD
0.465
3.378
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_3_s
3.378
=====
HOLD
0.465
3.378
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_2_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_2_s
3.378
=====
HOLD
0.466
3.379
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s
3.379
=====
HOLD
0.483
3.398
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_0_s0
2.903
3.105
BUS/UART/u_uart_recv/n83_s8
3.108
3.398
BUS/UART/u_uart_recv/clk_cnt_0_s0
3.398
=====
HOLD
0.483
3.398
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_1_s0
2.903
3.105
BUS/UART/u_uart_send/n103_s1
3.108
3.398
BUS/UART/u_uart_send/clk_cnt_1_s0
3.398
=====
HOLD
0.486
3.400
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_3_s0
2.903
3.105
BUS/UART/u_uart_recv/n80_s3
3.110
3.400
BUS/UART/u_uart_recv/clk_cnt_3_s0
3.400
