`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Nov 17 2020 14:07:07 EST (Nov 17 2020 19:07:07 UTC)

module dut_Equal_6Ux6U_1U_4(in2, in1, out1);
  input [5:0] in2, in1;
  output out1;
  wire [5:0] in2, in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8;
  NOR4X1 g69(.A (n_7), .B (n_2), .C (n_5), .D (n_8), .Y (out1));
  OAI221X1 g70(.A0 (n_1), .A1 (in1[5]), .B0 (n_0), .B1 (in2[5]), .C0
       (n_6), .Y (n_8));
  NAND2X1 g71(.A (n_4), .B (n_3), .Y (n_7));
  XNOR2X1 g76(.A (in2[4]), .B (in1[4]), .Y (n_6));
  XOR2XL g73(.A (in2[0]), .B (in1[0]), .Y (n_5));
  XNOR2X1 g74(.A (in2[3]), .B (in1[3]), .Y (n_4));
  XNOR2X1 g72(.A (in2[2]), .B (in1[2]), .Y (n_3));
  XOR2XL g75(.A (in2[1]), .B (in1[1]), .Y (n_2));
  INVX1 g78(.A (in2[5]), .Y (n_1));
  INVX1 g77(.A (in1[5]), .Y (n_0));
endmodule


