#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat May 30 20:09:09 2015
# Process ID: 16864
# Log file: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/vivado.log
# Journal file: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/ip/design_1_DataWidthConvert_0_1/design_1_DataWidthConvert_0_1.upgrade_log'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:fixedio:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:fixedio_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:hpstatusctrl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:hpstatusctrl_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:interface:jtag:2.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:interface:jtag_rtl:2.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:usbctrl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:usbctrl_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'B:/Spira_Heaven/Xilinx/Vivado/2014.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:processing_system7:5.5'. The one found in IP location 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63' will take precedence over the same IP in locations: 
   b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Point/Point.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63
   b:/Spira_Heaven/Xilinx/Vivado/2014.4/data/ip/xilinx/processing_system7_v5_5
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 777.012 ; gain = 219.586
open_bd_design {B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:IICctrl:1.0 - IICctrl_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:Bram8x320x240:1.0 - Bram8x320x240_0
Adding component instance block -- dtysky.moe:F-I-L:ColorReversal:1.0 - ColorReversal_0
Adding component instance block -- dtysky.moe:F-I-L:ContrastTransform:1.0 - ContrastTransform_0
Adding component instance block -- dtysky.moe:F-I-L:FrameController:1.0 - FrameController_0
Adding component instance block -- dtysky.moe:F-I-L:Graying:1.0 - Graying_0
Adding component instance block -- dtysky.moe:F-I-L:LightnessTransform:1.0 - LightnessTransform_0
Adding component instance block -- dtysky.moe:F-I-L:Threshold:1.0 - Threshold_0
Adding component instance block -- dtysky.moe:F-I-L:VGA640x480:1.0 - VGA640x480_0
Adding component instance block -- dtysky:Image:DataDelay:1.0 - DataDelay_0
Adding component instance block -- dtysky.moe:F-I-L:FrameController:1.0 - FrameController_1
Adding component instance block -- xilinx.com:ip:Bram8x320x240:1.0 - Bram8x320x240_1
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_0
Adding component instance block -- dtysky:Image:Mux4:1.0 - Mux4_1
Adding component instance block -- xilinx.com:XUP:camCap:1.0 - camCap_0
Adding component instance block -- dtysky:Image:DataDelay:1.0 - DataDelay_1
Adding component instance block -- dtysky.moe:F-I-L:ColorRGB16toRGB24:1.0 - ColorRGB16toRGB24_0
Adding component instance block -- dtysky.moe:F-I-L:ColorBin2Channels:1.0 - ColorBin2Channels_0
Adding component instance block -- dtysky.moe:F-I-L:ColorGray2Channels:1.0 - ColorGray2Channels_0
Adding component instance block -- dtysky.moe:User:DataWidthConvert:1.0 - DataWidthConvert_0
Adding component instance block -- dtysky.moe:F-I-L:ColorRGB24toVGA:1.0 - ColorRGB24toVGA_0
Adding component instance block -- dtysky.moe:F-I-L:BoardInit_AXI:1.0 - BoardInit_AXI_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 792.789 ; gain = 0.000
delete_bd_objs [get_bd_nets ColorGray2Channels_0_channels] [get_bd_nets ColorRGB24toVGA_0_vga] [get_bd_cells ColorRGB24toVGA_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets ColorGray2Channels_0_channels] [get_bd_nets ColorRGB24toVGA_0_vga] [get_bd_cells ColorRGB24toVGA_0]'
delete_bd_objs [get_bd_nets BoardInit_AXI_0_sels] [get_bd_cells DataWidthConvert_0]
delete_bd_objs [get_bd_nets BoardInit_AXI_0_th1] [get_bd_nets Threshold_0_out_data] [get_bd_nets BoardInit_AXI_0_th_mode] [get_bd_nets BoardInit_AXI_0_th2] [get_bd_nets Threshold_0_out_ready] [get_bd_cells Threshold_0]
delete_bd_objs [get_bd_nets ColorBin2Channels_0_channels] [get_bd_cells ColorBin2Channels_0]
delete_bd_objs [get_bd_nets BoardInit_AXI_0_lm_gain] [get_bd_nets LightnessTransform_0_out_ready] [get_bd_nets LightnessTransform_0_out_data] [get_bd_cells LightnessTransform_0]
delete_bd_objs [get_bd_nets BoardInit_AXI_0_ct_scale] [get_bd_nets ContrastTransform_0_out_ready] [get_bd_nets ContrastTransform_0_out_data] [get_bd_cells ContrastTransform_0]
delete_bd_objs [get_bd_nets FrameController_0_out_ready] [get_bd_nets FrameController_0_out_data] [get_bd_nets ColorReversal_0_out_ready] [get_bd_nets ColorReversal_0_out_data] [get_bd_cells ColorReversal_0]
save_bd_design
WARNING: [BD 41-597] NET <DataWidthConvert_0_o> has no source
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:ErosionDilationBin:1.0 ErosionDilationBin_0
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:MatchTemplateBin:1.0 MatchTemplateBin_0
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:MeanFilter:1.0 MeanFilter_0
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:RankFifter:1.0 RankFifter_0
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:RowsGenerator:1.0 RowsGenerator_0
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:ThresholdLocal:1.0 ThresholdLocal_0
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:WindowGenerator:1.0 WindowGenerator_0
endgroup
set_property location {5.5 2005 -1} [get_bd_cells ErosionDilationBin_0]
set_property location {6 2089 883} [get_bd_cells RankFifter_0]
set_property location {6 2034 558} [get_bd_cells RowsGenerator_0]
set_property location {5 1799 664} [get_bd_cells MeanFilter_0]
set_property location {6 1951 281} [get_bd_cells WindowGenerator_0]
set_property location {5 1785 312} [get_bd_cells ThresholdLocal_0]
set_property location {5 1819 577} [get_bd_cells MeanFilter_0]
set_property location {5 1786 318} [get_bd_cells ThresholdLocal_0]
set_property location {5 1789 568} [get_bd_cells MeanFilter_0]
set_property location {6 2113 1163} [get_bd_cells RankFifter_0]
set_property location {5.5 1900 992} [get_bd_cells MatchTemplateBin_0]
set_property location {5.5 1925 977} [get_bd_cells MatchTemplateBin_0]
set_property location {5.5 1887 -217} [get_bd_cells ThresholdLocal_0]
set_property location {6 2081 876} [get_bd_cells MeanFilter_0]
set_property location {4.5 1814 672} [get_bd_cells RowsGenerator_0]
set_property location {5 1787 1057} [get_bd_cells RowsGenerator_0]
set_property location {5 1792 1087} [get_bd_cells RowsGenerator_0]
set_property location {5 1810 1078} [get_bd_cells RowsGenerator_0]
connect_bd_net [get_bd_pins FrameController_0/out_ready] [get_bd_pins RowsGenerator_0/in_enable]
connect_bd_net [get_bd_pins FrameController_0/out_data] [get_bd_pins RowsGenerator_0/in_data]
set_property location {6 2145 1073} [get_bd_cells WindowGenerator_0]
startgroup
set_property -dict [list CONFIG.window_width {3} CONFIG.window_width_half {1}] [get_bd_cells WindowGenerator_0]
endgroup
connect_bd_net [get_bd_pins RowsGenerator_0/out_ready] [get_bd_pins WindowGenerator_0/in_enable]
connect_bd_net [get_bd_pins RowsGenerator_0/out_data] [get_bd_pins WindowGenerator_0/in_data]
set_property location {6 2072 1059} [get_bd_cells WindowGenerator_0]
set_property location {5 1819 903} [get_bd_cells WindowGenerator_0]
set_property location {7 2271 1197} [get_bd_cells MatchTemplateBin_0]
set_property location {6 2096 755} [get_bd_cells MeanFilter_0]
set_property location {6 2076 723} [get_bd_cells MeanFilter_0]
set_property location {6 2129 329} [get_bd_cells RankFifter_0]
set_property location {6 2088 514} [get_bd_cells RankFifter_0]
set_property location {6 2088 544} [get_bd_cells RankFifter_0]
set_property location {6 2091 748} [get_bd_cells MeanFilter_0]
startgroup
create_bd_cell -type ip -vlnv dtysky:User:DataSplit4:1.0 DataSplit4_0
endgroup
set_property -dict [list CONFIG.data_width {2}] [get_bd_cells DataSplit4_0]
set_property location {5 1830 398} [get_bd_cells DataSplit4_0]
set_property location {5 1859 592} [get_bd_cells RankFifter_0]
set_property location {4.5 1700 393} [get_bd_cells DataSplit4_0]
set_property location {7 2179 755} [get_bd_cells MeanFilter_0]
set_property location {7 2198 910} [get_bd_cells RankFifter_0]
set_property location {6 1866 590} [get_bd_cells WindowGenerator_0]
set_property location {6 1933 813} [get_bd_cells RowsGenerator_0]
set_property location {6 1843 809} [get_bd_cells RowsGenerator_0]
set_property location {7 2226 569} [get_bd_cells MeanFilter_0]
set_property location {7 2233 797} [get_bd_cells RankFifter_0]
set_property location {7 2196 592} [get_bd_cells MeanFilter_0]
connect_bd_net [get_bd_pins WindowGenerator_0/out_ready] [get_bd_pins MeanFilter_0/in_enable]
connect_bd_net -net [get_bd_nets WindowGenerator_0_out_ready] [get_bd_pins RankFifter_0/in_enable] [get_bd_pins WindowGenerator_0/out_ready]
connect_bd_net [get_bd_pins WindowGenerator_0/out_data] [get_bd_pins MeanFilter_0/in_data]
connect_bd_net -net [get_bd_nets WindowGenerator_0_out_data] [get_bd_pins RankFifter_0/in_data] [get_bd_pins WindowGenerator_0/out_data]
set_property location {8.5 2568 443} [get_bd_cells ErosionDilationBin_0]
set_property location {8.5 2562 444} [get_bd_cells ErosionDilationBin_0]
set_property location {8 2537 419} [get_bd_cells ErosionDilationBin_0]
set_property location {8 2440 987} [get_bd_cells MatchTemplateBin_0]
set_property location {8 2450 461} [get_bd_cells ErosionDilationBin_0]
set_property location {8 2448 634} [get_bd_cells ThresholdLocal_0]
set_property location {8 2461 389} [get_bd_cells ThresholdLocal_0]
set_property location {5.5 1801 703} [get_bd_cells RowsGenerator_0]
set_property location {6 1934 407} [get_bd_cells WindowGenerator_0]
set_property location {6 1920 517} [get_bd_cells WindowGenerator_0]
set_property location {6 1971 197} [get_bd_cells MeanFilter_0]
set_property location {6 1982 360} [get_bd_cells RankFifter_0]
copy_bd_objs /  [get_bd_cells {RowsGenerator_0}]
set_property location {6.5 2538 919} [get_bd_cells RowsGenerator_1]
copy_bd_objs /  [get_bd_cells {WindowGenerator_0}]
set_property location {8 2818 991} [get_bd_cells WindowGenerator_1]
set_property location {6.5 2392 678} [get_bd_cells RowsGenerator_1]
set_property location {7 2441 518} [get_bd_cells WindowGenerator_1]
set_property location {7 2389 725} [get_bd_cells RowsGenerator_1]
set_property location {7 2385 563} [get_bd_cells WindowGenerator_1]
set_property location {7 2434 331} [get_bd_cells ThresholdLocal_0]
set_property location {7.5 2696 399} [get_bd_cells ThresholdLocal_0]
set_property location {6.5 2302 329} [get_bd_cells WindowGenerator_1]
set_property location {7 2309 504} [get_bd_cells RowsGenerator_1]
set_property location {7.5 2662 163} [get_bd_cells ErosionDilationBin_0]
set_property location {8 2709 401} [get_bd_cells ThresholdLocal_0]
set_property location {8 2701 665} [get_bd_cells MatchTemplateBin_0]
save_bd_design
WARNING: [BD 41-597] NET <DataWidthConvert_0_o> has no source
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
delete_bd_objs [get_bd_cells MatchTemplateBin_0]
set_property location {8 2667 601} [get_bd_cells ThresholdLocal_0]
set_property location {8 2682 324} [get_bd_cells ErosionDilationBin_0]
set_property location {8 2661 268} [get_bd_cells ErosionDilationBin_0]
set_property location {7 2306 669} [get_bd_cells RowsGenerator_1]
set_property location {7 2311 459} [get_bd_cells WindowGenerator_1]
set_property location {7 2338 221} [get_bd_cells ErosionDilationBin_0]
set_property location {7 2300 447} [get_bd_cells WindowGenerator_1]
set_property location {8.5 2773 711} [get_bd_cells ThresholdLocal_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:Bram1x320x240:1.0 Bram1x320x240_0
endgroup
set_property location {8.5 2587 243} [get_bd_cells Bram1x320x240_0]
startgroup
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:FrameController:1.0 FrameController_2
endgroup
startgroup
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:FrameController:1.0 FrameController_3
endgroup
set_property location {9.5 2942 440} [get_bd_cells ThresholdLocal_0]
set_property location {9 2894 225} [get_bd_cells ThresholdLocal_0]
set_property location {9 2886 657} [get_bd_cells ErosionDilationBin_0]
set_property location {7 2270 208} [get_bd_cells ThresholdLocal_0]
set_property location {9 2890 627} [get_bd_cells ErosionDilationBin_0]
set_property location {9 2940 613} [get_bd_cells ErosionDilationBin_0]
set_property location {9 2939 626} [get_bd_cells ErosionDilationBin_0]
copy_bd_objs /  [get_bd_cells {RowsGenerator_1 WindowGenerator_1}]
startgroup
set_property location {3 1194 951} [get_bd_cells WindowGenerator_2]
set_property location {10 3364 1011} [get_bd_cells RowsGenerator_2]
endgroup
set_property location {10 3239 859} [get_bd_cells WindowGenerator_2]
startgroup
set_property location {9 2890 449} [get_bd_cells RowsGenerator_2]
set_property location {9 2890 299} [get_bd_cells WindowGenerator_2]
endgroup
set_property location {9 2888 53} [get_bd_cells ErosionDilationBin_0]
startgroup
set_property location {9 2943 662} [get_bd_cells RowsGenerator_2]
set_property location {9 2943 482} [get_bd_cells WindowGenerator_2]
endgroup
set_property location {9 2938 264} [get_bd_cells ErosionDilationBin_0]
save_bd_design
WARNING: [BD 41-597] NET <DataWidthConvert_0_o> has no source
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
set_property location {5 1701 57} [get_bd_cells DataSplit4_0]
set_property location {7 2330 771} [get_bd_cells ThresholdLocal_0]
set_property location {7 2261 235} [get_bd_cells RowsGenerator_1]
set_property location {7 2315 654} [get_bd_cells ThresholdLocal_0]
connect_bd_net [get_bd_pins MeanFilter_0/out_ready] [get_bd_pins RowsGenerator_1/in_enable]
connect_bd_net [get_bd_pins MeanFilter_0/out_data] [get_bd_pins RowsGenerator_1/in_data]
connect_bd_net [get_bd_pins RowsGenerator_1/out_ready] [get_bd_pins WindowGenerator_1/in_enable]
connect_bd_net [get_bd_pins RowsGenerator_1/out_data] [get_bd_pins WindowGenerator_1/in_data]
connect_bd_net [get_bd_pins WindowGenerator_1/out_ready] [get_bd_pins ThresholdLocal_0/in_enable]
connect_bd_net [get_bd_pins WindowGenerator_1/out_data] [get_bd_pins ThresholdLocal_0/in_data]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins WindowGenerator_1/out_data] [get_bd_pins ThresholdLocal_0/in_data]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins WindowGenerator_1/out_ready] [get_bd_pins ThresholdLocal_0/in_enable]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins RowsGenerator_1/out_data] [get_bd_pins WindowGenerator_1/in_data]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins RowsGenerator_1/out_ready] [get_bd_pins WindowGenerator_1/in_enable]'
delete_bd_objs [get_bd_cells RowsGenerator_2]
delete_bd_objs [get_bd_cells WindowGenerator_2]
set_property location {9 2852 231} [get_bd_cells ErosionDilationBin_0]
set_property location {9 2897 450} [get_bd_cells WindowGenerator_1]
set_property location {9 2886 642} [get_bd_cells ThresholdLocal_0]
set_property location {7 2280 417} [get_bd_cells RowsGenerator_1]
delete_bd_objs [get_bd_nets MeanFilter_0_out_data]
delete_bd_objs [get_bd_nets MeanFilter_0_out_ready]
set_property location {9 2881 810} [get_bd_cells RowsGenerator_1]
set_property location {6.5 2339 257} [get_bd_cells Bram1x320x240_0]
set_property location {7 2404 472} [get_bd_cells FrameController_2]
set_property location {7 2396 662} [get_bd_cells FrameController_3]
set_property location {7 2337 94} [get_bd_cells ErosionDilationBin_0]
set_property location {7 2338 772} [get_bd_cells FrameController_3]
set_property location {7.5 2623 706} [get_bd_cells FrameController_2]
set_property location {8 2555 560} [get_bd_cells FrameController_3]
set_property location {7 2389 692} [get_bd_cells FrameController_2]
set_property location {7 2342 457} [get_bd_cells Bram1x320x240_0]
set_property location {7 2334 222} [get_bd_cells ErosionDilationBin_0]
set_property location {8 2579 729} [get_bd_cells Bram1x320x240_0]
set_property location {7 2338 435} [get_bd_cells FrameController_2]
set_property location {7 2404 607} [get_bd_cells Bram1x320x240_0]
set_property location {7 2343 78} [get_bd_cells ErosionDilationBin_0]
set_property location {7 2335 290} [get_bd_cells FrameController_2]
set_property location {7 2346 487} [get_bd_cells Bram1x320x240_0]
set_property location {7 2412 686} [get_bd_cells FrameController_3]
set_property -dict [list CONFIG.wr_mode {1}] [get_bd_cells FrameController_3]
set_property location {8 2864 241} [get_bd_cells ErosionDilationBin_0]
set_property location {7 2365 70} [get_bd_cells ThresholdLocal_0]
set_property -dict [list CONFIG.in_window_width {3}] [get_bd_cells ThresholdLocal_0]
connect_bd_net -net [get_bd_nets WindowGenerator_0_out_data] [get_bd_pins ThresholdLocal_0/in_data] [get_bd_pins WindowGenerator_0/out_data]
connect_bd_net -net [get_bd_nets WindowGenerator_0_out_ready] [get_bd_pins ThresholdLocal_0/in_enable] [get_bd_pins WindowGenerator_0/out_ready]
startgroup
create_bd_cell -type ip -vlnv dtysky:user:Mux2:1.0 Mux2_0
endgroup
set_property location {6.5 2169 329} [get_bd_cells Mux2_0]
set_property location {7 2216 172} [get_bd_cells Mux2_0]
startgroup
create_bd_cell -type ip -vlnv dtysky:user:Mux2:1.0 Mux2_1
endgroup
set_property -dict [list CONFIG.data_width {1}] [get_bd_cells Mux2_0]
connect_bd_net [get_bd_pins MeanFilter_0/out_ready] [get_bd_pins Mux2_0/i0]
connect_bd_net [get_bd_pins RankFifter_0/out_ready] [get_bd_pins Mux2_0/i1]
set_property -dict [list CONFIG.data_width {4}] [get_bd_cells DataSplit4_0]
connect_bd_net [get_bd_pins DataSplit4_0/o0] [get_bd_pins Mux2_0/sel]
connect_bd_net -net [get_bd_nets DataSplit4_0_o0] [get_bd_pins Mux2_1/sel] [get_bd_pins DataSplit4_0/o0]
connect_bd_net [get_bd_pins RankFifter_0/out_data] [get_bd_pins Mux2_1/i1]
connect_bd_net [get_bd_pins MeanFilter_0/out_data] [get_bd_pins Mux2_1/i0]
connect_bd_net [get_bd_pins Mux2_0/o] [get_bd_pins ThresholdLocal_0/ref_enable]
connect_bd_net [get_bd_pins Mux2_1/o] [get_bd_pins ThresholdLocal_0/ref_data]
save_bd_design
WARNING: [BD 41-597] NET <DataWidthConvert_0_o> has no source
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
set_property location {5 1746 88} [get_bd_cells DataSplit4_0]
set_property location {5 1722 650} [get_bd_cells DataSplit4_0]
connect_bd_net [get_bd_pins BoardInit_AXI_0/sels] [get_bd_pins DataSplit4_0/i]
connect_bd_net [get_bd_pins ThresholdLocal_0/out_ready] [get_bd_pins FrameController_2/in_enable]
connect_bd_net [get_bd_pins ThresholdLocal_0/out_data] [get_bd_pins FrameController_2/in_data]
connect_bd_net [get_bd_pins FrameController_2/out_data] [get_bd_pins Bram1x320x240_0/addra]
connect_bd_net [get_bd_pins FrameController_2/out_ready] [get_bd_pins Bram1x320x240_0/dina]
delete_bd_objs [get_bd_nets FrameController_2_out_data]
delete_bd_objs [get_bd_nets FrameController_2_out_ready]
connect_bd_net [get_bd_pins FrameController_2/out_ready] [get_bd_pins Bram1x320x240_0/wea]
connect_bd_net [get_bd_pins FrameController_2/out_data] [get_bd_pins Bram1x320x240_0/dina]
connect_bd_net [get_bd_pins FrameController_2/ram_addr] [get_bd_pins Bram1x320x240_0/addra]
connect_bd_net [get_bd_pins Bram1x320x240_0/doutb] [get_bd_pins FrameController_3/in_enable]
connect_bd_net [get_bd_pins Bram1x320x240_0/addrb] [get_bd_pins FrameController_3/ram_addr]
startgroup
set_property -dict [list CONFIG.data_width {1}] [get_bd_cells FrameController_3]
endgroup
startgroup
set_property -dict [list CONFIG.data_width {1}] [get_bd_cells FrameController_2]
endgroup
delete_bd_objs [get_bd_nets Bram1x320x240_0_doutb]
connect_bd_net [get_bd_pins Bram1x320x240_0/doutb] [get_bd_pins FrameController_3/in_data]
startgroup
endgroup
delete_bd_objs [get_bd_nets ThresholdLocal_0_out_ready] [get_bd_nets ThresholdLocal_0_out_data] [get_bd_nets FrameController_2_out_ready] [get_bd_nets FrameController_2_out_data] [get_bd_nets FrameController_2_ram_addr] [get_bd_cells FrameController_2]
delete_bd_objs [get_bd_nets Mux2_0_o] [get_bd_nets Mux2_1_o] [get_bd_cells ThresholdLocal_0]
delete_bd_objs [get_bd_nets Bram1x320x240_0_doutb] [get_bd_nets FrameController_3_ram_addr] [get_bd_cells Bram1x320x240_0]
delete_bd_objs [get_bd_cells FrameController_3]
set_property location {8.5 2581 157} [get_bd_cells ErosionDilationBin_0]
set_property location {7 2285 532} [get_bd_cells Mux2_1]
undo
INFO: [Common 17-17] undo 'set_property location {7 2285 532} [get_bd_cells Mux2_1]'
undo
INFO: [Common 17-17] undo 'set_property location {8.5 2581 157} [get_bd_cells ErosionDilationBin_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells FrameController_3]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets Bram1x320x240_0_doutb] [get_bd_nets FrameController_3_ram_addr] [get_bd_cells Bram1x320x240_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets Mux2_0_o] [get_bd_nets Mux2_1_o] [get_bd_cells ThresholdLocal_0]'
set_property location {7.5 2554 134} [get_bd_cells ThresholdLocal_0]
set_property location {7 2259 526} [get_bd_cells Mux2_1]
set_property location {7 2292 312} [get_bd_cells ThresholdLocal_0]
set_property location {7 2298 551} [get_bd_cells Mux2_1]
set_property location {7.5 2617 306} [get_bd_cells ErosionDilationBin_0]
set_property location {8 2649 314} [get_bd_cells ErosionDilationBin_0]
set_property location {8 2687 136} [get_bd_cells WindowGenerator_1]
set_property location {8 2660 315} [get_bd_cells ErosionDilationBin_0]
set_property location {7 2303 379} [get_bd_cells ThresholdLocal_0]
set_property location {7 2306 222} [get_bd_cells Mux2_1]
set_property location {7 2306 493} [get_bd_cells ThresholdLocal_0]
set_property location {7 2284 309} [get_bd_cells Mux2_1]
set_property location {8 2640 281} [get_bd_cells ErosionDilationBin_0]
set_property location {8 2657 440} [get_bd_cells WindowGenerator_1]
set_property location {8 2589 620} [get_bd_cells RowsGenerator_1]
set_property location {8 2629 146} [get_bd_cells ErosionDilationBin_0]
set_property location {8 2617 338} [get_bd_cells WindowGenerator_1]
set_property location {8 2638 509} [get_bd_cells RowsGenerator_1]
connect_bd_net [get_bd_pins ThresholdLocal_0/out_data] [get_bd_pins RowsGenerator_1/in_data]
connect_bd_net [get_bd_pins ThresholdLocal_0/out_ready] [get_bd_pins RowsGenerator_1/in_enable]
startgroup
set_property -dict [list CONFIG.color_width {1}] [get_bd_cells RowsGenerator_1]
endgroup
set_property -dict [list CONFIG.color_width {1}] [get_bd_cells WindowGenerator_1]
connect_bd_net [get_bd_pins RowsGenerator_1/out_ready] [get_bd_pins WindowGenerator_1/in_enable]
connect_bd_net [get_bd_pins RowsGenerator_1/out_data] [get_bd_pins WindowGenerator_1/in_data]
connect_bd_net [get_bd_pins WindowGenerator_1/out_data] [get_bd_pins ErosionDilationBin_0/in_data]
connect_bd_net [get_bd_pins WindowGenerator_1/out_ready] [get_bd_pins ErosionDilationBin_0/in_enable]
set_property location {8.5 3291 241} [get_bd_cells Mux4_0]
set_property location {9 3341 620} [get_bd_cells Mux4_1]
set_property location {9.5 3414 621} [get_bd_cells Mux4_1]
set_property location {10 3448 245} [get_bd_cells Mux4_0]
startgroup
set_property -dict [list CONFIG.data_width {2}] [get_bd_cells DataSplit4_0]
endgroup
connect_bd_net -net [get_bd_nets DataWidthConvert_0_o] [get_bd_pins DataSplit4_0/o1]
connect_bd_net -net [get_bd_nets MeanFilter_0_out_ready] [get_bd_pins Mux4_0/i0] [get_bd_pins MeanFilter_0/out_ready]
connect_bd_net -net [get_bd_nets RankFifter_0_out_ready] [get_bd_pins Mux4_0/i1] [get_bd_pins RankFifter_0/out_ready]
connect_bd_net -net [get_bd_nets ThresholdLocal_0_out_ready] [get_bd_pins Mux4_0/i2] [get_bd_pins ThresholdLocal_0/out_ready]
connect_bd_net [get_bd_pins ErosionDilationBin_0/out_ready] [get_bd_pins Mux4_0/i3]
connect_bd_net [get_bd_pins ErosionDilationBin_0/out_data] [get_bd_pins Mux4_1/i3]
connect_bd_net -net [get_bd_nets ThresholdLocal_0_out_data] [get_bd_pins Mux4_1/i2] [get_bd_pins ThresholdLocal_0/out_data]
delete_bd_objs [get_bd_nets ThresholdLocal_0_out_data]
delete_bd_objs [get_bd_nets ErosionDilationBin_0_out_data]
connect_bd_net -net [get_bd_nets MeanFilter_0_out_data] [get_bd_pins Mux4_1/i0] [get_bd_pins MeanFilter_0/out_data]
connect_bd_net -net [get_bd_nets RankFifter_0_out_data] [get_bd_pins Mux4_1/i1] [get_bd_pins RankFifter_0/out_data]
save_bd_design
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:ColorBin2Channels:1.0 ColorBin2Channels_0
endgroup
set_property location {9.5 3136 504} [get_bd_cells ColorBin2Channels_0]
set_property location {8.5 2987 520} [get_bd_cells ColorBin2Channels_0]
copy_bd_objs /  [get_bd_cells {ColorBin2Channels_0}]
set_property location {9 2996 698} [get_bd_cells ColorBin2Channels_1]
startgroup
set_property -dict [list CONFIG.data_width {1}] [get_bd_cells DataSplit4_0]
endgroup
delete_bd_objs [get_bd_nets DataWidthConvert_0_o]
startgroup
create_bd_cell -type ip -vlnv dtysky:User:DataCombin2:1.0 DataCombin2_0
endgroup
set_property location {5 1745 739} [get_bd_cells DataCombin2_0]
connect_bd_net [get_bd_pins DataSplit4_0/o1] [get_bd_pins DataCombin2_0/i0]
connect_bd_net [get_bd_pins DataSplit4_0/o2] [get_bd_pins DataCombin2_0/i1]
connect_bd_net [get_bd_pins DataCombin2_0/o] [get_bd_pins Mux4_0/sel]
connect_bd_net -net [get_bd_nets DataCombin2_0_o] [get_bd_pins ColorBin2Channels_1/b] [get_bd_pins DataCombin2_0/o]
undo
INFO: [Common 17-17] undo 'connect_bd_net -net [get_bd_nets DataCombin2_0_o] [get_bd_pins ColorBin2Channels_1/b] [get_bd_pins DataCombin2_0/o]'
connect_bd_net -net [get_bd_nets DataCombin2_0_o] [get_bd_pins Mux4_1/sel] [get_bd_pins DataCombin2_0/o]
save_bd_design
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
set_property location {8.5 2866 209} [get_bd_cells ColorBin2Channels_0]
set_property location {9 2851 262} [get_bd_cells ColorBin2Channels_1]
set_property location {9 2843 508} [get_bd_cells ColorBin2Channels_0]
connect_bd_net [get_bd_pins ErosionDilationBin_0/out_data] [get_bd_pins ColorBin2Channels_1/b]
connect_bd_net [get_bd_pins ThresholdLocal_0/out_data] [get_bd_pins ColorBin2Channels_0/b]
startgroup
set_property -dict [list CONFIG.color_channels {1}] [get_bd_cells ColorBin2Channels_1]
endgroup
startgroup
set_property -dict [list CONFIG.color_channels {1}] [get_bd_cells ColorBin2Channels_0]
endgroup
connect_bd_net [get_bd_pins ColorBin2Channels_1/channels] [get_bd_pins Mux4_1/i3]
connect_bd_net [get_bd_pins ColorBin2Channels_0/channels] [get_bd_pins Mux4_1/i2]
startgroup
set_property -dict [list CONFIG.row_init {1}] [get_bd_cells FrameController_1]
endgroup
save_bd_design
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
set_property location {9.5 3139 194} [get_bd_cells Mux4_0]
set_property location {10 3139 606} [get_bd_cells Mux4_1]
set_property location {10.5 3445 183} [get_bd_cells FrameController_1]
set_property location {11 3480 509} [get_bd_cells Bram8x320x240_1]
set_property location {11.5 3951 244} [get_bd_cells VGA640x480_0]
set_property location {12 4016 501} [get_bd_cells ColorGray2Channels_0]
set_property location {12 4064 611} [get_bd_cells ColorRGB24toVGA_0]
set_property location {12 4014 775} [get_bd_cells FrameController_3]
set_property location {12 3997 938} [get_bd_cells Bram1x320x240_0]
delete_bd_objs [get_bd_nets Bram1x320x240_0_doutb] [get_bd_nets FrameController_3_ram_addr] [get_bd_cells Bram1x320x240_0]
delete_bd_objs [get_bd_cells FrameController_3]
save_bd_design
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
connect_bd_net [get_bd_pins BoardInit_AXI_0/rank] [get_bd_pins RankFifter_0/rank]
connect_bd_net [get_bd_pins BoardInit_AXI_0/ed_mode] [get_bd_pins ErosionDilationBin_0/mode]
connect_bd_net [get_bd_pins BoardInit_AXI_0/ed_template] [get_bd_pins ErosionDilationBin_0/template]
save_bd_design
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins ErosionDilationBin_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins MeanFilter_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins RankFifter_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins RowsGenerator_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins RowsGenerator_1/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins ThresholdLocal_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins WindowGenerator_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins WindowGenerator_1/clk] [get_bd_pins clk_wiz_0/clk_out1]
endgroup
startgroup
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins ErosionDilationBin_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins MeanFilter_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins RankFifter_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins RowsGenerator_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins RowsGenerator_1/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins ThresholdLocal_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins WindowGenerator_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins WindowGenerator_1/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
endgroup
connect_bd_net -net [get_bd_nets ThresholdLocal_0_out_data] [get_bd_pins RowsGenerator_1/in_data] [get_bd_pins ThresholdLocal_0/out_data]
save_bd_design
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RankFifter_0/in_data'(200) to net 'WindowGenerator_0_out_data'(72) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/DataSplit4_0/i'(4) to net 'BoardInit_AXI_0_sels'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ErosionDilationBin_0/template'(9) to net 'BoardInit_AXI_0_ed_template'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block IICctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camCap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BoardInit_AXI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Graying_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA640x480_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_FrameController_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_FrameController_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_FrameController_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_FrameController_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB16toRGB24_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorGray2Channels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB24toVGA_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ErosionDilationBin_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ErosionDilationBin_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ErosionDilationBin_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_ErosionDilationBin_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ErosionDilationBin_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_MeanFilter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_MeanFilter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_MeanFilter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_MeanFilter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block MeanFilter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_RankFifter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RankFifter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RankFifter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_RankFifter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block RankFifter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_RowsGenerator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RowsGenerator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RowsGenerator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_RowsGenerator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RowsGenerator_0_0/Fifo4xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo4xWidthRows' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RowsGenerator_0_0/Fifo4xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo4xWidthRows' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RowsGenerator_0_0/Fifo12xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo12xWidthRows' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RowsGenerator_0_0/Fifo12xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo12xWidthRows' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RowsGenerator_0_0/Fifo8xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo8xWidthRows' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RowsGenerator_0_0/Fifo8xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo8xWidthRows' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RowsGenerator_0_0/Fifo1xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo1xWidthRows' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RowsGenerator_0_0/Fifo1xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo1xWidthRows' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block RowsGenerator_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ThresholdLocal_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ThresholdLocal_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ThresholdLocal_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_ThresholdLocal_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ThresholdLocal_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_WindowGenerator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_WindowGenerator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_WindowGenerator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_WindowGenerator_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block WindowGenerator_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_DataSplit4_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_DataSplit4_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_DataSplit4_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataSplit4_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_RowsGenerator_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RowsGenerator_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RowsGenerator_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_RowsGenerator_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RowsGenerator_0_1/Fifo4xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo4xWidthRows' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RowsGenerator_0_1/Fifo4xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo4xWidthRows' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RowsGenerator_0_1/Fifo12xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo12xWidthRows' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RowsGenerator_0_1/Fifo12xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo12xWidthRows' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RowsGenerator_0_1/Fifo8xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo8xWidthRows' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RowsGenerator_0_1/Fifo8xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo8xWidthRows' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RowsGenerator_0_1/Fifo1xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo1xWidthRows' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RowsGenerator_0_1/Fifo1xWidthRows'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'Fifo1xWidthRows' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block RowsGenerator_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_WindowGenerator_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_WindowGenerator_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_WindowGenerator_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_WindowGenerator_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block WindowGenerator_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Mux2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Mux2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Mux2_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Mux2_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Mux2_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Mux2_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ColorBin2Channels_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ColorBin2Channels_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ColorBin2Channels_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorBin2Channels_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_ColorBin2Channels_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_ColorBin2Channels_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_ColorBin2Channels_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorBin2Channels_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_DataCombin2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_DataCombin2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_DataCombin2_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataCombin2_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1085.250 ; gain = 136.270
startgroup
set_property -dict [list CONFIG.window_width {3} CONFIG.full_win_bits {2}] [get_bd_cells RankFifter_0]
endgroup
startgroup
set_property -dict [list CONFIG.window_width {3}] [get_bd_cells BoardInit_AXI_0]
endgroup
save_bd_design
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/DataSplit4_0/i'(4) to net 'BoardInit_AXI_0_sels'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RankFifter_0/rank'(2) to net 'BoardInit_AXI_0_rank'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block IICctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camCap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_BoardInit_AXI_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_BoardInit_AXI_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_BoardInit_AXI_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'design_1_BoardInit_AXI_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block BoardInit_AXI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Graying_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA640x480_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB16toRGB24_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorGray2Channels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB24toVGA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ErosionDilationBin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MeanFilter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_RankFifter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RankFifter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RankFifter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_RankFifter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block RankFifter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RowsGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ThresholdLocal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WindowGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataSplit4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RowsGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WindowGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorBin2Channels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorBin2Channels_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataCombin2_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.445 ; gain = 11.527
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:fixedio:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:fixedio_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:hpstatusctrl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:hpstatusctrl_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:interface:jtag:2.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:interface:jtag_rtl:2.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:usbctrl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:usbctrl_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter'.)
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:processing_system7:5.5'. The one found in IP location 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63' will take precedence over the same IP in locations: 
   b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Point/Point.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63
   b:/Spira_Heaven/Xilinx/Vivado/2014.4/data/ip/xilinx/processing_system7_v5_5
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.266 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv dtysky.moe:F-I-L:RankFifter:1.0 [get_ips  design_1_RankFifter_0_0]
Upgrading 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_RankFifter_0_0 (RankFifter_v1_0 1.0) from revision 3 to revision 4
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/ip/design_1_RankFifter_0_0/design_1_RankFifter_0_0.upgrade_log'.
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:RankFifter:1.0 RankFifter_1
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:RankFifter:1.0 RankFifter_1'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_nets BoardInit_AXI_0_rank] [get_bd_cells RankFifter_0]
startgroup
create_bd_cell -type ip -vlnv dtysky.moe:F-I-L:RankFifter:1.0 RankFifter_0
endgroup
connect_bd_net [get_bd_pins BoardInit_AXI_0/rank] [get_bd_pins RankFifter_0/rank]
connect_bd_net -net [get_bd_nets WindowGenerator_0_out_ready] [get_bd_pins RankFifter_0/in_enable] [get_bd_pins WindowGenerator_0/out_ready]
connect_bd_net -net [get_bd_nets WindowGenerator_0_out_data] [get_bd_pins RankFifter_0/in_data] [get_bd_pins WindowGenerator_0/out_data]
startgroup
set_property -dict [list CONFIG.window_width {3} CONFIG.full_win_bits {2}] [get_bd_cells RankFifter_0]
endgroup
connect_bd_net -net [get_bd_nets RankFifter_0_out_ready] [get_bd_pins RankFifter_0/out_ready]
connect_bd_net -net [get_bd_nets RankFifter_0_out_data] [get_bd_pins RankFifter_0/out_data]
save_bd_design
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
connect_bd_net -net [get_bd_nets BoardInit_AXI_0_rst_all_n] [get_bd_pins RankFifter_0/rst_n] [get_bd_pins BoardInit_AXI_0/rst_all_n]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins RankFifter_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:fixedio:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:fixedio_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:hpstatusctrl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:hpstatusctrl_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:interface:jtag:2.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:interface:jtag_rtl:2.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:usbctrl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:usbctrl_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter'.)
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:processing_system7:5.5'. The one found in IP location 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63' will take precedence over the same IP in locations: 
   b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Point/Point.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63
   b:/Spira_Heaven/Xilinx/Vivado/2014.4/data/ip/xilinx/processing_system7_v5_5
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1189.691 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv dtysky.moe:F-I-L:RankFifter:1.0 [get_ips  design_1_RankFifter_0_1]
Upgrading 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_RankFifter_0_1 (RankFifter_v1_0 1.0) from revision 4 to revision 5
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'design_1_RankFifter_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/ip/design_1_RankFifter_0_1/design_1_RankFifter_0_1.upgrade_log'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'design_1_RankFifter_0_1' has identified issues that may require user intervention. Please review the upgrade log 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/ip/design_1_RankFifter_0_1/design_1_RankFifter_0_1.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
generate_target all [get_files  B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/DataSplit4_0/i'(4) to net 'BoardInit_AXI_0_sels'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block IICctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camCap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BoardInit_AXI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Graying_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA640x480_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB16toRGB24_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorGray2Channels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB24toVGA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ErosionDilationBin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MeanFilter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RowsGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ThresholdLocal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WindowGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataSplit4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RowsGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WindowGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorBin2Channels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorBin2Channels_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataCombin2_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_RankFifter_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RankFifter_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RankFifter_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_RankFifter_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block RankFifter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1189.691 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Sat May 30 20:55:04 2015] Launched synth_1...
Run output will be captured here: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.runs/synth_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
[Sat May 30 21:16:42 2015] Launched impl_1...
Run output will be captured here: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.runs/impl_1/runme.log
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:fixedio:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:fixedio_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:hpstatusctrl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:hpstatusctrl_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:interface:jtag:2.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:interface:jtag_rtl:2.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_processing_system7:usbctrl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_processing_system7:usbctrl_rtl:1.0' found within IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'b:/Complex_Mind/FPGA-Imaging-Library/Master' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter'.)
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:processing_system7:5.5'. The one found in IP location 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63' will take precedence over the same IP in locations: 
   b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/Point/Point.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63
   b:/Spira_Heaven/Xilinx/Vivado/2014.4/data/ip/xilinx/processing_system7_v5_5
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1207.500 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv dtysky.moe:F-I-L:RankFifter:1.0 [get_ips  design_1_RankFifter_0_1]
Upgrading 'B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_RankFifter_0_1 (RankFifter_v1_0 1.0) from revision 5 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'b:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/ip/design_1_RankFifter_0_1/design_1_RankFifter_0_1.upgrade_log'.
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
generate_target all [get_files  B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/DataSplit4_0/i'(4) to net 'BoardInit_AXI_0_sels'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block IICctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camCap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BoardInit_AXI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Graying_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA640x480_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrameController_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram8x320x240_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataDelay_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB16toRGB24_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorGray2Channels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorRGB24toVGA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ErosionDilationBin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MeanFilter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RowsGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ThresholdLocal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WindowGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataSplit4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RowsGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block WindowGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorBin2Channels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ColorBin2Channels_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataCombin2_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_RankFifter_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_RankFifter_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_RankFifter_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'design_1_RankFifter_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block RankFifter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.582 ; gain = 24.082
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat May 30 22:52:07 2015] Launched synth_1...
Run output will be captured here: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.runs/synth_1/runme.log
[Sat May 30 22:52:07 2015] Launched impl_1...
Run output will be captured here: B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.runs/impl_1/runme.log
file mkdir B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.sdk
file copy -force B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.runs/impl_1/design_1_wrapper.sysdef B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.sdk/design_1_wrapper.hdf

launch_sdk -workspace B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.sdk -hwspec B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.sdk -hwspec B:/Complex_Mind/FPGA-Imaging-Library/Master/TestOnBoard/LocalFilter/LocalFilter.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 30 23:23:11 2015...
