INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/aes_dec_only - test/aes_enc_only.srcs/sources_1/new/aes_enc_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_enc_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/aes_dec_only - test/aes_enc_only.srcs/sim_1/new/enc_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/AES_2018/aes_dec_only - test/aes_enc_only.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
