
lab8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b0c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08005cf8  08005cf8  00015cf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006124  08006124  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006124  08006124  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006124  08006124  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006124  08006124  00016124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006128  08006128  00016128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800612c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  200001dc  08006308  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  08006308  0002028c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008ace  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a61  00000000  00000000  00028cd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e8  00000000  00000000  0002a738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000740  00000000  00000000  0002af20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a4d5  00000000  00000000  0002b660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008afb  00000000  00000000  00045b35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009745b  00000000  00000000  0004e630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e5a8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000303c  00000000  00000000  000e5ae0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001dc 	.word	0x200001dc
 8000204:	00000000 	.word	0x00000000
 8000208:	08005cdc 	.word	0x08005cdc

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e0 	.word	0x200001e0
 8000224:	08005cdc 	.word	0x08005cdc

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08e      	sub	sp, #56	; 0x38
 8000b64:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b66:	f000 fb43 	bl	80011f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b6a:	f000 f865 	bl	8000c38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b6e:	f000 f949 	bl	8000e04 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b72:	f000 f8bf 	bl	8000cf4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000b76:	f000 f91b 	bl	8000db0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint16_t adcBuf[3];
  char msg[20];
  double ans;
  HAL_UART_Transmit(&huart1, "Start\r\n", 7, HAL_MAX_DELAY);
 8000b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b7e:	2207      	movs	r2, #7
 8000b80:	4929      	ldr	r1, [pc, #164]	; (8000c28 <main+0xc8>)
 8000b82:	482a      	ldr	r0, [pc, #168]	; (8000c2c <main+0xcc>)
 8000b84:	f002 f873 	bl	8002c6e <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 for (int i = 0; i < 3; i++)
 8000b88:	2300      	movs	r3, #0
 8000b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b8c:	e040      	b.n	8000c10 <main+0xb0>
	 {
		 HAL_ADC_Start(&hadc1);
 8000b8e:	4828      	ldr	r0, [pc, #160]	; (8000c30 <main+0xd0>)
 8000b90:	f000 fc9e 	bl	80014d0 <HAL_ADC_Start>
		 HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000b94:	f04f 31ff 	mov.w	r1, #4294967295
 8000b98:	4825      	ldr	r0, [pc, #148]	; (8000c30 <main+0xd0>)
 8000b9a:	f000 fd47 	bl	800162c <HAL_ADC_PollForConversion>
		 adcBuf[i]=HAL_ADC_GetValue(&hadc1);
 8000b9e:	4824      	ldr	r0, [pc, #144]	; (8000c30 <main+0xd0>)
 8000ba0:	f000 fe4a 	bl	8001838 <HAL_ADC_GetValue>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	b29a      	uxth	r2, r3
 8000ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000bb0:	440b      	add	r3, r1
 8000bb2:	f823 2c18 	strh.w	r2, [r3, #-24]
		 ans =(double)adcBuf[i]*(3.3/4096);
 8000bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000bbe:	4413      	add	r3, r2
 8000bc0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f7ff fc79 	bl	80004bc <__aeabi_ui2d>
 8000bca:	a315      	add	r3, pc, #84	; (adr r3, 8000c20 <main+0xc0>)
 8000bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bd0:	f7ff fcee 	bl	80005b0 <__aeabi_dmul>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	460b      	mov	r3, r1
 8000bd8:	e9c7 2308 	strd	r2, r3, [r7, #32]
		 sprintf(msg, "ch:%d %f\r\n", i+4, ans);
 8000bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bde:	1d19      	adds	r1, r3, #4
 8000be0:	1d38      	adds	r0, r7, #4
 8000be2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000be6:	e9cd 2300 	strd	r2, r3, [sp]
 8000bea:	460a      	mov	r2, r1
 8000bec:	4911      	ldr	r1, [pc, #68]	; (8000c34 <main+0xd4>)
 8000bee:	f002 fe3b 	bl	8003868 <siprintf>
		 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000bf2:	1d3b      	adds	r3, r7, #4
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff fb17 	bl	8000228 <strlen>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	b29a      	uxth	r2, r3
 8000bfe:	1d39      	adds	r1, r7, #4
 8000c00:	f04f 33ff 	mov.w	r3, #4294967295
 8000c04:	4809      	ldr	r0, [pc, #36]	; (8000c2c <main+0xcc>)
 8000c06:	f002 f832 	bl	8002c6e <HAL_UART_Transmit>
	 for (int i = 0; i < 3; i++)
 8000c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c12:	2b02      	cmp	r3, #2
 8000c14:	ddbb      	ble.n	8000b8e <main+0x2e>
	 }
	 HAL_Delay(500);
 8000c16:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c1a:	f000 fb4b 	bl	80012b4 <HAL_Delay>
	 for (int i = 0; i < 3; i++)
 8000c1e:	e7b3      	b.n	8000b88 <main+0x28>
 8000c20:	66666666 	.word	0x66666666
 8000c24:	3f4a6666 	.word	0x3f4a6666
 8000c28:	08005cf8 	.word	0x08005cf8
 8000c2c:	20000234 	.word	0x20000234
 8000c30:	20000204 	.word	0x20000204
 8000c34:	08005d00 	.word	0x08005d00

08000c38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b096      	sub	sp, #88	; 0x58
 8000c3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c42:	2228      	movs	r2, #40	; 0x28
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f002 f9a6 	bl	8002f98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c4c:	f107 031c 	add.w	r3, r7, #28
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	605a      	str	r2, [r3, #4]
 8000c56:	609a      	str	r2, [r3, #8]
 8000c58:	60da      	str	r2, [r3, #12]
 8000c5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c5c:	1d3b      	adds	r3, r7, #4
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	605a      	str	r2, [r3, #4]
 8000c64:	609a      	str	r2, [r3, #8]
 8000c66:	60da      	str	r2, [r3, #12]
 8000c68:	611a      	str	r2, [r3, #16]
 8000c6a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c74:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c76:	2300      	movs	r3, #0
 8000c78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c86:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c88:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000c8c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c92:	4618      	mov	r0, r3
 8000c94:	f001 f9e8 	bl	8002068 <HAL_RCC_OscConfig>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000c9e:	f000 f8d3 	bl	8000e48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ca2:	230f      	movs	r3, #15
 8000ca4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000caa:	2300      	movs	r3, #0
 8000cac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cb8:	f107 031c 	add.w	r3, r7, #28
 8000cbc:	2102      	movs	r1, #2
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f001 fc52 	bl	8002568 <HAL_RCC_ClockConfig>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000cca:	f000 f8bd 	bl	8000e48 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000cd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cd6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cd8:	1d3b      	adds	r3, r7, #4
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f001 fdde 	bl	800289c <HAL_RCCEx_PeriphCLKConfig>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000ce6:	f000 f8af 	bl	8000e48 <Error_Handler>
  }
}
 8000cea:	bf00      	nop
 8000cec:	3758      	adds	r7, #88	; 0x58
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
	...

08000cf4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d04:	4b28      	ldr	r3, [pc, #160]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d06:	4a29      	ldr	r2, [pc, #164]	; (8000dac <MX_ADC1_Init+0xb8>)
 8000d08:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d0a:	4b27      	ldr	r3, [pc, #156]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d10:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d12:	4b25      	ldr	r3, [pc, #148]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000d18:	4b23      	ldr	r3, [pc, #140]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.NbrOfDiscConversion = 1;
 8000d1e:	4b22      	ldr	r3, [pc, #136]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	619a      	str	r2, [r3, #24]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d24:	4b20      	ldr	r3, [pc, #128]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d26:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000d2a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d2c:	4b1e      	ldr	r3, [pc, #120]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8000d32:	4b1d      	ldr	r3, [pc, #116]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d34:	2203      	movs	r2, #3
 8000d36:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d38:	481b      	ldr	r0, [pc, #108]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d3a:	f000 fadf 	bl	80012fc <HAL_ADC_Init>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_ADC1_Init+0x54>
  {
    Error_Handler();
 8000d44:	f000 f880 	bl	8000e48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000d48:	2304      	movs	r3, #4
 8000d4a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d50:	2300      	movs	r3, #0
 8000d52:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	4619      	mov	r1, r3
 8000d58:	4813      	ldr	r0, [pc, #76]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d5a:	f000 fd79 	bl	8001850 <HAL_ADC_ConfigChannel>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000d64:	f000 f870 	bl	8000e48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000d68:	2305      	movs	r3, #5
 8000d6a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	4619      	mov	r1, r3
 8000d74:	480c      	ldr	r0, [pc, #48]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d76:	f000 fd6b 	bl	8001850 <HAL_ADC_ConfigChannel>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000d80:	f000 f862 	bl	8000e48 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000d84:	2306      	movs	r3, #6
 8000d86:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000d88:	2303      	movs	r3, #3
 8000d8a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d8c:	1d3b      	adds	r3, r7, #4
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4805      	ldr	r0, [pc, #20]	; (8000da8 <MX_ADC1_Init+0xb4>)
 8000d92:	f000 fd5d 	bl	8001850 <HAL_ADC_ConfigChannel>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000d9c:	f000 f854 	bl	8000e48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000da0:	bf00      	nop
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000204 	.word	0x20000204
 8000dac:	40012400 	.word	0x40012400

08000db0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000db4:	4b11      	ldr	r3, [pc, #68]	; (8000dfc <MX_USART1_UART_Init+0x4c>)
 8000db6:	4a12      	ldr	r2, [pc, #72]	; (8000e00 <MX_USART1_UART_Init+0x50>)
 8000db8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dba:	4b10      	ldr	r3, [pc, #64]	; (8000dfc <MX_USART1_UART_Init+0x4c>)
 8000dbc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000dc0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dc2:	4b0e      	ldr	r3, [pc, #56]	; (8000dfc <MX_USART1_UART_Init+0x4c>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dc8:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <MX_USART1_UART_Init+0x4c>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dce:	4b0b      	ldr	r3, [pc, #44]	; (8000dfc <MX_USART1_UART_Init+0x4c>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dd4:	4b09      	ldr	r3, [pc, #36]	; (8000dfc <MX_USART1_UART_Init+0x4c>)
 8000dd6:	220c      	movs	r2, #12
 8000dd8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dda:	4b08      	ldr	r3, [pc, #32]	; (8000dfc <MX_USART1_UART_Init+0x4c>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000de0:	4b06      	ldr	r3, [pc, #24]	; (8000dfc <MX_USART1_UART_Init+0x4c>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000de6:	4805      	ldr	r0, [pc, #20]	; (8000dfc <MX_USART1_UART_Init+0x4c>)
 8000de8:	f001 fef4 	bl	8002bd4 <HAL_UART_Init>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000df2:	f000 f829 	bl	8000e48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000234 	.word	0x20000234
 8000e00:	40013800 	.word	0x40013800

08000e04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <MX_GPIO_Init+0x40>)
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	4a0d      	ldr	r2, [pc, #52]	; (8000e44 <MX_GPIO_Init+0x40>)
 8000e10:	f043 0320 	orr.w	r3, r3, #32
 8000e14:	6193      	str	r3, [r2, #24]
 8000e16:	4b0b      	ldr	r3, [pc, #44]	; (8000e44 <MX_GPIO_Init+0x40>)
 8000e18:	699b      	ldr	r3, [r3, #24]
 8000e1a:	f003 0320 	and.w	r3, r3, #32
 8000e1e:	607b      	str	r3, [r7, #4]
 8000e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e22:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <MX_GPIO_Init+0x40>)
 8000e24:	699b      	ldr	r3, [r3, #24]
 8000e26:	4a07      	ldr	r2, [pc, #28]	; (8000e44 <MX_GPIO_Init+0x40>)
 8000e28:	f043 0304 	orr.w	r3, r3, #4
 8000e2c:	6193      	str	r3, [r2, #24]
 8000e2e:	4b05      	ldr	r3, [pc, #20]	; (8000e44 <MX_GPIO_Init+0x40>)
 8000e30:	699b      	ldr	r3, [r3, #24]
 8000e32:	f003 0304 	and.w	r3, r3, #4
 8000e36:	603b      	str	r3, [r7, #0]
 8000e38:	683b      	ldr	r3, [r7, #0]

}
 8000e3a:	bf00      	nop
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bc80      	pop	{r7}
 8000e42:	4770      	bx	lr
 8000e44:	40021000 	.word	0x40021000

08000e48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e4c:	b672      	cpsid	i
}
 8000e4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e50:	e7fe      	b.n	8000e50 <Error_Handler+0x8>
	...

08000e54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e5a:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <HAL_MspInit+0x5c>)
 8000e5c:	699b      	ldr	r3, [r3, #24]
 8000e5e:	4a14      	ldr	r2, [pc, #80]	; (8000eb0 <HAL_MspInit+0x5c>)
 8000e60:	f043 0301 	orr.w	r3, r3, #1
 8000e64:	6193      	str	r3, [r2, #24]
 8000e66:	4b12      	ldr	r3, [pc, #72]	; (8000eb0 <HAL_MspInit+0x5c>)
 8000e68:	699b      	ldr	r3, [r3, #24]
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e72:	4b0f      	ldr	r3, [pc, #60]	; (8000eb0 <HAL_MspInit+0x5c>)
 8000e74:	69db      	ldr	r3, [r3, #28]
 8000e76:	4a0e      	ldr	r2, [pc, #56]	; (8000eb0 <HAL_MspInit+0x5c>)
 8000e78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e7c:	61d3      	str	r3, [r2, #28]
 8000e7e:	4b0c      	ldr	r3, [pc, #48]	; (8000eb0 <HAL_MspInit+0x5c>)
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e8a:	4b0a      	ldr	r3, [pc, #40]	; (8000eb4 <HAL_MspInit+0x60>)
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	60fb      	str	r3, [r7, #12]
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000e96:	60fb      	str	r3, [r7, #12]
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	4a04      	ldr	r2, [pc, #16]	; (8000eb4 <HAL_MspInit+0x60>)
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	3714      	adds	r7, #20
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	40010000 	.word	0x40010000

08000eb8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	f107 0310 	add.w	r3, r7, #16
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a14      	ldr	r2, [pc, #80]	; (8000f24 <HAL_ADC_MspInit+0x6c>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d121      	bne.n	8000f1c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ed8:	4b13      	ldr	r3, [pc, #76]	; (8000f28 <HAL_ADC_MspInit+0x70>)
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	4a12      	ldr	r2, [pc, #72]	; (8000f28 <HAL_ADC_MspInit+0x70>)
 8000ede:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ee2:	6193      	str	r3, [r2, #24]
 8000ee4:	4b10      	ldr	r3, [pc, #64]	; (8000f28 <HAL_ADC_MspInit+0x70>)
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef0:	4b0d      	ldr	r3, [pc, #52]	; (8000f28 <HAL_ADC_MspInit+0x70>)
 8000ef2:	699b      	ldr	r3, [r3, #24]
 8000ef4:	4a0c      	ldr	r2, [pc, #48]	; (8000f28 <HAL_ADC_MspInit+0x70>)
 8000ef6:	f043 0304 	orr.w	r3, r3, #4
 8000efa:	6193      	str	r3, [r2, #24]
 8000efc:	4b0a      	ldr	r3, [pc, #40]	; (8000f28 <HAL_ADC_MspInit+0x70>)
 8000efe:	699b      	ldr	r3, [r3, #24]
 8000f00:	f003 0304 	and.w	r3, r3, #4
 8000f04:	60bb      	str	r3, [r7, #8]
 8000f06:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000f08:	2370      	movs	r3, #112	; 0x70
 8000f0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f10:	f107 0310 	add.w	r3, r7, #16
 8000f14:	4619      	mov	r1, r3
 8000f16:	4805      	ldr	r0, [pc, #20]	; (8000f2c <HAL_ADC_MspInit+0x74>)
 8000f18:	f000 ff12 	bl	8001d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f1c:	bf00      	nop
 8000f1e:	3720      	adds	r7, #32
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40012400 	.word	0x40012400
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	40010800 	.word	0x40010800

08000f30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b088      	sub	sp, #32
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f38:	f107 0310 	add.w	r3, r7, #16
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]
 8000f44:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a1c      	ldr	r2, [pc, #112]	; (8000fbc <HAL_UART_MspInit+0x8c>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d131      	bne.n	8000fb4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f50:	4b1b      	ldr	r3, [pc, #108]	; (8000fc0 <HAL_UART_MspInit+0x90>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	4a1a      	ldr	r2, [pc, #104]	; (8000fc0 <HAL_UART_MspInit+0x90>)
 8000f56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f5a:	6193      	str	r3, [r2, #24]
 8000f5c:	4b18      	ldr	r3, [pc, #96]	; (8000fc0 <HAL_UART_MspInit+0x90>)
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f68:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <HAL_UART_MspInit+0x90>)
 8000f6a:	699b      	ldr	r3, [r3, #24]
 8000f6c:	4a14      	ldr	r2, [pc, #80]	; (8000fc0 <HAL_UART_MspInit+0x90>)
 8000f6e:	f043 0304 	orr.w	r3, r3, #4
 8000f72:	6193      	str	r3, [r2, #24]
 8000f74:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <HAL_UART_MspInit+0x90>)
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	f003 0304 	and.w	r3, r3, #4
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f86:	2302      	movs	r3, #2
 8000f88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8e:	f107 0310 	add.w	r3, r7, #16
 8000f92:	4619      	mov	r1, r3
 8000f94:	480b      	ldr	r0, [pc, #44]	; (8000fc4 <HAL_UART_MspInit+0x94>)
 8000f96:	f000 fed3 	bl	8001d40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa8:	f107 0310 	add.w	r3, r7, #16
 8000fac:	4619      	mov	r1, r3
 8000fae:	4805      	ldr	r0, [pc, #20]	; (8000fc4 <HAL_UART_MspInit+0x94>)
 8000fb0:	f000 fec6 	bl	8001d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000fb4:	bf00      	nop
 8000fb6:	3720      	adds	r7, #32
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40013800 	.word	0x40013800
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	40010800 	.word	0x40010800

08000fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <NMI_Handler+0x4>

08000fce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fd2:	e7fe      	b.n	8000fd2 <HardFault_Handler+0x4>

08000fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <MemManage_Handler+0x4>

08000fda <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fde:	e7fe      	b.n	8000fde <BusFault_Handler+0x4>

08000fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe4:	e7fe      	b.n	8000fe4 <UsageFault_Handler+0x4>

08000fe6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bc80      	pop	{r7}
 8000ff0:	4770      	bx	lr

08000ff2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr

08000ffe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ffe:	b480      	push	{r7}
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	46bd      	mov	sp, r7
 8001006:	bc80      	pop	{r7}
 8001008:	4770      	bx	lr

0800100a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800100e:	f000 f935 	bl	800127c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}

08001016 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0
	return 1;
 800101a:	2301      	movs	r3, #1
}
 800101c:	4618      	mov	r0, r3
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr

08001024 <_kill>:

int _kill(int pid, int sig)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800102e:	f001 ff89 	bl	8002f44 <__errno>
 8001032:	4603      	mov	r3, r0
 8001034:	2216      	movs	r2, #22
 8001036:	601a      	str	r2, [r3, #0]
	return -1;
 8001038:	f04f 33ff 	mov.w	r3, #4294967295
}
 800103c:	4618      	mov	r0, r3
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <_exit>:

void _exit (int status)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800104c:	f04f 31ff 	mov.w	r1, #4294967295
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff ffe7 	bl	8001024 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001056:	e7fe      	b.n	8001056 <_exit+0x12>

08001058 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
 8001068:	e00a      	b.n	8001080 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800106a:	f3af 8000 	nop.w
 800106e:	4601      	mov	r1, r0
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	1c5a      	adds	r2, r3, #1
 8001074:	60ba      	str	r2, [r7, #8]
 8001076:	b2ca      	uxtb	r2, r1
 8001078:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	3301      	adds	r3, #1
 800107e:	617b      	str	r3, [r7, #20]
 8001080:	697a      	ldr	r2, [r7, #20]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	429a      	cmp	r2, r3
 8001086:	dbf0      	blt.n	800106a <_read+0x12>
	}

return len;
 8001088:	687b      	ldr	r3, [r7, #4]
}
 800108a:	4618      	mov	r0, r3
 800108c:	3718      	adds	r7, #24
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b086      	sub	sp, #24
 8001096:	af00      	add	r7, sp, #0
 8001098:	60f8      	str	r0, [r7, #12]
 800109a:	60b9      	str	r1, [r7, #8]
 800109c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]
 80010a2:	e009      	b.n	80010b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	1c5a      	adds	r2, r3, #1
 80010a8:	60ba      	str	r2, [r7, #8]
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	3301      	adds	r3, #1
 80010b6:	617b      	str	r3, [r7, #20]
 80010b8:	697a      	ldr	r2, [r7, #20]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	429a      	cmp	r2, r3
 80010be:	dbf1      	blt.n	80010a4 <_write+0x12>
	}
	return len;
 80010c0:	687b      	ldr	r3, [r7, #4]
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <_close>:

int _close(int file)
{
 80010ca:	b480      	push	{r7}
 80010cc:	b083      	sub	sp, #12
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
	return -1;
 80010d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr

080010e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010f0:	605a      	str	r2, [r3, #4]
	return 0;
 80010f2:	2300      	movs	r3, #0
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr

080010fe <_isatty>:

int _isatty(int file)
{
 80010fe:	b480      	push	{r7}
 8001100:	b083      	sub	sp, #12
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
	return 1;
 8001106:	2301      	movs	r3, #1
}
 8001108:	4618      	mov	r0, r3
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr

08001112 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001112:	b480      	push	{r7}
 8001114:	b085      	sub	sp, #20
 8001116:	af00      	add	r7, sp, #0
 8001118:	60f8      	str	r0, [r7, #12]
 800111a:	60b9      	str	r1, [r7, #8]
 800111c:	607a      	str	r2, [r7, #4]
	return 0;
 800111e:	2300      	movs	r3, #0
}
 8001120:	4618      	mov	r0, r3
 8001122:	3714      	adds	r7, #20
 8001124:	46bd      	mov	sp, r7
 8001126:	bc80      	pop	{r7}
 8001128:	4770      	bx	lr
	...

0800112c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001134:	4a14      	ldr	r2, [pc, #80]	; (8001188 <_sbrk+0x5c>)
 8001136:	4b15      	ldr	r3, [pc, #84]	; (800118c <_sbrk+0x60>)
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001140:	4b13      	ldr	r3, [pc, #76]	; (8001190 <_sbrk+0x64>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d102      	bne.n	800114e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001148:	4b11      	ldr	r3, [pc, #68]	; (8001190 <_sbrk+0x64>)
 800114a:	4a12      	ldr	r2, [pc, #72]	; (8001194 <_sbrk+0x68>)
 800114c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800114e:	4b10      	ldr	r3, [pc, #64]	; (8001190 <_sbrk+0x64>)
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4413      	add	r3, r2
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	429a      	cmp	r2, r3
 800115a:	d207      	bcs.n	800116c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800115c:	f001 fef2 	bl	8002f44 <__errno>
 8001160:	4603      	mov	r3, r0
 8001162:	220c      	movs	r2, #12
 8001164:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001166:	f04f 33ff 	mov.w	r3, #4294967295
 800116a:	e009      	b.n	8001180 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <_sbrk+0x64>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001172:	4b07      	ldr	r3, [pc, #28]	; (8001190 <_sbrk+0x64>)
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4413      	add	r3, r2
 800117a:	4a05      	ldr	r2, [pc, #20]	; (8001190 <_sbrk+0x64>)
 800117c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800117e:	68fb      	ldr	r3, [r7, #12]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	2000c000 	.word	0x2000c000
 800118c:	00000400 	.word	0x00000400
 8001190:	200001f8 	.word	0x200001f8
 8001194:	20000290 	.word	0x20000290

08001198 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011a4:	480c      	ldr	r0, [pc, #48]	; (80011d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011a6:	490d      	ldr	r1, [pc, #52]	; (80011dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011a8:	4a0d      	ldr	r2, [pc, #52]	; (80011e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011ac:	e002      	b.n	80011b4 <LoopCopyDataInit>

080011ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011b2:	3304      	adds	r3, #4

080011b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011b8:	d3f9      	bcc.n	80011ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ba:	4a0a      	ldr	r2, [pc, #40]	; (80011e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011bc:	4c0a      	ldr	r4, [pc, #40]	; (80011e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011c0:	e001      	b.n	80011c6 <LoopFillZerobss>

080011c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011c4:	3204      	adds	r2, #4

080011c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011c8:	d3fb      	bcc.n	80011c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80011ca:	f7ff ffe5 	bl	8001198 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011ce:	f001 febf 	bl	8002f50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011d2:	f7ff fcc5 	bl	8000b60 <main>
  bx lr
 80011d6:	4770      	bx	lr
  ldr r0, =_sdata
 80011d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011dc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80011e0:	0800612c 	.word	0x0800612c
  ldr r2, =_sbss
 80011e4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80011e8:	2000028c 	.word	0x2000028c

080011ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011ec:	e7fe      	b.n	80011ec <ADC1_2_IRQHandler>
	...

080011f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011f4:	4b08      	ldr	r3, [pc, #32]	; (8001218 <HAL_Init+0x28>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a07      	ldr	r2, [pc, #28]	; (8001218 <HAL_Init+0x28>)
 80011fa:	f043 0310 	orr.w	r3, r3, #16
 80011fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001200:	2003      	movs	r0, #3
 8001202:	f000 fd69 	bl	8001cd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001206:	200f      	movs	r0, #15
 8001208:	f000 f808 	bl	800121c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800120c:	f7ff fe22 	bl	8000e54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001210:	2300      	movs	r3, #0
}
 8001212:	4618      	mov	r0, r3
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40022000 	.word	0x40022000

0800121c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001224:	4b12      	ldr	r3, [pc, #72]	; (8001270 <HAL_InitTick+0x54>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	4b12      	ldr	r3, [pc, #72]	; (8001274 <HAL_InitTick+0x58>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	4619      	mov	r1, r3
 800122e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001232:	fbb3 f3f1 	udiv	r3, r3, r1
 8001236:	fbb2 f3f3 	udiv	r3, r2, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f000 fd73 	bl	8001d26 <HAL_SYSTICK_Config>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e00e      	b.n	8001268 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2b0f      	cmp	r3, #15
 800124e:	d80a      	bhi.n	8001266 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001250:	2200      	movs	r2, #0
 8001252:	6879      	ldr	r1, [r7, #4]
 8001254:	f04f 30ff 	mov.w	r0, #4294967295
 8001258:	f000 fd49 	bl	8001cee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800125c:	4a06      	ldr	r2, [pc, #24]	; (8001278 <HAL_InitTick+0x5c>)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001262:	2300      	movs	r3, #0
 8001264:	e000      	b.n	8001268 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
}
 8001268:	4618      	mov	r0, r3
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	20000000 	.word	0x20000000
 8001274:	20000008 	.word	0x20000008
 8001278:	20000004 	.word	0x20000004

0800127c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001280:	4b05      	ldr	r3, [pc, #20]	; (8001298 <HAL_IncTick+0x1c>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	461a      	mov	r2, r3
 8001286:	4b05      	ldr	r3, [pc, #20]	; (800129c <HAL_IncTick+0x20>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4413      	add	r3, r2
 800128c:	4a03      	ldr	r2, [pc, #12]	; (800129c <HAL_IncTick+0x20>)
 800128e:	6013      	str	r3, [r2, #0]
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr
 8001298:	20000008 	.word	0x20000008
 800129c:	20000278 	.word	0x20000278

080012a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  return uwTick;
 80012a4:	4b02      	ldr	r3, [pc, #8]	; (80012b0 <HAL_GetTick+0x10>)
 80012a6:	681b      	ldr	r3, [r3, #0]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bc80      	pop	{r7}
 80012ae:	4770      	bx	lr
 80012b0:	20000278 	.word	0x20000278

080012b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012bc:	f7ff fff0 	bl	80012a0 <HAL_GetTick>
 80012c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012cc:	d005      	beq.n	80012da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <HAL_Delay+0x44>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	461a      	mov	r2, r3
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	4413      	add	r3, r2
 80012d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012da:	bf00      	nop
 80012dc:	f7ff ffe0 	bl	80012a0 <HAL_GetTick>
 80012e0:	4602      	mov	r2, r0
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	68fa      	ldr	r2, [r7, #12]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d8f7      	bhi.n	80012dc <HAL_Delay+0x28>
  {
  }
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000008 	.word	0x20000008

080012fc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001304:	2300      	movs	r3, #0
 8001306:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001308:	2300      	movs	r3, #0
 800130a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800130c:	2300      	movs	r3, #0
 800130e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d101      	bne.n	800131e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e0ce      	b.n	80014bc <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001328:	2b00      	cmp	r3, #0
 800132a:	d109      	bne.n	8001340 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2200      	movs	r2, #0
 8001336:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7ff fdbc 	bl	8000eb8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f000 fbd7 	bl	8001af4 <ADC_ConversionStop_Disable>
 8001346:	4603      	mov	r3, r0
 8001348:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800134e:	f003 0310 	and.w	r3, r3, #16
 8001352:	2b00      	cmp	r3, #0
 8001354:	f040 80a9 	bne.w	80014aa <HAL_ADC_Init+0x1ae>
 8001358:	7dfb      	ldrb	r3, [r7, #23]
 800135a:	2b00      	cmp	r3, #0
 800135c:	f040 80a5 	bne.w	80014aa <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001364:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001368:	f023 0302 	bic.w	r3, r3, #2
 800136c:	f043 0202 	orr.w	r2, r3, #2
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4951      	ldr	r1, [pc, #324]	; (80014c4 <HAL_ADC_Init+0x1c8>)
 800137e:	428b      	cmp	r3, r1
 8001380:	d10a      	bne.n	8001398 <HAL_ADC_Init+0x9c>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	69db      	ldr	r3, [r3, #28]
 8001386:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800138a:	d002      	beq.n	8001392 <HAL_ADC_Init+0x96>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	69db      	ldr	r3, [r3, #28]
 8001390:	e004      	b.n	800139c <HAL_ADC_Init+0xa0>
 8001392:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001396:	e001      	b.n	800139c <HAL_ADC_Init+0xa0>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800139c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	7b1b      	ldrb	r3, [r3, #12]
 80013a2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80013a4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013a6:	68ba      	ldr	r2, [r7, #8]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013b4:	d003      	beq.n	80013be <HAL_ADC_Init+0xc2>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d102      	bne.n	80013c4 <HAL_ADC_Init+0xc8>
 80013be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013c2:	e000      	b.n	80013c6 <HAL_ADC_Init+0xca>
 80013c4:	2300      	movs	r3, #0
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	7d1b      	ldrb	r3, [r3, #20]
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d119      	bne.n	8001408 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	7b1b      	ldrb	r3, [r3, #12]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d109      	bne.n	80013f0 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	035a      	lsls	r2, r3, #13
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80013ec:	613b      	str	r3, [r7, #16]
 80013ee:	e00b      	b.n	8001408 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f4:	f043 0220 	orr.w	r2, r3, #32
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001400:	f043 0201 	orr.w	r2, r3, #1
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	430a      	orrs	r2, r1
 800141a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	689a      	ldr	r2, [r3, #8]
 8001422:	4b29      	ldr	r3, [pc, #164]	; (80014c8 <HAL_ADC_Init+0x1cc>)
 8001424:	4013      	ands	r3, r2
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	6812      	ldr	r2, [r2, #0]
 800142a:	68b9      	ldr	r1, [r7, #8]
 800142c:	430b      	orrs	r3, r1
 800142e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001438:	d003      	beq.n	8001442 <HAL_ADC_Init+0x146>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d104      	bne.n	800144c <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	691b      	ldr	r3, [r3, #16]
 8001446:	3b01      	subs	r3, #1
 8001448:	051b      	lsls	r3, r3, #20
 800144a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001452:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	68fa      	ldr	r2, [r7, #12]
 800145c:	430a      	orrs	r2, r1
 800145e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	689a      	ldr	r2, [r3, #8]
 8001466:	4b19      	ldr	r3, [pc, #100]	; (80014cc <HAL_ADC_Init+0x1d0>)
 8001468:	4013      	ands	r3, r2
 800146a:	68ba      	ldr	r2, [r7, #8]
 800146c:	429a      	cmp	r2, r3
 800146e:	d10b      	bne.n	8001488 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800147a:	f023 0303 	bic.w	r3, r3, #3
 800147e:	f043 0201 	orr.w	r2, r3, #1
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001486:	e018      	b.n	80014ba <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800148c:	f023 0312 	bic.w	r3, r3, #18
 8001490:	f043 0210 	orr.w	r2, r3, #16
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149c:	f043 0201 	orr.w	r2, r3, #1
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014a8:	e007      	b.n	80014ba <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ae:	f043 0210 	orr.w	r2, r3, #16
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40013c00 	.word	0x40013c00
 80014c8:	ffe1f7fd 	.word	0xffe1f7fd
 80014cc:	ff1f0efe 	.word	0xff1f0efe

080014d0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014d8:	2300      	movs	r3, #0
 80014da:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d101      	bne.n	80014ea <HAL_ADC_Start+0x1a>
 80014e6:	2302      	movs	r3, #2
 80014e8:	e098      	b.n	800161c <HAL_ADC_Start+0x14c>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2201      	movs	r2, #1
 80014ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 faa4 	bl	8001a40 <ADC_Enable>
 80014f8:	4603      	mov	r3, r0
 80014fa:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	f040 8087 	bne.w	8001612 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001508:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800150c:	f023 0301 	bic.w	r3, r3, #1
 8001510:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a41      	ldr	r2, [pc, #260]	; (8001624 <HAL_ADC_Start+0x154>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d105      	bne.n	800152e <HAL_ADC_Start+0x5e>
 8001522:	4b41      	ldr	r3, [pc, #260]	; (8001628 <HAL_ADC_Start+0x158>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d115      	bne.n	800155a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001532:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001544:	2b00      	cmp	r3, #0
 8001546:	d026      	beq.n	8001596 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800154c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001550:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001558:	e01d      	b.n	8001596 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800155e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a2f      	ldr	r2, [pc, #188]	; (8001628 <HAL_ADC_Start+0x158>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d004      	beq.n	800157a <HAL_ADC_Start+0xaa>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a2b      	ldr	r2, [pc, #172]	; (8001624 <HAL_ADC_Start+0x154>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d10d      	bne.n	8001596 <HAL_ADC_Start+0xc6>
 800157a:	4b2b      	ldr	r3, [pc, #172]	; (8001628 <HAL_ADC_Start+0x158>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001582:	2b00      	cmp	r3, #0
 8001584:	d007      	beq.n	8001596 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800158a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800158e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800159a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d006      	beq.n	80015b0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015a6:	f023 0206 	bic.w	r2, r3, #6
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80015ae:	e002      	b.n	80015b6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f06f 0202 	mvn.w	r2, #2
 80015c6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80015d2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80015d6:	d113      	bne.n	8001600 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80015dc:	4a11      	ldr	r2, [pc, #68]	; (8001624 <HAL_ADC_Start+0x154>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d105      	bne.n	80015ee <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80015e2:	4b11      	ldr	r3, [pc, #68]	; (8001628 <HAL_ADC_Start+0x158>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d108      	bne.n	8001600 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	689a      	ldr	r2, [r3, #8]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80015fc:	609a      	str	r2, [r3, #8]
 80015fe:	e00c      	b.n	800161a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	689a      	ldr	r2, [r3, #8]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	e003      	b.n	800161a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800161a:	7bfb      	ldrb	r3, [r7, #15]
}
 800161c:	4618      	mov	r0, r3
 800161e:	3710      	adds	r7, #16
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40012800 	.word	0x40012800
 8001628:	40012400 	.word	0x40012400

0800162c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800162c:	b590      	push	{r4, r7, lr}
 800162e:	b087      	sub	sp, #28
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001642:	f7ff fe2d 	bl	80012a0 <HAL_GetTick>
 8001646:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001652:	2b00      	cmp	r3, #0
 8001654:	d00b      	beq.n	800166e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800165a:	f043 0220 	orr.w	r2, r3, #32
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e0d3      	b.n	8001816 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001678:	2b00      	cmp	r3, #0
 800167a:	d131      	bne.n	80016e0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001682:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001686:	2b00      	cmp	r3, #0
 8001688:	d12a      	bne.n	80016e0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800168a:	e021      	b.n	80016d0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001692:	d01d      	beq.n	80016d0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d007      	beq.n	80016aa <HAL_ADC_PollForConversion+0x7e>
 800169a:	f7ff fe01 	bl	80012a0 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	683a      	ldr	r2, [r7, #0]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d212      	bcs.n	80016d0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0302 	and.w	r3, r3, #2
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d10b      	bne.n	80016d0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016bc:	f043 0204 	orr.w	r2, r3, #4
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2200      	movs	r2, #0
 80016c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e0a2      	b.n	8001816 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d0d6      	beq.n	800168c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80016de:	e070      	b.n	80017c2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80016e0:	4b4f      	ldr	r3, [pc, #316]	; (8001820 <HAL_ADC_PollForConversion+0x1f4>)
 80016e2:	681c      	ldr	r4, [r3, #0]
 80016e4:	2002      	movs	r0, #2
 80016e6:	f001 f98f 	bl	8002a08 <HAL_RCCEx_GetPeriphCLKFreq>
 80016ea:	4603      	mov	r3, r0
 80016ec:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	6919      	ldr	r1, [r3, #16]
 80016f6:	4b4b      	ldr	r3, [pc, #300]	; (8001824 <HAL_ADC_PollForConversion+0x1f8>)
 80016f8:	400b      	ands	r3, r1
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d118      	bne.n	8001730 <HAL_ADC_PollForConversion+0x104>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	68d9      	ldr	r1, [r3, #12]
 8001704:	4b48      	ldr	r3, [pc, #288]	; (8001828 <HAL_ADC_PollForConversion+0x1fc>)
 8001706:	400b      	ands	r3, r1
 8001708:	2b00      	cmp	r3, #0
 800170a:	d111      	bne.n	8001730 <HAL_ADC_PollForConversion+0x104>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6919      	ldr	r1, [r3, #16]
 8001712:	4b46      	ldr	r3, [pc, #280]	; (800182c <HAL_ADC_PollForConversion+0x200>)
 8001714:	400b      	ands	r3, r1
 8001716:	2b00      	cmp	r3, #0
 8001718:	d108      	bne.n	800172c <HAL_ADC_PollForConversion+0x100>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	68d9      	ldr	r1, [r3, #12]
 8001720:	4b43      	ldr	r3, [pc, #268]	; (8001830 <HAL_ADC_PollForConversion+0x204>)
 8001722:	400b      	ands	r3, r1
 8001724:	2b00      	cmp	r3, #0
 8001726:	d101      	bne.n	800172c <HAL_ADC_PollForConversion+0x100>
 8001728:	2314      	movs	r3, #20
 800172a:	e020      	b.n	800176e <HAL_ADC_PollForConversion+0x142>
 800172c:	2329      	movs	r3, #41	; 0x29
 800172e:	e01e      	b.n	800176e <HAL_ADC_PollForConversion+0x142>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	6919      	ldr	r1, [r3, #16]
 8001736:	4b3d      	ldr	r3, [pc, #244]	; (800182c <HAL_ADC_PollForConversion+0x200>)
 8001738:	400b      	ands	r3, r1
 800173a:	2b00      	cmp	r3, #0
 800173c:	d106      	bne.n	800174c <HAL_ADC_PollForConversion+0x120>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68d9      	ldr	r1, [r3, #12]
 8001744:	4b3a      	ldr	r3, [pc, #232]	; (8001830 <HAL_ADC_PollForConversion+0x204>)
 8001746:	400b      	ands	r3, r1
 8001748:	2b00      	cmp	r3, #0
 800174a:	d00d      	beq.n	8001768 <HAL_ADC_PollForConversion+0x13c>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	6919      	ldr	r1, [r3, #16]
 8001752:	4b38      	ldr	r3, [pc, #224]	; (8001834 <HAL_ADC_PollForConversion+0x208>)
 8001754:	400b      	ands	r3, r1
 8001756:	2b00      	cmp	r3, #0
 8001758:	d108      	bne.n	800176c <HAL_ADC_PollForConversion+0x140>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	68d9      	ldr	r1, [r3, #12]
 8001760:	4b34      	ldr	r3, [pc, #208]	; (8001834 <HAL_ADC_PollForConversion+0x208>)
 8001762:	400b      	ands	r3, r1
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <HAL_ADC_PollForConversion+0x140>
 8001768:	2354      	movs	r3, #84	; 0x54
 800176a:	e000      	b.n	800176e <HAL_ADC_PollForConversion+0x142>
 800176c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800176e:	fb02 f303 	mul.w	r3, r2, r3
 8001772:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001774:	e021      	b.n	80017ba <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800177c:	d01a      	beq.n	80017b4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d007      	beq.n	8001794 <HAL_ADC_PollForConversion+0x168>
 8001784:	f7ff fd8c 	bl	80012a0 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	d20f      	bcs.n	80017b4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	429a      	cmp	r2, r3
 800179a:	d90b      	bls.n	80017b4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a0:	f043 0204 	orr.w	r2, r3, #4
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2200      	movs	r2, #0
 80017ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e030      	b.n	8001816 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	3301      	adds	r3, #1
 80017b8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d8d9      	bhi.n	8001776 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f06f 0212 	mvn.w	r2, #18
 80017ca:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80017e2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80017e6:	d115      	bne.n	8001814 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d111      	bne.n	8001814 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001800:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001804:	2b00      	cmp	r3, #0
 8001806:	d105      	bne.n	8001814 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180c:	f043 0201 	orr.w	r2, r3, #1
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	371c      	adds	r7, #28
 800181a:	46bd      	mov	sp, r7
 800181c:	bd90      	pop	{r4, r7, pc}
 800181e:	bf00      	nop
 8001820:	20000000 	.word	0x20000000
 8001824:	24924924 	.word	0x24924924
 8001828:	00924924 	.word	0x00924924
 800182c:	12492492 	.word	0x12492492
 8001830:	00492492 	.word	0x00492492
 8001834:	00249249 	.word	0x00249249

08001838 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001846:	4618      	mov	r0, r3
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr

08001850 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800185a:	2300      	movs	r3, #0
 800185c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800185e:	2300      	movs	r3, #0
 8001860:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001868:	2b01      	cmp	r3, #1
 800186a:	d101      	bne.n	8001870 <HAL_ADC_ConfigChannel+0x20>
 800186c:	2302      	movs	r3, #2
 800186e:	e0dc      	b.n	8001a2a <HAL_ADC_ConfigChannel+0x1da>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2201      	movs	r2, #1
 8001874:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b06      	cmp	r3, #6
 800187e:	d81c      	bhi.n	80018ba <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685a      	ldr	r2, [r3, #4]
 800188a:	4613      	mov	r3, r2
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	4413      	add	r3, r2
 8001890:	3b05      	subs	r3, #5
 8001892:	221f      	movs	r2, #31
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	43db      	mvns	r3, r3
 800189a:	4019      	ands	r1, r3
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	6818      	ldr	r0, [r3, #0]
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685a      	ldr	r2, [r3, #4]
 80018a4:	4613      	mov	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	4413      	add	r3, r2
 80018aa:	3b05      	subs	r3, #5
 80018ac:	fa00 f203 	lsl.w	r2, r0, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	430a      	orrs	r2, r1
 80018b6:	635a      	str	r2, [r3, #52]	; 0x34
 80018b8:	e03c      	b.n	8001934 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	2b0c      	cmp	r3, #12
 80018c0:	d81c      	bhi.n	80018fc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685a      	ldr	r2, [r3, #4]
 80018cc:	4613      	mov	r3, r2
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	4413      	add	r3, r2
 80018d2:	3b23      	subs	r3, #35	; 0x23
 80018d4:	221f      	movs	r2, #31
 80018d6:	fa02 f303 	lsl.w	r3, r2, r3
 80018da:	43db      	mvns	r3, r3
 80018dc:	4019      	ands	r1, r3
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	6818      	ldr	r0, [r3, #0]
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685a      	ldr	r2, [r3, #4]
 80018e6:	4613      	mov	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4413      	add	r3, r2
 80018ec:	3b23      	subs	r3, #35	; 0x23
 80018ee:	fa00 f203 	lsl.w	r2, r0, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	430a      	orrs	r2, r1
 80018f8:	631a      	str	r2, [r3, #48]	; 0x30
 80018fa:	e01b      	b.n	8001934 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685a      	ldr	r2, [r3, #4]
 8001906:	4613      	mov	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	4413      	add	r3, r2
 800190c:	3b41      	subs	r3, #65	; 0x41
 800190e:	221f      	movs	r2, #31
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	43db      	mvns	r3, r3
 8001916:	4019      	ands	r1, r3
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	6818      	ldr	r0, [r3, #0]
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	4613      	mov	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4413      	add	r3, r2
 8001926:	3b41      	subs	r3, #65	; 0x41
 8001928:	fa00 f203 	lsl.w	r2, r0, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	430a      	orrs	r2, r1
 8001932:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2b09      	cmp	r3, #9
 800193a:	d91c      	bls.n	8001976 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	68d9      	ldr	r1, [r3, #12]
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	4613      	mov	r3, r2
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	4413      	add	r3, r2
 800194c:	3b1e      	subs	r3, #30
 800194e:	2207      	movs	r2, #7
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	4019      	ands	r1, r3
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	6898      	ldr	r0, [r3, #8]
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	4613      	mov	r3, r2
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	4413      	add	r3, r2
 8001966:	3b1e      	subs	r3, #30
 8001968:	fa00 f203 	lsl.w	r2, r0, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	430a      	orrs	r2, r1
 8001972:	60da      	str	r2, [r3, #12]
 8001974:	e019      	b.n	80019aa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	6919      	ldr	r1, [r3, #16]
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4613      	mov	r3, r2
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	4413      	add	r3, r2
 8001986:	2207      	movs	r2, #7
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	43db      	mvns	r3, r3
 800198e:	4019      	ands	r1, r3
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	6898      	ldr	r0, [r3, #8]
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4613      	mov	r3, r2
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	4413      	add	r3, r2
 800199e:	fa00 f203 	lsl.w	r2, r0, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	430a      	orrs	r2, r1
 80019a8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b10      	cmp	r3, #16
 80019b0:	d003      	beq.n	80019ba <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80019b6:	2b11      	cmp	r3, #17
 80019b8:	d132      	bne.n	8001a20 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a1d      	ldr	r2, [pc, #116]	; (8001a34 <HAL_ADC_ConfigChannel+0x1e4>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d125      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d126      	bne.n	8001a20 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	689a      	ldr	r2, [r3, #8]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80019e0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2b10      	cmp	r3, #16
 80019e8:	d11a      	bne.n	8001a20 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80019ea:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <HAL_ADC_ConfigChannel+0x1e8>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a13      	ldr	r2, [pc, #76]	; (8001a3c <HAL_ADC_ConfigChannel+0x1ec>)
 80019f0:	fba2 2303 	umull	r2, r3, r2, r3
 80019f4:	0c9a      	lsrs	r2, r3, #18
 80019f6:	4613      	mov	r3, r2
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	4413      	add	r3, r2
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a00:	e002      	b.n	8001a08 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	3b01      	subs	r3, #1
 8001a06:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1f9      	bne.n	8001a02 <HAL_ADC_ConfigChannel+0x1b2>
 8001a0e:	e007      	b.n	8001a20 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a14:	f043 0220 	orr.w	r2, r3, #32
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3714      	adds	r7, #20
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr
 8001a34:	40012400 	.word	0x40012400
 8001a38:	20000000 	.word	0x20000000
 8001a3c:	431bde83 	.word	0x431bde83

08001a40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d040      	beq.n	8001ae0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	689a      	ldr	r2, [r3, #8]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f042 0201 	orr.w	r2, r2, #1
 8001a6c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a6e:	4b1f      	ldr	r3, [pc, #124]	; (8001aec <ADC_Enable+0xac>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a1f      	ldr	r2, [pc, #124]	; (8001af0 <ADC_Enable+0xb0>)
 8001a74:	fba2 2303 	umull	r2, r3, r2, r3
 8001a78:	0c9b      	lsrs	r3, r3, #18
 8001a7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a7c:	e002      	b.n	8001a84 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	3b01      	subs	r3, #1
 8001a82:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d1f9      	bne.n	8001a7e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a8a:	f7ff fc09 	bl	80012a0 <HAL_GetTick>
 8001a8e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001a90:	e01f      	b.n	8001ad2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001a92:	f7ff fc05 	bl	80012a0 <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d918      	bls.n	8001ad2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d011      	beq.n	8001ad2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab2:	f043 0210 	orr.w	r2, r3, #16
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001abe:	f043 0201 	orr.w	r2, r3, #1
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e007      	b.n	8001ae2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d1d8      	bne.n	8001a92 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3710      	adds	r7, #16
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	20000000 	.word	0x20000000
 8001af0:	431bde83 	.word	0x431bde83

08001af4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001afc:	2300      	movs	r3, #0
 8001afe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d12e      	bne.n	8001b6c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	689a      	ldr	r2, [r3, #8]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f022 0201 	bic.w	r2, r2, #1
 8001b1c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b1e:	f7ff fbbf 	bl	80012a0 <HAL_GetTick>
 8001b22:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b24:	e01b      	b.n	8001b5e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b26:	f7ff fbbb 	bl	80012a0 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d914      	bls.n	8001b5e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d10d      	bne.n	8001b5e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b46:	f043 0210 	orr.w	r2, r3, #16
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b52:	f043 0201 	orr.w	r2, r3, #1
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e007      	b.n	8001b6e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d0dc      	beq.n	8001b26 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f003 0307 	and.w	r3, r3, #7
 8001b86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b88:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <__NVIC_SetPriorityGrouping+0x44>)
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b8e:	68ba      	ldr	r2, [r7, #8]
 8001b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b94:	4013      	ands	r3, r2
 8001b96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ba0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001baa:	4a04      	ldr	r2, [pc, #16]	; (8001bbc <__NVIC_SetPriorityGrouping+0x44>)
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	60d3      	str	r3, [r2, #12]
}
 8001bb0:	bf00      	nop
 8001bb2:	3714      	adds	r7, #20
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bc80      	pop	{r7}
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	e000ed00 	.word	0xe000ed00

08001bc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bc4:	4b04      	ldr	r3, [pc, #16]	; (8001bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	0a1b      	lsrs	r3, r3, #8
 8001bca:	f003 0307 	and.w	r3, r3, #7
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bc80      	pop	{r7}
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	e000ed00 	.word	0xe000ed00

08001bdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	6039      	str	r1, [r7, #0]
 8001be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	db0a      	blt.n	8001c06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	b2da      	uxtb	r2, r3
 8001bf4:	490c      	ldr	r1, [pc, #48]	; (8001c28 <__NVIC_SetPriority+0x4c>)
 8001bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfa:	0112      	lsls	r2, r2, #4
 8001bfc:	b2d2      	uxtb	r2, r2
 8001bfe:	440b      	add	r3, r1
 8001c00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c04:	e00a      	b.n	8001c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	b2da      	uxtb	r2, r3
 8001c0a:	4908      	ldr	r1, [pc, #32]	; (8001c2c <__NVIC_SetPriority+0x50>)
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	f003 030f 	and.w	r3, r3, #15
 8001c12:	3b04      	subs	r3, #4
 8001c14:	0112      	lsls	r2, r2, #4
 8001c16:	b2d2      	uxtb	r2, r2
 8001c18:	440b      	add	r3, r1
 8001c1a:	761a      	strb	r2, [r3, #24]
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	e000e100 	.word	0xe000e100
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b089      	sub	sp, #36	; 0x24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f003 0307 	and.w	r3, r3, #7
 8001c42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	f1c3 0307 	rsb	r3, r3, #7
 8001c4a:	2b04      	cmp	r3, #4
 8001c4c:	bf28      	it	cs
 8001c4e:	2304      	movcs	r3, #4
 8001c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	3304      	adds	r3, #4
 8001c56:	2b06      	cmp	r3, #6
 8001c58:	d902      	bls.n	8001c60 <NVIC_EncodePriority+0x30>
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	3b03      	subs	r3, #3
 8001c5e:	e000      	b.n	8001c62 <NVIC_EncodePriority+0x32>
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c64:	f04f 32ff 	mov.w	r2, #4294967295
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6e:	43da      	mvns	r2, r3
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	401a      	ands	r2, r3
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c78:	f04f 31ff 	mov.w	r1, #4294967295
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c82:	43d9      	mvns	r1, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c88:	4313      	orrs	r3, r2
         );
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3724      	adds	r7, #36	; 0x24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr

08001c94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ca4:	d301      	bcc.n	8001caa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e00f      	b.n	8001cca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001caa:	4a0a      	ldr	r2, [pc, #40]	; (8001cd4 <SysTick_Config+0x40>)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cb2:	210f      	movs	r1, #15
 8001cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb8:	f7ff ff90 	bl	8001bdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cbc:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <SysTick_Config+0x40>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cc2:	4b04      	ldr	r3, [pc, #16]	; (8001cd4 <SysTick_Config+0x40>)
 8001cc4:	2207      	movs	r2, #7
 8001cc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	e000e010 	.word	0xe000e010

08001cd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f7ff ff49 	bl	8001b78 <__NVIC_SetPriorityGrouping>
}
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b086      	sub	sp, #24
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
 8001cfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d00:	f7ff ff5e 	bl	8001bc0 <__NVIC_GetPriorityGrouping>
 8001d04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	68b9      	ldr	r1, [r7, #8]
 8001d0a:	6978      	ldr	r0, [r7, #20]
 8001d0c:	f7ff ff90 	bl	8001c30 <NVIC_EncodePriority>
 8001d10:	4602      	mov	r2, r0
 8001d12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d16:	4611      	mov	r1, r2
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff ff5f 	bl	8001bdc <__NVIC_SetPriority>
}
 8001d1e:	bf00      	nop
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b082      	sub	sp, #8
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f7ff ffb0 	bl	8001c94 <SysTick_Config>
 8001d34:	4603      	mov	r3, r0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
	...

08001d40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b08b      	sub	sp, #44	; 0x2c
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d52:	e179      	b.n	8002048 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d54:	2201      	movs	r2, #1
 8001d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d58:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	69fa      	ldr	r2, [r7, #28]
 8001d64:	4013      	ands	r3, r2
 8001d66:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	f040 8168 	bne.w	8002042 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	4aa0      	ldr	r2, [pc, #640]	; (8001ff8 <HAL_GPIO_Init+0x2b8>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d05e      	beq.n	8001e3a <HAL_GPIO_Init+0xfa>
 8001d7c:	4a9e      	ldr	r2, [pc, #632]	; (8001ff8 <HAL_GPIO_Init+0x2b8>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d875      	bhi.n	8001e6e <HAL_GPIO_Init+0x12e>
 8001d82:	4a9e      	ldr	r2, [pc, #632]	; (8001ffc <HAL_GPIO_Init+0x2bc>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d058      	beq.n	8001e3a <HAL_GPIO_Init+0xfa>
 8001d88:	4a9c      	ldr	r2, [pc, #624]	; (8001ffc <HAL_GPIO_Init+0x2bc>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d86f      	bhi.n	8001e6e <HAL_GPIO_Init+0x12e>
 8001d8e:	4a9c      	ldr	r2, [pc, #624]	; (8002000 <HAL_GPIO_Init+0x2c0>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d052      	beq.n	8001e3a <HAL_GPIO_Init+0xfa>
 8001d94:	4a9a      	ldr	r2, [pc, #616]	; (8002000 <HAL_GPIO_Init+0x2c0>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d869      	bhi.n	8001e6e <HAL_GPIO_Init+0x12e>
 8001d9a:	4a9a      	ldr	r2, [pc, #616]	; (8002004 <HAL_GPIO_Init+0x2c4>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d04c      	beq.n	8001e3a <HAL_GPIO_Init+0xfa>
 8001da0:	4a98      	ldr	r2, [pc, #608]	; (8002004 <HAL_GPIO_Init+0x2c4>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d863      	bhi.n	8001e6e <HAL_GPIO_Init+0x12e>
 8001da6:	4a98      	ldr	r2, [pc, #608]	; (8002008 <HAL_GPIO_Init+0x2c8>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d046      	beq.n	8001e3a <HAL_GPIO_Init+0xfa>
 8001dac:	4a96      	ldr	r2, [pc, #600]	; (8002008 <HAL_GPIO_Init+0x2c8>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d85d      	bhi.n	8001e6e <HAL_GPIO_Init+0x12e>
 8001db2:	2b12      	cmp	r3, #18
 8001db4:	d82a      	bhi.n	8001e0c <HAL_GPIO_Init+0xcc>
 8001db6:	2b12      	cmp	r3, #18
 8001db8:	d859      	bhi.n	8001e6e <HAL_GPIO_Init+0x12e>
 8001dba:	a201      	add	r2, pc, #4	; (adr r2, 8001dc0 <HAL_GPIO_Init+0x80>)
 8001dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dc0:	08001e3b 	.word	0x08001e3b
 8001dc4:	08001e15 	.word	0x08001e15
 8001dc8:	08001e27 	.word	0x08001e27
 8001dcc:	08001e69 	.word	0x08001e69
 8001dd0:	08001e6f 	.word	0x08001e6f
 8001dd4:	08001e6f 	.word	0x08001e6f
 8001dd8:	08001e6f 	.word	0x08001e6f
 8001ddc:	08001e6f 	.word	0x08001e6f
 8001de0:	08001e6f 	.word	0x08001e6f
 8001de4:	08001e6f 	.word	0x08001e6f
 8001de8:	08001e6f 	.word	0x08001e6f
 8001dec:	08001e6f 	.word	0x08001e6f
 8001df0:	08001e6f 	.word	0x08001e6f
 8001df4:	08001e6f 	.word	0x08001e6f
 8001df8:	08001e6f 	.word	0x08001e6f
 8001dfc:	08001e6f 	.word	0x08001e6f
 8001e00:	08001e6f 	.word	0x08001e6f
 8001e04:	08001e1d 	.word	0x08001e1d
 8001e08:	08001e31 	.word	0x08001e31
 8001e0c:	4a7f      	ldr	r2, [pc, #508]	; (800200c <HAL_GPIO_Init+0x2cc>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d013      	beq.n	8001e3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e12:	e02c      	b.n	8001e6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	623b      	str	r3, [r7, #32]
          break;
 8001e1a:	e029      	b.n	8001e70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	3304      	adds	r3, #4
 8001e22:	623b      	str	r3, [r7, #32]
          break;
 8001e24:	e024      	b.n	8001e70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	3308      	adds	r3, #8
 8001e2c:	623b      	str	r3, [r7, #32]
          break;
 8001e2e:	e01f      	b.n	8001e70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	330c      	adds	r3, #12
 8001e36:	623b      	str	r3, [r7, #32]
          break;
 8001e38:	e01a      	b.n	8001e70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d102      	bne.n	8001e48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e42:	2304      	movs	r3, #4
 8001e44:	623b      	str	r3, [r7, #32]
          break;
 8001e46:	e013      	b.n	8001e70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d105      	bne.n	8001e5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e50:	2308      	movs	r3, #8
 8001e52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	69fa      	ldr	r2, [r7, #28]
 8001e58:	611a      	str	r2, [r3, #16]
          break;
 8001e5a:	e009      	b.n	8001e70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e5c:	2308      	movs	r3, #8
 8001e5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	69fa      	ldr	r2, [r7, #28]
 8001e64:	615a      	str	r2, [r3, #20]
          break;
 8001e66:	e003      	b.n	8001e70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	623b      	str	r3, [r7, #32]
          break;
 8001e6c:	e000      	b.n	8001e70 <HAL_GPIO_Init+0x130>
          break;
 8001e6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	2bff      	cmp	r3, #255	; 0xff
 8001e74:	d801      	bhi.n	8001e7a <HAL_GPIO_Init+0x13a>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	e001      	b.n	8001e7e <HAL_GPIO_Init+0x13e>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	3304      	adds	r3, #4
 8001e7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	2bff      	cmp	r3, #255	; 0xff
 8001e84:	d802      	bhi.n	8001e8c <HAL_GPIO_Init+0x14c>
 8001e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	e002      	b.n	8001e92 <HAL_GPIO_Init+0x152>
 8001e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8e:	3b08      	subs	r3, #8
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	210f      	movs	r1, #15
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	401a      	ands	r2, r3
 8001ea4:	6a39      	ldr	r1, [r7, #32]
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8001eac:	431a      	orrs	r2, r3
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f000 80c1 	beq.w	8002042 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ec0:	4b53      	ldr	r3, [pc, #332]	; (8002010 <HAL_GPIO_Init+0x2d0>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	4a52      	ldr	r2, [pc, #328]	; (8002010 <HAL_GPIO_Init+0x2d0>)
 8001ec6:	f043 0301 	orr.w	r3, r3, #1
 8001eca:	6193      	str	r3, [r2, #24]
 8001ecc:	4b50      	ldr	r3, [pc, #320]	; (8002010 <HAL_GPIO_Init+0x2d0>)
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	60bb      	str	r3, [r7, #8]
 8001ed6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ed8:	4a4e      	ldr	r2, [pc, #312]	; (8002014 <HAL_GPIO_Init+0x2d4>)
 8001eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001edc:	089b      	lsrs	r3, r3, #2
 8001ede:	3302      	adds	r3, #2
 8001ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	f003 0303 	and.w	r3, r3, #3
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	220f      	movs	r2, #15
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4a46      	ldr	r2, [pc, #280]	; (8002018 <HAL_GPIO_Init+0x2d8>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d01f      	beq.n	8001f44 <HAL_GPIO_Init+0x204>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4a45      	ldr	r2, [pc, #276]	; (800201c <HAL_GPIO_Init+0x2dc>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d019      	beq.n	8001f40 <HAL_GPIO_Init+0x200>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4a44      	ldr	r2, [pc, #272]	; (8002020 <HAL_GPIO_Init+0x2e0>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d013      	beq.n	8001f3c <HAL_GPIO_Init+0x1fc>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a43      	ldr	r2, [pc, #268]	; (8002024 <HAL_GPIO_Init+0x2e4>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d00d      	beq.n	8001f38 <HAL_GPIO_Init+0x1f8>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a42      	ldr	r2, [pc, #264]	; (8002028 <HAL_GPIO_Init+0x2e8>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d007      	beq.n	8001f34 <HAL_GPIO_Init+0x1f4>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a41      	ldr	r2, [pc, #260]	; (800202c <HAL_GPIO_Init+0x2ec>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d101      	bne.n	8001f30 <HAL_GPIO_Init+0x1f0>
 8001f2c:	2305      	movs	r3, #5
 8001f2e:	e00a      	b.n	8001f46 <HAL_GPIO_Init+0x206>
 8001f30:	2306      	movs	r3, #6
 8001f32:	e008      	b.n	8001f46 <HAL_GPIO_Init+0x206>
 8001f34:	2304      	movs	r3, #4
 8001f36:	e006      	b.n	8001f46 <HAL_GPIO_Init+0x206>
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e004      	b.n	8001f46 <HAL_GPIO_Init+0x206>
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	e002      	b.n	8001f46 <HAL_GPIO_Init+0x206>
 8001f40:	2301      	movs	r3, #1
 8001f42:	e000      	b.n	8001f46 <HAL_GPIO_Init+0x206>
 8001f44:	2300      	movs	r3, #0
 8001f46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f48:	f002 0203 	and.w	r2, r2, #3
 8001f4c:	0092      	lsls	r2, r2, #2
 8001f4e:	4093      	lsls	r3, r2
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f56:	492f      	ldr	r1, [pc, #188]	; (8002014 <HAL_GPIO_Init+0x2d4>)
 8001f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5a:	089b      	lsrs	r3, r3, #2
 8001f5c:	3302      	adds	r3, #2
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d006      	beq.n	8001f7e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f70:	4b2f      	ldr	r3, [pc, #188]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	492e      	ldr	r1, [pc, #184]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	600b      	str	r3, [r1, #0]
 8001f7c:	e006      	b.n	8001f8c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f7e:	4b2c      	ldr	r3, [pc, #176]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	43db      	mvns	r3, r3
 8001f86:	492a      	ldr	r1, [pc, #168]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001f88:	4013      	ands	r3, r2
 8001f8a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d006      	beq.n	8001fa6 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f98:	4b25      	ldr	r3, [pc, #148]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	4924      	ldr	r1, [pc, #144]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	604b      	str	r3, [r1, #4]
 8001fa4:	e006      	b.n	8001fb4 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fa6:	4b22      	ldr	r3, [pc, #136]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	43db      	mvns	r3, r3
 8001fae:	4920      	ldr	r1, [pc, #128]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d006      	beq.n	8001fce <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fc0:	4b1b      	ldr	r3, [pc, #108]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001fc2:	689a      	ldr	r2, [r3, #8]
 8001fc4:	491a      	ldr	r1, [pc, #104]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	608b      	str	r3, [r1, #8]
 8001fcc:	e006      	b.n	8001fdc <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001fce:	4b18      	ldr	r3, [pc, #96]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001fd0:	689a      	ldr	r2, [r3, #8]
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	4916      	ldr	r1, [pc, #88]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001fd8:	4013      	ands	r3, r2
 8001fda:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d025      	beq.n	8002034 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fe8:	4b11      	ldr	r3, [pc, #68]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001fea:	68da      	ldr	r2, [r3, #12]
 8001fec:	4910      	ldr	r1, [pc, #64]	; (8002030 <HAL_GPIO_Init+0x2f0>)
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	60cb      	str	r3, [r1, #12]
 8001ff4:	e025      	b.n	8002042 <HAL_GPIO_Init+0x302>
 8001ff6:	bf00      	nop
 8001ff8:	10320000 	.word	0x10320000
 8001ffc:	10310000 	.word	0x10310000
 8002000:	10220000 	.word	0x10220000
 8002004:	10210000 	.word	0x10210000
 8002008:	10120000 	.word	0x10120000
 800200c:	10110000 	.word	0x10110000
 8002010:	40021000 	.word	0x40021000
 8002014:	40010000 	.word	0x40010000
 8002018:	40010800 	.word	0x40010800
 800201c:	40010c00 	.word	0x40010c00
 8002020:	40011000 	.word	0x40011000
 8002024:	40011400 	.word	0x40011400
 8002028:	40011800 	.word	0x40011800
 800202c:	40011c00 	.word	0x40011c00
 8002030:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002034:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <HAL_GPIO_Init+0x324>)
 8002036:	68da      	ldr	r2, [r3, #12]
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	43db      	mvns	r3, r3
 800203c:	4909      	ldr	r1, [pc, #36]	; (8002064 <HAL_GPIO_Init+0x324>)
 800203e:	4013      	ands	r3, r2
 8002040:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002044:	3301      	adds	r3, #1
 8002046:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204e:	fa22 f303 	lsr.w	r3, r2, r3
 8002052:	2b00      	cmp	r3, #0
 8002054:	f47f ae7e 	bne.w	8001d54 <HAL_GPIO_Init+0x14>
  }
}
 8002058:	bf00      	nop
 800205a:	bf00      	nop
 800205c:	372c      	adds	r7, #44	; 0x2c
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr
 8002064:	40010400 	.word	0x40010400

08002068 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e26c      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	2b00      	cmp	r3, #0
 8002084:	f000 8087 	beq.w	8002196 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002088:	4b92      	ldr	r3, [pc, #584]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f003 030c 	and.w	r3, r3, #12
 8002090:	2b04      	cmp	r3, #4
 8002092:	d00c      	beq.n	80020ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002094:	4b8f      	ldr	r3, [pc, #572]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f003 030c 	and.w	r3, r3, #12
 800209c:	2b08      	cmp	r3, #8
 800209e:	d112      	bne.n	80020c6 <HAL_RCC_OscConfig+0x5e>
 80020a0:	4b8c      	ldr	r3, [pc, #560]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020ac:	d10b      	bne.n	80020c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ae:	4b89      	ldr	r3, [pc, #548]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d06c      	beq.n	8002194 <HAL_RCC_OscConfig+0x12c>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d168      	bne.n	8002194 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e246      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020ce:	d106      	bne.n	80020de <HAL_RCC_OscConfig+0x76>
 80020d0:	4b80      	ldr	r3, [pc, #512]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a7f      	ldr	r2, [pc, #508]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80020d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020da:	6013      	str	r3, [r2, #0]
 80020dc:	e02e      	b.n	800213c <HAL_RCC_OscConfig+0xd4>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10c      	bne.n	8002100 <HAL_RCC_OscConfig+0x98>
 80020e6:	4b7b      	ldr	r3, [pc, #492]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a7a      	ldr	r2, [pc, #488]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80020ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020f0:	6013      	str	r3, [r2, #0]
 80020f2:	4b78      	ldr	r3, [pc, #480]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a77      	ldr	r2, [pc, #476]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80020f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020fc:	6013      	str	r3, [r2, #0]
 80020fe:	e01d      	b.n	800213c <HAL_RCC_OscConfig+0xd4>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002108:	d10c      	bne.n	8002124 <HAL_RCC_OscConfig+0xbc>
 800210a:	4b72      	ldr	r3, [pc, #456]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a71      	ldr	r2, [pc, #452]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 8002110:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002114:	6013      	str	r3, [r2, #0]
 8002116:	4b6f      	ldr	r3, [pc, #444]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a6e      	ldr	r2, [pc, #440]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 800211c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002120:	6013      	str	r3, [r2, #0]
 8002122:	e00b      	b.n	800213c <HAL_RCC_OscConfig+0xd4>
 8002124:	4b6b      	ldr	r3, [pc, #428]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a6a      	ldr	r2, [pc, #424]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 800212a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800212e:	6013      	str	r3, [r2, #0]
 8002130:	4b68      	ldr	r3, [pc, #416]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a67      	ldr	r2, [pc, #412]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 8002136:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800213a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d013      	beq.n	800216c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002144:	f7ff f8ac 	bl	80012a0 <HAL_GetTick>
 8002148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800214a:	e008      	b.n	800215e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800214c:	f7ff f8a8 	bl	80012a0 <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2b64      	cmp	r3, #100	; 0x64
 8002158:	d901      	bls.n	800215e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e1fa      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800215e:	4b5d      	ldr	r3, [pc, #372]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d0f0      	beq.n	800214c <HAL_RCC_OscConfig+0xe4>
 800216a:	e014      	b.n	8002196 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800216c:	f7ff f898 	bl	80012a0 <HAL_GetTick>
 8002170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002172:	e008      	b.n	8002186 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002174:	f7ff f894 	bl	80012a0 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b64      	cmp	r3, #100	; 0x64
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e1e6      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002186:	4b53      	ldr	r3, [pc, #332]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d1f0      	bne.n	8002174 <HAL_RCC_OscConfig+0x10c>
 8002192:	e000      	b.n	8002196 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002194:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d063      	beq.n	800226a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021a2:	4b4c      	ldr	r3, [pc, #304]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f003 030c 	and.w	r3, r3, #12
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d00b      	beq.n	80021c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80021ae:	4b49      	ldr	r3, [pc, #292]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f003 030c 	and.w	r3, r3, #12
 80021b6:	2b08      	cmp	r3, #8
 80021b8:	d11c      	bne.n	80021f4 <HAL_RCC_OscConfig+0x18c>
 80021ba:	4b46      	ldr	r3, [pc, #280]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d116      	bne.n	80021f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021c6:	4b43      	ldr	r3, [pc, #268]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d005      	beq.n	80021de <HAL_RCC_OscConfig+0x176>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d001      	beq.n	80021de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e1ba      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021de:	4b3d      	ldr	r3, [pc, #244]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	4939      	ldr	r1, [pc, #228]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021f2:	e03a      	b.n	800226a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d020      	beq.n	800223e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021fc:	4b36      	ldr	r3, [pc, #216]	; (80022d8 <HAL_RCC_OscConfig+0x270>)
 80021fe:	2201      	movs	r2, #1
 8002200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002202:	f7ff f84d 	bl	80012a0 <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800220a:	f7ff f849 	bl	80012a0 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e19b      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800221c:	4b2d      	ldr	r3, [pc, #180]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0f0      	beq.n	800220a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002228:	4b2a      	ldr	r3, [pc, #168]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	695b      	ldr	r3, [r3, #20]
 8002234:	00db      	lsls	r3, r3, #3
 8002236:	4927      	ldr	r1, [pc, #156]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 8002238:	4313      	orrs	r3, r2
 800223a:	600b      	str	r3, [r1, #0]
 800223c:	e015      	b.n	800226a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800223e:	4b26      	ldr	r3, [pc, #152]	; (80022d8 <HAL_RCC_OscConfig+0x270>)
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002244:	f7ff f82c 	bl	80012a0 <HAL_GetTick>
 8002248:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800224c:	f7ff f828 	bl	80012a0 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b02      	cmp	r3, #2
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e17a      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800225e:	4b1d      	ldr	r3, [pc, #116]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d1f0      	bne.n	800224c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0308 	and.w	r3, r3, #8
 8002272:	2b00      	cmp	r3, #0
 8002274:	d03a      	beq.n	80022ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d019      	beq.n	80022b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800227e:	4b17      	ldr	r3, [pc, #92]	; (80022dc <HAL_RCC_OscConfig+0x274>)
 8002280:	2201      	movs	r2, #1
 8002282:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002284:	f7ff f80c 	bl	80012a0 <HAL_GetTick>
 8002288:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800228a:	e008      	b.n	800229e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800228c:	f7ff f808 	bl	80012a0 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d901      	bls.n	800229e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e15a      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800229e:	4b0d      	ldr	r3, [pc, #52]	; (80022d4 <HAL_RCC_OscConfig+0x26c>)
 80022a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d0f0      	beq.n	800228c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80022aa:	2001      	movs	r0, #1
 80022ac:	f000 fad8 	bl	8002860 <RCC_Delay>
 80022b0:	e01c      	b.n	80022ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022b2:	4b0a      	ldr	r3, [pc, #40]	; (80022dc <HAL_RCC_OscConfig+0x274>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022b8:	f7fe fff2 	bl	80012a0 <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022be:	e00f      	b.n	80022e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022c0:	f7fe ffee 	bl	80012a0 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d908      	bls.n	80022e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e140      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
 80022d2:	bf00      	nop
 80022d4:	40021000 	.word	0x40021000
 80022d8:	42420000 	.word	0x42420000
 80022dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022e0:	4b9e      	ldr	r3, [pc, #632]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80022e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e4:	f003 0302 	and.w	r3, r3, #2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1e9      	bne.n	80022c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0304 	and.w	r3, r3, #4
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 80a6 	beq.w	8002446 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022fa:	2300      	movs	r3, #0
 80022fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022fe:	4b97      	ldr	r3, [pc, #604]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10d      	bne.n	8002326 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800230a:	4b94      	ldr	r3, [pc, #592]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 800230c:	69db      	ldr	r3, [r3, #28]
 800230e:	4a93      	ldr	r2, [pc, #588]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002314:	61d3      	str	r3, [r2, #28]
 8002316:	4b91      	ldr	r3, [pc, #580]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800231e:	60bb      	str	r3, [r7, #8]
 8002320:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002322:	2301      	movs	r3, #1
 8002324:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002326:	4b8e      	ldr	r3, [pc, #568]	; (8002560 <HAL_RCC_OscConfig+0x4f8>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800232e:	2b00      	cmp	r3, #0
 8002330:	d118      	bne.n	8002364 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002332:	4b8b      	ldr	r3, [pc, #556]	; (8002560 <HAL_RCC_OscConfig+0x4f8>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a8a      	ldr	r2, [pc, #552]	; (8002560 <HAL_RCC_OscConfig+0x4f8>)
 8002338:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800233c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800233e:	f7fe ffaf 	bl	80012a0 <HAL_GetTick>
 8002342:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002344:	e008      	b.n	8002358 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002346:	f7fe ffab 	bl	80012a0 <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b64      	cmp	r3, #100	; 0x64
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e0fd      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002358:	4b81      	ldr	r3, [pc, #516]	; (8002560 <HAL_RCC_OscConfig+0x4f8>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002360:	2b00      	cmp	r3, #0
 8002362:	d0f0      	beq.n	8002346 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d106      	bne.n	800237a <HAL_RCC_OscConfig+0x312>
 800236c:	4b7b      	ldr	r3, [pc, #492]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 800236e:	6a1b      	ldr	r3, [r3, #32]
 8002370:	4a7a      	ldr	r2, [pc, #488]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002372:	f043 0301 	orr.w	r3, r3, #1
 8002376:	6213      	str	r3, [r2, #32]
 8002378:	e02d      	b.n	80023d6 <HAL_RCC_OscConfig+0x36e>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d10c      	bne.n	800239c <HAL_RCC_OscConfig+0x334>
 8002382:	4b76      	ldr	r3, [pc, #472]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	4a75      	ldr	r2, [pc, #468]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002388:	f023 0301 	bic.w	r3, r3, #1
 800238c:	6213      	str	r3, [r2, #32]
 800238e:	4b73      	ldr	r3, [pc, #460]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002390:	6a1b      	ldr	r3, [r3, #32]
 8002392:	4a72      	ldr	r2, [pc, #456]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002394:	f023 0304 	bic.w	r3, r3, #4
 8002398:	6213      	str	r3, [r2, #32]
 800239a:	e01c      	b.n	80023d6 <HAL_RCC_OscConfig+0x36e>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	2b05      	cmp	r3, #5
 80023a2:	d10c      	bne.n	80023be <HAL_RCC_OscConfig+0x356>
 80023a4:	4b6d      	ldr	r3, [pc, #436]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80023a6:	6a1b      	ldr	r3, [r3, #32]
 80023a8:	4a6c      	ldr	r2, [pc, #432]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80023aa:	f043 0304 	orr.w	r3, r3, #4
 80023ae:	6213      	str	r3, [r2, #32]
 80023b0:	4b6a      	ldr	r3, [pc, #424]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	4a69      	ldr	r2, [pc, #420]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80023b6:	f043 0301 	orr.w	r3, r3, #1
 80023ba:	6213      	str	r3, [r2, #32]
 80023bc:	e00b      	b.n	80023d6 <HAL_RCC_OscConfig+0x36e>
 80023be:	4b67      	ldr	r3, [pc, #412]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	4a66      	ldr	r2, [pc, #408]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80023c4:	f023 0301 	bic.w	r3, r3, #1
 80023c8:	6213      	str	r3, [r2, #32]
 80023ca:	4b64      	ldr	r3, [pc, #400]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	4a63      	ldr	r2, [pc, #396]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80023d0:	f023 0304 	bic.w	r3, r3, #4
 80023d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d015      	beq.n	800240a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023de:	f7fe ff5f 	bl	80012a0 <HAL_GetTick>
 80023e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023e4:	e00a      	b.n	80023fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023e6:	f7fe ff5b 	bl	80012a0 <HAL_GetTick>
 80023ea:	4602      	mov	r2, r0
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e0ab      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023fc:	4b57      	ldr	r3, [pc, #348]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80023fe:	6a1b      	ldr	r3, [r3, #32]
 8002400:	f003 0302 	and.w	r3, r3, #2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0ee      	beq.n	80023e6 <HAL_RCC_OscConfig+0x37e>
 8002408:	e014      	b.n	8002434 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800240a:	f7fe ff49 	bl	80012a0 <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002410:	e00a      	b.n	8002428 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002412:	f7fe ff45 	bl	80012a0 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002420:	4293      	cmp	r3, r2
 8002422:	d901      	bls.n	8002428 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e095      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002428:	4b4c      	ldr	r3, [pc, #304]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 800242a:	6a1b      	ldr	r3, [r3, #32]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1ee      	bne.n	8002412 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002434:	7dfb      	ldrb	r3, [r7, #23]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d105      	bne.n	8002446 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800243a:	4b48      	ldr	r3, [pc, #288]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	4a47      	ldr	r2, [pc, #284]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002440:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002444:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	2b00      	cmp	r3, #0
 800244c:	f000 8081 	beq.w	8002552 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002450:	4b42      	ldr	r3, [pc, #264]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f003 030c 	and.w	r3, r3, #12
 8002458:	2b08      	cmp	r3, #8
 800245a:	d061      	beq.n	8002520 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	2b02      	cmp	r3, #2
 8002462:	d146      	bne.n	80024f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002464:	4b3f      	ldr	r3, [pc, #252]	; (8002564 <HAL_RCC_OscConfig+0x4fc>)
 8002466:	2200      	movs	r2, #0
 8002468:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800246a:	f7fe ff19 	bl	80012a0 <HAL_GetTick>
 800246e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002470:	e008      	b.n	8002484 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002472:	f7fe ff15 	bl	80012a0 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e067      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002484:	4b35      	ldr	r3, [pc, #212]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d1f0      	bne.n	8002472 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a1b      	ldr	r3, [r3, #32]
 8002494:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002498:	d108      	bne.n	80024ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800249a:	4b30      	ldr	r3, [pc, #192]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	492d      	ldr	r1, [pc, #180]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024ac:	4b2b      	ldr	r3, [pc, #172]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a19      	ldr	r1, [r3, #32]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024bc:	430b      	orrs	r3, r1
 80024be:	4927      	ldr	r1, [pc, #156]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80024c0:	4313      	orrs	r3, r2
 80024c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024c4:	4b27      	ldr	r3, [pc, #156]	; (8002564 <HAL_RCC_OscConfig+0x4fc>)
 80024c6:	2201      	movs	r2, #1
 80024c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ca:	f7fe fee9 	bl	80012a0 <HAL_GetTick>
 80024ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024d0:	e008      	b.n	80024e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d2:	f7fe fee5 	bl	80012a0 <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d901      	bls.n	80024e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80024e0:	2303      	movs	r3, #3
 80024e2:	e037      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024e4:	4b1d      	ldr	r3, [pc, #116]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d0f0      	beq.n	80024d2 <HAL_RCC_OscConfig+0x46a>
 80024f0:	e02f      	b.n	8002552 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024f2:	4b1c      	ldr	r3, [pc, #112]	; (8002564 <HAL_RCC_OscConfig+0x4fc>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f8:	f7fe fed2 	bl	80012a0 <HAL_GetTick>
 80024fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024fe:	e008      	b.n	8002512 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002500:	f7fe fece 	bl	80012a0 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	2b02      	cmp	r3, #2
 800250c:	d901      	bls.n	8002512 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e020      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002512:	4b12      	ldr	r3, [pc, #72]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1f0      	bne.n	8002500 <HAL_RCC_OscConfig+0x498>
 800251e:	e018      	b.n	8002552 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	69db      	ldr	r3, [r3, #28]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d101      	bne.n	800252c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e013      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800252c:	4b0b      	ldr	r3, [pc, #44]	; (800255c <HAL_RCC_OscConfig+0x4f4>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a1b      	ldr	r3, [r3, #32]
 800253c:	429a      	cmp	r2, r3
 800253e:	d106      	bne.n	800254e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800254a:	429a      	cmp	r2, r3
 800254c:	d001      	beq.n	8002552 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e000      	b.n	8002554 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	3718      	adds	r7, #24
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	40021000 	.word	0x40021000
 8002560:	40007000 	.word	0x40007000
 8002564:	42420060 	.word	0x42420060

08002568 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d101      	bne.n	800257c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e0d0      	b.n	800271e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800257c:	4b6a      	ldr	r3, [pc, #424]	; (8002728 <HAL_RCC_ClockConfig+0x1c0>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0307 	and.w	r3, r3, #7
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	429a      	cmp	r2, r3
 8002588:	d910      	bls.n	80025ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800258a:	4b67      	ldr	r3, [pc, #412]	; (8002728 <HAL_RCC_ClockConfig+0x1c0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f023 0207 	bic.w	r2, r3, #7
 8002592:	4965      	ldr	r1, [pc, #404]	; (8002728 <HAL_RCC_ClockConfig+0x1c0>)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	4313      	orrs	r3, r2
 8002598:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800259a:	4b63      	ldr	r3, [pc, #396]	; (8002728 <HAL_RCC_ClockConfig+0x1c0>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	683a      	ldr	r2, [r7, #0]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d001      	beq.n	80025ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e0b8      	b.n	800271e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d020      	beq.n	80025fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d005      	beq.n	80025d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025c4:	4b59      	ldr	r3, [pc, #356]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	4a58      	ldr	r2, [pc, #352]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 80025ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80025ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0308 	and.w	r3, r3, #8
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d005      	beq.n	80025e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025dc:	4b53      	ldr	r3, [pc, #332]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	4a52      	ldr	r2, [pc, #328]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 80025e2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80025e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025e8:	4b50      	ldr	r3, [pc, #320]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	494d      	ldr	r1, [pc, #308]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d040      	beq.n	8002688 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d107      	bne.n	800261e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260e:	4b47      	ldr	r3, [pc, #284]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d115      	bne.n	8002646 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e07f      	b.n	800271e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b02      	cmp	r3, #2
 8002624:	d107      	bne.n	8002636 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002626:	4b41      	ldr	r3, [pc, #260]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d109      	bne.n	8002646 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e073      	b.n	800271e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002636:	4b3d      	ldr	r3, [pc, #244]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d101      	bne.n	8002646 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e06b      	b.n	800271e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002646:	4b39      	ldr	r3, [pc, #228]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f023 0203 	bic.w	r2, r3, #3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	4936      	ldr	r1, [pc, #216]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 8002654:	4313      	orrs	r3, r2
 8002656:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002658:	f7fe fe22 	bl	80012a0 <HAL_GetTick>
 800265c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800265e:	e00a      	b.n	8002676 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002660:	f7fe fe1e 	bl	80012a0 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	f241 3288 	movw	r2, #5000	; 0x1388
 800266e:	4293      	cmp	r3, r2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e053      	b.n	800271e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002676:	4b2d      	ldr	r3, [pc, #180]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f003 020c 	and.w	r2, r3, #12
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	429a      	cmp	r2, r3
 8002686:	d1eb      	bne.n	8002660 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002688:	4b27      	ldr	r3, [pc, #156]	; (8002728 <HAL_RCC_ClockConfig+0x1c0>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0307 	and.w	r3, r3, #7
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	429a      	cmp	r2, r3
 8002694:	d210      	bcs.n	80026b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002696:	4b24      	ldr	r3, [pc, #144]	; (8002728 <HAL_RCC_ClockConfig+0x1c0>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f023 0207 	bic.w	r2, r3, #7
 800269e:	4922      	ldr	r1, [pc, #136]	; (8002728 <HAL_RCC_ClockConfig+0x1c0>)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026a6:	4b20      	ldr	r3, [pc, #128]	; (8002728 <HAL_RCC_ClockConfig+0x1c0>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d001      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e032      	b.n	800271e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d008      	beq.n	80026d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026c4:	4b19      	ldr	r3, [pc, #100]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	4916      	ldr	r1, [pc, #88]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d009      	beq.n	80026f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026e2:	4b12      	ldr	r3, [pc, #72]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	490e      	ldr	r1, [pc, #56]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026f6:	f000 f821 	bl	800273c <HAL_RCC_GetSysClockFreq>
 80026fa:	4602      	mov	r2, r0
 80026fc:	4b0b      	ldr	r3, [pc, #44]	; (800272c <HAL_RCC_ClockConfig+0x1c4>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	091b      	lsrs	r3, r3, #4
 8002702:	f003 030f 	and.w	r3, r3, #15
 8002706:	490a      	ldr	r1, [pc, #40]	; (8002730 <HAL_RCC_ClockConfig+0x1c8>)
 8002708:	5ccb      	ldrb	r3, [r1, r3]
 800270a:	fa22 f303 	lsr.w	r3, r2, r3
 800270e:	4a09      	ldr	r2, [pc, #36]	; (8002734 <HAL_RCC_ClockConfig+0x1cc>)
 8002710:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002712:	4b09      	ldr	r3, [pc, #36]	; (8002738 <HAL_RCC_ClockConfig+0x1d0>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	f7fe fd80 	bl	800121c <HAL_InitTick>

  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40022000 	.word	0x40022000
 800272c:	40021000 	.word	0x40021000
 8002730:	08005d2c 	.word	0x08005d2c
 8002734:	20000000 	.word	0x20000000
 8002738:	20000004 	.word	0x20000004

0800273c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800273c:	b490      	push	{r4, r7}
 800273e:	b08a      	sub	sp, #40	; 0x28
 8002740:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002742:	4b2a      	ldr	r3, [pc, #168]	; (80027ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8002744:	1d3c      	adds	r4, r7, #4
 8002746:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002748:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800274c:	f240 2301 	movw	r3, #513	; 0x201
 8002750:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002752:	2300      	movs	r3, #0
 8002754:	61fb      	str	r3, [r7, #28]
 8002756:	2300      	movs	r3, #0
 8002758:	61bb      	str	r3, [r7, #24]
 800275a:	2300      	movs	r3, #0
 800275c:	627b      	str	r3, [r7, #36]	; 0x24
 800275e:	2300      	movs	r3, #0
 8002760:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002762:	2300      	movs	r3, #0
 8002764:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002766:	4b22      	ldr	r3, [pc, #136]	; (80027f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	f003 030c 	and.w	r3, r3, #12
 8002772:	2b04      	cmp	r3, #4
 8002774:	d002      	beq.n	800277c <HAL_RCC_GetSysClockFreq+0x40>
 8002776:	2b08      	cmp	r3, #8
 8002778:	d003      	beq.n	8002782 <HAL_RCC_GetSysClockFreq+0x46>
 800277a:	e02d      	b.n	80027d8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800277c:	4b1d      	ldr	r3, [pc, #116]	; (80027f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800277e:	623b      	str	r3, [r7, #32]
      break;
 8002780:	e02d      	b.n	80027de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	0c9b      	lsrs	r3, r3, #18
 8002786:	f003 030f 	and.w	r3, r3, #15
 800278a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800278e:	4413      	add	r3, r2
 8002790:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002794:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d013      	beq.n	80027c8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80027a0:	4b13      	ldr	r3, [pc, #76]	; (80027f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	0c5b      	lsrs	r3, r3, #17
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80027ae:	4413      	add	r3, r2
 80027b0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027b4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	4a0e      	ldr	r2, [pc, #56]	; (80027f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027ba:	fb02 f203 	mul.w	r2, r2, r3
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c4:	627b      	str	r3, [r7, #36]	; 0x24
 80027c6:	e004      	b.n	80027d2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	4a0b      	ldr	r2, [pc, #44]	; (80027f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80027cc:	fb02 f303 	mul.w	r3, r2, r3
 80027d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80027d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d4:	623b      	str	r3, [r7, #32]
      break;
 80027d6:	e002      	b.n	80027de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80027d8:	4b06      	ldr	r3, [pc, #24]	; (80027f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027da:	623b      	str	r3, [r7, #32]
      break;
 80027dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027de:	6a3b      	ldr	r3, [r7, #32]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3728      	adds	r7, #40	; 0x28
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc90      	pop	{r4, r7}
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	08005d0c 	.word	0x08005d0c
 80027f0:	40021000 	.word	0x40021000
 80027f4:	007a1200 	.word	0x007a1200
 80027f8:	003d0900 	.word	0x003d0900

080027fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002800:	4b02      	ldr	r3, [pc, #8]	; (800280c <HAL_RCC_GetHCLKFreq+0x10>)
 8002802:	681b      	ldr	r3, [r3, #0]
}
 8002804:	4618      	mov	r0, r3
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr
 800280c:	20000000 	.word	0x20000000

08002810 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002814:	f7ff fff2 	bl	80027fc <HAL_RCC_GetHCLKFreq>
 8002818:	4602      	mov	r2, r0
 800281a:	4b05      	ldr	r3, [pc, #20]	; (8002830 <HAL_RCC_GetPCLK1Freq+0x20>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	0a1b      	lsrs	r3, r3, #8
 8002820:	f003 0307 	and.w	r3, r3, #7
 8002824:	4903      	ldr	r1, [pc, #12]	; (8002834 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002826:	5ccb      	ldrb	r3, [r1, r3]
 8002828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800282c:	4618      	mov	r0, r3
 800282e:	bd80      	pop	{r7, pc}
 8002830:	40021000 	.word	0x40021000
 8002834:	08005d3c 	.word	0x08005d3c

08002838 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800283c:	f7ff ffde 	bl	80027fc <HAL_RCC_GetHCLKFreq>
 8002840:	4602      	mov	r2, r0
 8002842:	4b05      	ldr	r3, [pc, #20]	; (8002858 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	0adb      	lsrs	r3, r3, #11
 8002848:	f003 0307 	and.w	r3, r3, #7
 800284c:	4903      	ldr	r1, [pc, #12]	; (800285c <HAL_RCC_GetPCLK2Freq+0x24>)
 800284e:	5ccb      	ldrb	r3, [r1, r3]
 8002850:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002854:	4618      	mov	r0, r3
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40021000 	.word	0x40021000
 800285c:	08005d3c 	.word	0x08005d3c

08002860 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002868:	4b0a      	ldr	r3, [pc, #40]	; (8002894 <RCC_Delay+0x34>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a0a      	ldr	r2, [pc, #40]	; (8002898 <RCC_Delay+0x38>)
 800286e:	fba2 2303 	umull	r2, r3, r2, r3
 8002872:	0a5b      	lsrs	r3, r3, #9
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	fb02 f303 	mul.w	r3, r2, r3
 800287a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800287c:	bf00      	nop
  }
  while (Delay --);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	1e5a      	subs	r2, r3, #1
 8002882:	60fa      	str	r2, [r7, #12]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d1f9      	bne.n	800287c <RCC_Delay+0x1c>
}
 8002888:	bf00      	nop
 800288a:	bf00      	nop
 800288c:	3714      	adds	r7, #20
 800288e:	46bd      	mov	sp, r7
 8002890:	bc80      	pop	{r7}
 8002892:	4770      	bx	lr
 8002894:	20000000 	.word	0x20000000
 8002898:	10624dd3 	.word	0x10624dd3

0800289c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80028a4:	2300      	movs	r3, #0
 80028a6:	613b      	str	r3, [r7, #16]
 80028a8:	2300      	movs	r3, #0
 80028aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d07d      	beq.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80028b8:	2300      	movs	r3, #0
 80028ba:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028bc:	4b4f      	ldr	r3, [pc, #316]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d10d      	bne.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c8:	4b4c      	ldr	r3, [pc, #304]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ca:	69db      	ldr	r3, [r3, #28]
 80028cc:	4a4b      	ldr	r2, [pc, #300]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028d2:	61d3      	str	r3, [r2, #28]
 80028d4:	4b49      	ldr	r3, [pc, #292]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028d6:	69db      	ldr	r3, [r3, #28]
 80028d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028dc:	60bb      	str	r3, [r7, #8]
 80028de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028e0:	2301      	movs	r3, #1
 80028e2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e4:	4b46      	ldr	r3, [pc, #280]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d118      	bne.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028f0:	4b43      	ldr	r3, [pc, #268]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a42      	ldr	r2, [pc, #264]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028fc:	f7fe fcd0 	bl	80012a0 <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002902:	e008      	b.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002904:	f7fe fccc 	bl	80012a0 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b64      	cmp	r3, #100	; 0x64
 8002910:	d901      	bls.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e06d      	b.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002916:	4b3a      	ldr	r3, [pc, #232]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0f0      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002922:	4b36      	ldr	r3, [pc, #216]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800292a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d02e      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	429a      	cmp	r2, r3
 800293e:	d027      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002940:	4b2e      	ldr	r3, [pc, #184]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002942:	6a1b      	ldr	r3, [r3, #32]
 8002944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002948:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800294a:	4b2e      	ldr	r3, [pc, #184]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800294c:	2201      	movs	r2, #1
 800294e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002950:	4b2c      	ldr	r3, [pc, #176]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002952:	2200      	movs	r2, #0
 8002954:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002956:	4a29      	ldr	r2, [pc, #164]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b00      	cmp	r3, #0
 8002964:	d014      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002966:	f7fe fc9b 	bl	80012a0 <HAL_GetTick>
 800296a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800296c:	e00a      	b.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800296e:	f7fe fc97 	bl	80012a0 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	f241 3288 	movw	r2, #5000	; 0x1388
 800297c:	4293      	cmp	r3, r2
 800297e:	d901      	bls.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e036      	b.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002984:	4b1d      	ldr	r3, [pc, #116]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002986:	6a1b      	ldr	r3, [r3, #32]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d0ee      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002990:	4b1a      	ldr	r3, [pc, #104]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	4917      	ldr	r1, [pc, #92]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029a2:	7dfb      	ldrb	r3, [r7, #23]
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d105      	bne.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029a8:	4b14      	ldr	r3, [pc, #80]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029aa:	69db      	ldr	r3, [r3, #28]
 80029ac:	4a13      	ldr	r2, [pc, #76]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d008      	beq.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80029c0:	4b0e      	ldr	r3, [pc, #56]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	490b      	ldr	r1, [pc, #44]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0310 	and.w	r3, r3, #16
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d008      	beq.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029de:	4b07      	ldr	r3, [pc, #28]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	4904      	ldr	r1, [pc, #16]	; (80029fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3718      	adds	r7, #24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	40021000 	.word	0x40021000
 8002a00:	40007000 	.word	0x40007000
 8002a04:	42420440 	.word	0x42420440

08002a08 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002a08:	b590      	push	{r4, r7, lr}
 8002a0a:	b08d      	sub	sp, #52	; 0x34
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002a10:	4b6b      	ldr	r3, [pc, #428]	; (8002bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8002a12:	f107 040c 	add.w	r4, r7, #12
 8002a16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002a1c:	f240 2301 	movw	r3, #513	; 0x201
 8002a20:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002a22:	2300      	movs	r3, #0
 8002a24:	627b      	str	r3, [r7, #36]	; 0x24
 8002a26:	2300      	movs	r3, #0
 8002a28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61fb      	str	r3, [r7, #28]
 8002a32:	2300      	movs	r3, #0
 8002a34:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	3b01      	subs	r3, #1
 8002a3a:	2b0f      	cmp	r3, #15
 8002a3c:	f200 80b6 	bhi.w	8002bac <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8002a40:	a201      	add	r2, pc, #4	; (adr r2, 8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8002a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a46:	bf00      	nop
 8002a48:	08002b2b 	.word	0x08002b2b
 8002a4c:	08002b91 	.word	0x08002b91
 8002a50:	08002bad 	.word	0x08002bad
 8002a54:	08002b1b 	.word	0x08002b1b
 8002a58:	08002bad 	.word	0x08002bad
 8002a5c:	08002bad 	.word	0x08002bad
 8002a60:	08002bad 	.word	0x08002bad
 8002a64:	08002b23 	.word	0x08002b23
 8002a68:	08002bad 	.word	0x08002bad
 8002a6c:	08002bad 	.word	0x08002bad
 8002a70:	08002bad 	.word	0x08002bad
 8002a74:	08002bad 	.word	0x08002bad
 8002a78:	08002bad 	.word	0x08002bad
 8002a7c:	08002bad 	.word	0x08002bad
 8002a80:	08002bad 	.word	0x08002bad
 8002a84:	08002a89 	.word	0x08002a89
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8002a88:	4b4e      	ldr	r3, [pc, #312]	; (8002bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002a8e:	4b4d      	ldr	r3, [pc, #308]	; (8002bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 808a 	beq.w	8002bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	0c9b      	lsrs	r3, r3, #18
 8002aa0:	f003 030f 	and.w	r3, r3, #15
 8002aa4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002aa8:	4413      	add	r3, r2
 8002aaa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002aae:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d018      	beq.n	8002aec <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002aba:	4b42      	ldr	r3, [pc, #264]	; (8002bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	0c5b      	lsrs	r3, r3, #17
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002ac8:	4413      	add	r3, r2
 8002aca:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00d      	beq.n	8002af6 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002ada:	4a3b      	ldr	r2, [pc, #236]	; (8002bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8002adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ade:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ae2:	6a3b      	ldr	r3, [r7, #32]
 8002ae4:	fb02 f303 	mul.w	r3, r2, r3
 8002ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002aea:	e004      	b.n	8002af6 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002aec:	6a3b      	ldr	r3, [r7, #32]
 8002aee:	4a37      	ldr	r2, [pc, #220]	; (8002bcc <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8002af0:	fb02 f303 	mul.w	r3, r2, r3
 8002af4:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002af6:	4b33      	ldr	r3, [pc, #204]	; (8002bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002afe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b02:	d102      	bne.n	8002b0a <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8002b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b06:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8002b08:	e052      	b.n	8002bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 8002b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	4a30      	ldr	r2, [pc, #192]	; (8002bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8002b10:	fba2 2303 	umull	r2, r3, r2, r3
 8002b14:	085b      	lsrs	r3, r3, #1
 8002b16:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002b18:	e04a      	b.n	8002bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8002b1a:	f7ff fe0f 	bl	800273c <HAL_RCC_GetSysClockFreq>
 8002b1e:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8002b20:	e049      	b.n	8002bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8002b22:	f7ff fe0b 	bl	800273c <HAL_RCC_GetSysClockFreq>
 8002b26:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8002b28:	e045      	b.n	8002bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8002b2a:	4b26      	ldr	r3, [pc, #152]	; (8002bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8002b2c:	6a1b      	ldr	r3, [r3, #32]
 8002b2e:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b3a:	d108      	bne.n	8002b4e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 8002b46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b4c:	e01f      	b.n	8002b8e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b58:	d109      	bne.n	8002b6e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8002b5a:	4b1a      	ldr	r3, [pc, #104]	; (8002bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8002b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 8002b66:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002b6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b6c:	e00f      	b.n	8002b8e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b78:	d11c      	bne.n	8002bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8002b7a:	4b12      	ldr	r3, [pc, #72]	; (8002bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d016      	beq.n	8002bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 8002b86:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002b8a:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8002b8c:	e012      	b.n	8002bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8002b8e:	e011      	b.n	8002bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002b90:	f7ff fe52 	bl	8002838 <HAL_RCC_GetPCLK2Freq>
 8002b94:	4602      	mov	r2, r0
 8002b96:	4b0b      	ldr	r3, [pc, #44]	; (8002bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	0b9b      	lsrs	r3, r3, #14
 8002b9c:	f003 0303 	and.w	r3, r3, #3
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002baa:	e004      	b.n	8002bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 8002bac:	bf00      	nop
 8002bae:	e002      	b.n	8002bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8002bb0:	bf00      	nop
 8002bb2:	e000      	b.n	8002bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8002bb4:	bf00      	nop
    }
  }
  return (frequency);
 8002bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3734      	adds	r7, #52	; 0x34
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd90      	pop	{r4, r7, pc}
 8002bc0:	08005d1c 	.word	0x08005d1c
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	007a1200 	.word	0x007a1200
 8002bcc:	003d0900 	.word	0x003d0900
 8002bd0:	aaaaaaab 	.word	0xaaaaaaab

08002bd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d101      	bne.n	8002be6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e03f      	b.n	8002c66 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d106      	bne.n	8002c00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7fe f998 	bl	8000f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2224      	movs	r2, #36	; 0x24
 8002c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68da      	ldr	r2, [r3, #12]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 f905 	bl	8002e28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	691a      	ldr	r2, [r3, #16]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	695a      	ldr	r2, [r3, #20]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68da      	ldr	r2, [r3, #12]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2220      	movs	r2, #32
 8002c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2220      	movs	r2, #32
 8002c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b08a      	sub	sp, #40	; 0x28
 8002c72:	af02      	add	r7, sp, #8
 8002c74:	60f8      	str	r0, [r7, #12]
 8002c76:	60b9      	str	r1, [r7, #8]
 8002c78:	603b      	str	r3, [r7, #0]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	2b20      	cmp	r3, #32
 8002c8c:	d17c      	bne.n	8002d88 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d002      	beq.n	8002c9a <HAL_UART_Transmit+0x2c>
 8002c94:	88fb      	ldrh	r3, [r7, #6]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e075      	b.n	8002d8a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d101      	bne.n	8002cac <HAL_UART_Transmit+0x3e>
 8002ca8:	2302      	movs	r3, #2
 8002caa:	e06e      	b.n	8002d8a <HAL_UART_Transmit+0x11c>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2221      	movs	r2, #33	; 0x21
 8002cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cc2:	f7fe faed 	bl	80012a0 <HAL_GetTick>
 8002cc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	88fa      	ldrh	r2, [r7, #6]
 8002ccc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	88fa      	ldrh	r2, [r7, #6]
 8002cd2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cdc:	d108      	bne.n	8002cf0 <HAL_UART_Transmit+0x82>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d104      	bne.n	8002cf0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	61bb      	str	r3, [r7, #24]
 8002cee:	e003      	b.n	8002cf8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002d00:	e02a      	b.n	8002d58 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	2180      	movs	r1, #128	; 0x80
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f000 f840 	bl	8002d92 <UART_WaitOnFlagUntilTimeout>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e036      	b.n	8002d8a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d10b      	bne.n	8002d3a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	881b      	ldrh	r3, [r3, #0]
 8002d26:	461a      	mov	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d32:	69bb      	ldr	r3, [r7, #24]
 8002d34:	3302      	adds	r3, #2
 8002d36:	61bb      	str	r3, [r7, #24]
 8002d38:	e007      	b.n	8002d4a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	781a      	ldrb	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	3301      	adds	r3, #1
 8002d48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	3b01      	subs	r3, #1
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1cf      	bne.n	8002d02 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	9300      	str	r3, [sp, #0]
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	2140      	movs	r1, #64	; 0x40
 8002d6c:	68f8      	ldr	r0, [r7, #12]
 8002d6e:	f000 f810 	bl	8002d92 <UART_WaitOnFlagUntilTimeout>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e006      	b.n	8002d8a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2220      	movs	r2, #32
 8002d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002d84:	2300      	movs	r3, #0
 8002d86:	e000      	b.n	8002d8a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002d88:	2302      	movs	r3, #2
  }
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3720      	adds	r7, #32
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b084      	sub	sp, #16
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	603b      	str	r3, [r7, #0]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002da2:	e02c      	b.n	8002dfe <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002daa:	d028      	beq.n	8002dfe <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d007      	beq.n	8002dc2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002db2:	f7fe fa75 	bl	80012a0 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d21d      	bcs.n	8002dfe <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68da      	ldr	r2, [r3, #12]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002dd0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	695a      	ldr	r2, [r3, #20]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 0201 	bic.w	r2, r2, #1
 8002de0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2220      	movs	r2, #32
 8002de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2220      	movs	r2, #32
 8002dee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e00f      	b.n	8002e1e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	4013      	ands	r3, r2
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	bf0c      	ite	eq
 8002e0e:	2301      	moveq	r3, #1
 8002e10:	2300      	movne	r3, #0
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	461a      	mov	r2, r3
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d0c3      	beq.n	8002da4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
	...

08002e28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	691b      	ldr	r3, [r3, #16]
 8002e36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68da      	ldr	r2, [r3, #12]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	430a      	orrs	r2, r1
 8002e44:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	689a      	ldr	r2, [r3, #8]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002e62:	f023 030c 	bic.w	r3, r3, #12
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	6812      	ldr	r2, [r2, #0]
 8002e6a:	68b9      	ldr	r1, [r7, #8]
 8002e6c:	430b      	orrs	r3, r1
 8002e6e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	699a      	ldr	r2, [r3, #24]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a2c      	ldr	r2, [pc, #176]	; (8002f3c <UART_SetConfig+0x114>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d103      	bne.n	8002e98 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002e90:	f7ff fcd2 	bl	8002838 <HAL_RCC_GetPCLK2Freq>
 8002e94:	60f8      	str	r0, [r7, #12]
 8002e96:	e002      	b.n	8002e9e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002e98:	f7ff fcba 	bl	8002810 <HAL_RCC_GetPCLK1Freq>
 8002e9c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	4413      	add	r3, r2
 8002ea6:	009a      	lsls	r2, r3, #2
 8002ea8:	441a      	add	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb4:	4a22      	ldr	r2, [pc, #136]	; (8002f40 <UART_SetConfig+0x118>)
 8002eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eba:	095b      	lsrs	r3, r3, #5
 8002ebc:	0119      	lsls	r1, r3, #4
 8002ebe:	68fa      	ldr	r2, [r7, #12]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	4413      	add	r3, r2
 8002ec6:	009a      	lsls	r2, r3, #2
 8002ec8:	441a      	add	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ed4:	4b1a      	ldr	r3, [pc, #104]	; (8002f40 <UART_SetConfig+0x118>)
 8002ed6:	fba3 0302 	umull	r0, r3, r3, r2
 8002eda:	095b      	lsrs	r3, r3, #5
 8002edc:	2064      	movs	r0, #100	; 0x64
 8002ede:	fb00 f303 	mul.w	r3, r0, r3
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	011b      	lsls	r3, r3, #4
 8002ee6:	3332      	adds	r3, #50	; 0x32
 8002ee8:	4a15      	ldr	r2, [pc, #84]	; (8002f40 <UART_SetConfig+0x118>)
 8002eea:	fba2 2303 	umull	r2, r3, r2, r3
 8002eee:	095b      	lsrs	r3, r3, #5
 8002ef0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ef4:	4419      	add	r1, r3
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	4613      	mov	r3, r2
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	4413      	add	r3, r2
 8002efe:	009a      	lsls	r2, r3, #2
 8002f00:	441a      	add	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f0c:	4b0c      	ldr	r3, [pc, #48]	; (8002f40 <UART_SetConfig+0x118>)
 8002f0e:	fba3 0302 	umull	r0, r3, r3, r2
 8002f12:	095b      	lsrs	r3, r3, #5
 8002f14:	2064      	movs	r0, #100	; 0x64
 8002f16:	fb00 f303 	mul.w	r3, r0, r3
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	011b      	lsls	r3, r3, #4
 8002f1e:	3332      	adds	r3, #50	; 0x32
 8002f20:	4a07      	ldr	r2, [pc, #28]	; (8002f40 <UART_SetConfig+0x118>)
 8002f22:	fba2 2303 	umull	r2, r3, r2, r3
 8002f26:	095b      	lsrs	r3, r3, #5
 8002f28:	f003 020f 	and.w	r2, r3, #15
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	440a      	add	r2, r1
 8002f32:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002f34:	bf00      	nop
 8002f36:	3710      	adds	r7, #16
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	40013800 	.word	0x40013800
 8002f40:	51eb851f 	.word	0x51eb851f

08002f44 <__errno>:
 8002f44:	4b01      	ldr	r3, [pc, #4]	; (8002f4c <__errno+0x8>)
 8002f46:	6818      	ldr	r0, [r3, #0]
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	2000000c 	.word	0x2000000c

08002f50 <__libc_init_array>:
 8002f50:	b570      	push	{r4, r5, r6, lr}
 8002f52:	2600      	movs	r6, #0
 8002f54:	4d0c      	ldr	r5, [pc, #48]	; (8002f88 <__libc_init_array+0x38>)
 8002f56:	4c0d      	ldr	r4, [pc, #52]	; (8002f8c <__libc_init_array+0x3c>)
 8002f58:	1b64      	subs	r4, r4, r5
 8002f5a:	10a4      	asrs	r4, r4, #2
 8002f5c:	42a6      	cmp	r6, r4
 8002f5e:	d109      	bne.n	8002f74 <__libc_init_array+0x24>
 8002f60:	f002 febc 	bl	8005cdc <_init>
 8002f64:	2600      	movs	r6, #0
 8002f66:	4d0a      	ldr	r5, [pc, #40]	; (8002f90 <__libc_init_array+0x40>)
 8002f68:	4c0a      	ldr	r4, [pc, #40]	; (8002f94 <__libc_init_array+0x44>)
 8002f6a:	1b64      	subs	r4, r4, r5
 8002f6c:	10a4      	asrs	r4, r4, #2
 8002f6e:	42a6      	cmp	r6, r4
 8002f70:	d105      	bne.n	8002f7e <__libc_init_array+0x2e>
 8002f72:	bd70      	pop	{r4, r5, r6, pc}
 8002f74:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f78:	4798      	blx	r3
 8002f7a:	3601      	adds	r6, #1
 8002f7c:	e7ee      	b.n	8002f5c <__libc_init_array+0xc>
 8002f7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f82:	4798      	blx	r3
 8002f84:	3601      	adds	r6, #1
 8002f86:	e7f2      	b.n	8002f6e <__libc_init_array+0x1e>
 8002f88:	08006124 	.word	0x08006124
 8002f8c:	08006124 	.word	0x08006124
 8002f90:	08006124 	.word	0x08006124
 8002f94:	08006128 	.word	0x08006128

08002f98 <memset>:
 8002f98:	4603      	mov	r3, r0
 8002f9a:	4402      	add	r2, r0
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d100      	bne.n	8002fa2 <memset+0xa>
 8002fa0:	4770      	bx	lr
 8002fa2:	f803 1b01 	strb.w	r1, [r3], #1
 8002fa6:	e7f9      	b.n	8002f9c <memset+0x4>

08002fa8 <__cvt>:
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fae:	461f      	mov	r7, r3
 8002fb0:	bfbb      	ittet	lt
 8002fb2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002fb6:	461f      	movlt	r7, r3
 8002fb8:	2300      	movge	r3, #0
 8002fba:	232d      	movlt	r3, #45	; 0x2d
 8002fbc:	b088      	sub	sp, #32
 8002fbe:	4614      	mov	r4, r2
 8002fc0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002fc2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002fc4:	7013      	strb	r3, [r2, #0]
 8002fc6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002fc8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002fcc:	f023 0820 	bic.w	r8, r3, #32
 8002fd0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002fd4:	d005      	beq.n	8002fe2 <__cvt+0x3a>
 8002fd6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002fda:	d100      	bne.n	8002fde <__cvt+0x36>
 8002fdc:	3501      	adds	r5, #1
 8002fde:	2302      	movs	r3, #2
 8002fe0:	e000      	b.n	8002fe4 <__cvt+0x3c>
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	aa07      	add	r2, sp, #28
 8002fe6:	9204      	str	r2, [sp, #16]
 8002fe8:	aa06      	add	r2, sp, #24
 8002fea:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002fee:	e9cd 3500 	strd	r3, r5, [sp]
 8002ff2:	4622      	mov	r2, r4
 8002ff4:	463b      	mov	r3, r7
 8002ff6:	f000 fce7 	bl	80039c8 <_dtoa_r>
 8002ffa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002ffe:	4606      	mov	r6, r0
 8003000:	d102      	bne.n	8003008 <__cvt+0x60>
 8003002:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003004:	07db      	lsls	r3, r3, #31
 8003006:	d522      	bpl.n	800304e <__cvt+0xa6>
 8003008:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800300c:	eb06 0905 	add.w	r9, r6, r5
 8003010:	d110      	bne.n	8003034 <__cvt+0x8c>
 8003012:	7833      	ldrb	r3, [r6, #0]
 8003014:	2b30      	cmp	r3, #48	; 0x30
 8003016:	d10a      	bne.n	800302e <__cvt+0x86>
 8003018:	2200      	movs	r2, #0
 800301a:	2300      	movs	r3, #0
 800301c:	4620      	mov	r0, r4
 800301e:	4639      	mov	r1, r7
 8003020:	f7fd fd2e 	bl	8000a80 <__aeabi_dcmpeq>
 8003024:	b918      	cbnz	r0, 800302e <__cvt+0x86>
 8003026:	f1c5 0501 	rsb	r5, r5, #1
 800302a:	f8ca 5000 	str.w	r5, [sl]
 800302e:	f8da 3000 	ldr.w	r3, [sl]
 8003032:	4499      	add	r9, r3
 8003034:	2200      	movs	r2, #0
 8003036:	2300      	movs	r3, #0
 8003038:	4620      	mov	r0, r4
 800303a:	4639      	mov	r1, r7
 800303c:	f7fd fd20 	bl	8000a80 <__aeabi_dcmpeq>
 8003040:	b108      	cbz	r0, 8003046 <__cvt+0x9e>
 8003042:	f8cd 901c 	str.w	r9, [sp, #28]
 8003046:	2230      	movs	r2, #48	; 0x30
 8003048:	9b07      	ldr	r3, [sp, #28]
 800304a:	454b      	cmp	r3, r9
 800304c:	d307      	bcc.n	800305e <__cvt+0xb6>
 800304e:	4630      	mov	r0, r6
 8003050:	9b07      	ldr	r3, [sp, #28]
 8003052:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003054:	1b9b      	subs	r3, r3, r6
 8003056:	6013      	str	r3, [r2, #0]
 8003058:	b008      	add	sp, #32
 800305a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800305e:	1c59      	adds	r1, r3, #1
 8003060:	9107      	str	r1, [sp, #28]
 8003062:	701a      	strb	r2, [r3, #0]
 8003064:	e7f0      	b.n	8003048 <__cvt+0xa0>

08003066 <__exponent>:
 8003066:	4603      	mov	r3, r0
 8003068:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800306a:	2900      	cmp	r1, #0
 800306c:	f803 2b02 	strb.w	r2, [r3], #2
 8003070:	bfb6      	itet	lt
 8003072:	222d      	movlt	r2, #45	; 0x2d
 8003074:	222b      	movge	r2, #43	; 0x2b
 8003076:	4249      	neglt	r1, r1
 8003078:	2909      	cmp	r1, #9
 800307a:	7042      	strb	r2, [r0, #1]
 800307c:	dd2b      	ble.n	80030d6 <__exponent+0x70>
 800307e:	f10d 0407 	add.w	r4, sp, #7
 8003082:	46a4      	mov	ip, r4
 8003084:	270a      	movs	r7, #10
 8003086:	fb91 f6f7 	sdiv	r6, r1, r7
 800308a:	460a      	mov	r2, r1
 800308c:	46a6      	mov	lr, r4
 800308e:	fb07 1516 	mls	r5, r7, r6, r1
 8003092:	2a63      	cmp	r2, #99	; 0x63
 8003094:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003098:	4631      	mov	r1, r6
 800309a:	f104 34ff 	add.w	r4, r4, #4294967295
 800309e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80030a2:	dcf0      	bgt.n	8003086 <__exponent+0x20>
 80030a4:	3130      	adds	r1, #48	; 0x30
 80030a6:	f1ae 0502 	sub.w	r5, lr, #2
 80030aa:	f804 1c01 	strb.w	r1, [r4, #-1]
 80030ae:	4629      	mov	r1, r5
 80030b0:	1c44      	adds	r4, r0, #1
 80030b2:	4561      	cmp	r1, ip
 80030b4:	d30a      	bcc.n	80030cc <__exponent+0x66>
 80030b6:	f10d 0209 	add.w	r2, sp, #9
 80030ba:	eba2 020e 	sub.w	r2, r2, lr
 80030be:	4565      	cmp	r5, ip
 80030c0:	bf88      	it	hi
 80030c2:	2200      	movhi	r2, #0
 80030c4:	4413      	add	r3, r2
 80030c6:	1a18      	subs	r0, r3, r0
 80030c8:	b003      	add	sp, #12
 80030ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80030d0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80030d4:	e7ed      	b.n	80030b2 <__exponent+0x4c>
 80030d6:	2330      	movs	r3, #48	; 0x30
 80030d8:	3130      	adds	r1, #48	; 0x30
 80030da:	7083      	strb	r3, [r0, #2]
 80030dc:	70c1      	strb	r1, [r0, #3]
 80030de:	1d03      	adds	r3, r0, #4
 80030e0:	e7f1      	b.n	80030c6 <__exponent+0x60>
	...

080030e4 <_printf_float>:
 80030e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030e8:	b091      	sub	sp, #68	; 0x44
 80030ea:	460c      	mov	r4, r1
 80030ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80030f0:	4616      	mov	r6, r2
 80030f2:	461f      	mov	r7, r3
 80030f4:	4605      	mov	r5, r0
 80030f6:	f001 fa55 	bl	80045a4 <_localeconv_r>
 80030fa:	6803      	ldr	r3, [r0, #0]
 80030fc:	4618      	mov	r0, r3
 80030fe:	9309      	str	r3, [sp, #36]	; 0x24
 8003100:	f7fd f892 	bl	8000228 <strlen>
 8003104:	2300      	movs	r3, #0
 8003106:	930e      	str	r3, [sp, #56]	; 0x38
 8003108:	f8d8 3000 	ldr.w	r3, [r8]
 800310c:	900a      	str	r0, [sp, #40]	; 0x28
 800310e:	3307      	adds	r3, #7
 8003110:	f023 0307 	bic.w	r3, r3, #7
 8003114:	f103 0208 	add.w	r2, r3, #8
 8003118:	f894 9018 	ldrb.w	r9, [r4, #24]
 800311c:	f8d4 b000 	ldr.w	fp, [r4]
 8003120:	f8c8 2000 	str.w	r2, [r8]
 8003124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003128:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800312c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003130:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003134:	930b      	str	r3, [sp, #44]	; 0x2c
 8003136:	f04f 32ff 	mov.w	r2, #4294967295
 800313a:	4640      	mov	r0, r8
 800313c:	4b9c      	ldr	r3, [pc, #624]	; (80033b0 <_printf_float+0x2cc>)
 800313e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003140:	f7fd fcd0 	bl	8000ae4 <__aeabi_dcmpun>
 8003144:	bb70      	cbnz	r0, 80031a4 <_printf_float+0xc0>
 8003146:	f04f 32ff 	mov.w	r2, #4294967295
 800314a:	4640      	mov	r0, r8
 800314c:	4b98      	ldr	r3, [pc, #608]	; (80033b0 <_printf_float+0x2cc>)
 800314e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003150:	f7fd fcaa 	bl	8000aa8 <__aeabi_dcmple>
 8003154:	bb30      	cbnz	r0, 80031a4 <_printf_float+0xc0>
 8003156:	2200      	movs	r2, #0
 8003158:	2300      	movs	r3, #0
 800315a:	4640      	mov	r0, r8
 800315c:	4651      	mov	r1, sl
 800315e:	f7fd fc99 	bl	8000a94 <__aeabi_dcmplt>
 8003162:	b110      	cbz	r0, 800316a <_printf_float+0x86>
 8003164:	232d      	movs	r3, #45	; 0x2d
 8003166:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800316a:	4b92      	ldr	r3, [pc, #584]	; (80033b4 <_printf_float+0x2d0>)
 800316c:	4892      	ldr	r0, [pc, #584]	; (80033b8 <_printf_float+0x2d4>)
 800316e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003172:	bf94      	ite	ls
 8003174:	4698      	movls	r8, r3
 8003176:	4680      	movhi	r8, r0
 8003178:	2303      	movs	r3, #3
 800317a:	f04f 0a00 	mov.w	sl, #0
 800317e:	6123      	str	r3, [r4, #16]
 8003180:	f02b 0304 	bic.w	r3, fp, #4
 8003184:	6023      	str	r3, [r4, #0]
 8003186:	4633      	mov	r3, r6
 8003188:	4621      	mov	r1, r4
 800318a:	4628      	mov	r0, r5
 800318c:	9700      	str	r7, [sp, #0]
 800318e:	aa0f      	add	r2, sp, #60	; 0x3c
 8003190:	f000 f9d4 	bl	800353c <_printf_common>
 8003194:	3001      	adds	r0, #1
 8003196:	f040 8090 	bne.w	80032ba <_printf_float+0x1d6>
 800319a:	f04f 30ff 	mov.w	r0, #4294967295
 800319e:	b011      	add	sp, #68	; 0x44
 80031a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031a4:	4642      	mov	r2, r8
 80031a6:	4653      	mov	r3, sl
 80031a8:	4640      	mov	r0, r8
 80031aa:	4651      	mov	r1, sl
 80031ac:	f7fd fc9a 	bl	8000ae4 <__aeabi_dcmpun>
 80031b0:	b148      	cbz	r0, 80031c6 <_printf_float+0xe2>
 80031b2:	f1ba 0f00 	cmp.w	sl, #0
 80031b6:	bfb8      	it	lt
 80031b8:	232d      	movlt	r3, #45	; 0x2d
 80031ba:	4880      	ldr	r0, [pc, #512]	; (80033bc <_printf_float+0x2d8>)
 80031bc:	bfb8      	it	lt
 80031be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80031c2:	4b7f      	ldr	r3, [pc, #508]	; (80033c0 <_printf_float+0x2dc>)
 80031c4:	e7d3      	b.n	800316e <_printf_float+0x8a>
 80031c6:	6863      	ldr	r3, [r4, #4]
 80031c8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80031cc:	1c5a      	adds	r2, r3, #1
 80031ce:	d142      	bne.n	8003256 <_printf_float+0x172>
 80031d0:	2306      	movs	r3, #6
 80031d2:	6063      	str	r3, [r4, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	9206      	str	r2, [sp, #24]
 80031d8:	aa0e      	add	r2, sp, #56	; 0x38
 80031da:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80031de:	aa0d      	add	r2, sp, #52	; 0x34
 80031e0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80031e4:	9203      	str	r2, [sp, #12]
 80031e6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80031ea:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80031ee:	6023      	str	r3, [r4, #0]
 80031f0:	6863      	ldr	r3, [r4, #4]
 80031f2:	4642      	mov	r2, r8
 80031f4:	9300      	str	r3, [sp, #0]
 80031f6:	4628      	mov	r0, r5
 80031f8:	4653      	mov	r3, sl
 80031fa:	910b      	str	r1, [sp, #44]	; 0x2c
 80031fc:	f7ff fed4 	bl	8002fa8 <__cvt>
 8003200:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003202:	4680      	mov	r8, r0
 8003204:	2947      	cmp	r1, #71	; 0x47
 8003206:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003208:	d108      	bne.n	800321c <_printf_float+0x138>
 800320a:	1cc8      	adds	r0, r1, #3
 800320c:	db02      	blt.n	8003214 <_printf_float+0x130>
 800320e:	6863      	ldr	r3, [r4, #4]
 8003210:	4299      	cmp	r1, r3
 8003212:	dd40      	ble.n	8003296 <_printf_float+0x1b2>
 8003214:	f1a9 0902 	sub.w	r9, r9, #2
 8003218:	fa5f f989 	uxtb.w	r9, r9
 800321c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003220:	d81f      	bhi.n	8003262 <_printf_float+0x17e>
 8003222:	464a      	mov	r2, r9
 8003224:	3901      	subs	r1, #1
 8003226:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800322a:	910d      	str	r1, [sp, #52]	; 0x34
 800322c:	f7ff ff1b 	bl	8003066 <__exponent>
 8003230:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003232:	4682      	mov	sl, r0
 8003234:	1813      	adds	r3, r2, r0
 8003236:	2a01      	cmp	r2, #1
 8003238:	6123      	str	r3, [r4, #16]
 800323a:	dc02      	bgt.n	8003242 <_printf_float+0x15e>
 800323c:	6822      	ldr	r2, [r4, #0]
 800323e:	07d2      	lsls	r2, r2, #31
 8003240:	d501      	bpl.n	8003246 <_printf_float+0x162>
 8003242:	3301      	adds	r3, #1
 8003244:	6123      	str	r3, [r4, #16]
 8003246:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800324a:	2b00      	cmp	r3, #0
 800324c:	d09b      	beq.n	8003186 <_printf_float+0xa2>
 800324e:	232d      	movs	r3, #45	; 0x2d
 8003250:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003254:	e797      	b.n	8003186 <_printf_float+0xa2>
 8003256:	2947      	cmp	r1, #71	; 0x47
 8003258:	d1bc      	bne.n	80031d4 <_printf_float+0xf0>
 800325a:	2b00      	cmp	r3, #0
 800325c:	d1ba      	bne.n	80031d4 <_printf_float+0xf0>
 800325e:	2301      	movs	r3, #1
 8003260:	e7b7      	b.n	80031d2 <_printf_float+0xee>
 8003262:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003266:	d118      	bne.n	800329a <_printf_float+0x1b6>
 8003268:	2900      	cmp	r1, #0
 800326a:	6863      	ldr	r3, [r4, #4]
 800326c:	dd0b      	ble.n	8003286 <_printf_float+0x1a2>
 800326e:	6121      	str	r1, [r4, #16]
 8003270:	b913      	cbnz	r3, 8003278 <_printf_float+0x194>
 8003272:	6822      	ldr	r2, [r4, #0]
 8003274:	07d0      	lsls	r0, r2, #31
 8003276:	d502      	bpl.n	800327e <_printf_float+0x19a>
 8003278:	3301      	adds	r3, #1
 800327a:	440b      	add	r3, r1
 800327c:	6123      	str	r3, [r4, #16]
 800327e:	f04f 0a00 	mov.w	sl, #0
 8003282:	65a1      	str	r1, [r4, #88]	; 0x58
 8003284:	e7df      	b.n	8003246 <_printf_float+0x162>
 8003286:	b913      	cbnz	r3, 800328e <_printf_float+0x1aa>
 8003288:	6822      	ldr	r2, [r4, #0]
 800328a:	07d2      	lsls	r2, r2, #31
 800328c:	d501      	bpl.n	8003292 <_printf_float+0x1ae>
 800328e:	3302      	adds	r3, #2
 8003290:	e7f4      	b.n	800327c <_printf_float+0x198>
 8003292:	2301      	movs	r3, #1
 8003294:	e7f2      	b.n	800327c <_printf_float+0x198>
 8003296:	f04f 0967 	mov.w	r9, #103	; 0x67
 800329a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800329c:	4299      	cmp	r1, r3
 800329e:	db05      	blt.n	80032ac <_printf_float+0x1c8>
 80032a0:	6823      	ldr	r3, [r4, #0]
 80032a2:	6121      	str	r1, [r4, #16]
 80032a4:	07d8      	lsls	r0, r3, #31
 80032a6:	d5ea      	bpl.n	800327e <_printf_float+0x19a>
 80032a8:	1c4b      	adds	r3, r1, #1
 80032aa:	e7e7      	b.n	800327c <_printf_float+0x198>
 80032ac:	2900      	cmp	r1, #0
 80032ae:	bfcc      	ite	gt
 80032b0:	2201      	movgt	r2, #1
 80032b2:	f1c1 0202 	rsble	r2, r1, #2
 80032b6:	4413      	add	r3, r2
 80032b8:	e7e0      	b.n	800327c <_printf_float+0x198>
 80032ba:	6823      	ldr	r3, [r4, #0]
 80032bc:	055a      	lsls	r2, r3, #21
 80032be:	d407      	bmi.n	80032d0 <_printf_float+0x1ec>
 80032c0:	6923      	ldr	r3, [r4, #16]
 80032c2:	4642      	mov	r2, r8
 80032c4:	4631      	mov	r1, r6
 80032c6:	4628      	mov	r0, r5
 80032c8:	47b8      	blx	r7
 80032ca:	3001      	adds	r0, #1
 80032cc:	d12b      	bne.n	8003326 <_printf_float+0x242>
 80032ce:	e764      	b.n	800319a <_printf_float+0xb6>
 80032d0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80032d4:	f240 80dd 	bls.w	8003492 <_printf_float+0x3ae>
 80032d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80032dc:	2200      	movs	r2, #0
 80032de:	2300      	movs	r3, #0
 80032e0:	f7fd fbce 	bl	8000a80 <__aeabi_dcmpeq>
 80032e4:	2800      	cmp	r0, #0
 80032e6:	d033      	beq.n	8003350 <_printf_float+0x26c>
 80032e8:	2301      	movs	r3, #1
 80032ea:	4631      	mov	r1, r6
 80032ec:	4628      	mov	r0, r5
 80032ee:	4a35      	ldr	r2, [pc, #212]	; (80033c4 <_printf_float+0x2e0>)
 80032f0:	47b8      	blx	r7
 80032f2:	3001      	adds	r0, #1
 80032f4:	f43f af51 	beq.w	800319a <_printf_float+0xb6>
 80032f8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80032fc:	429a      	cmp	r2, r3
 80032fe:	db02      	blt.n	8003306 <_printf_float+0x222>
 8003300:	6823      	ldr	r3, [r4, #0]
 8003302:	07d8      	lsls	r0, r3, #31
 8003304:	d50f      	bpl.n	8003326 <_printf_float+0x242>
 8003306:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800330a:	4631      	mov	r1, r6
 800330c:	4628      	mov	r0, r5
 800330e:	47b8      	blx	r7
 8003310:	3001      	adds	r0, #1
 8003312:	f43f af42 	beq.w	800319a <_printf_float+0xb6>
 8003316:	f04f 0800 	mov.w	r8, #0
 800331a:	f104 091a 	add.w	r9, r4, #26
 800331e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003320:	3b01      	subs	r3, #1
 8003322:	4543      	cmp	r3, r8
 8003324:	dc09      	bgt.n	800333a <_printf_float+0x256>
 8003326:	6823      	ldr	r3, [r4, #0]
 8003328:	079b      	lsls	r3, r3, #30
 800332a:	f100 8102 	bmi.w	8003532 <_printf_float+0x44e>
 800332e:	68e0      	ldr	r0, [r4, #12]
 8003330:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003332:	4298      	cmp	r0, r3
 8003334:	bfb8      	it	lt
 8003336:	4618      	movlt	r0, r3
 8003338:	e731      	b.n	800319e <_printf_float+0xba>
 800333a:	2301      	movs	r3, #1
 800333c:	464a      	mov	r2, r9
 800333e:	4631      	mov	r1, r6
 8003340:	4628      	mov	r0, r5
 8003342:	47b8      	blx	r7
 8003344:	3001      	adds	r0, #1
 8003346:	f43f af28 	beq.w	800319a <_printf_float+0xb6>
 800334a:	f108 0801 	add.w	r8, r8, #1
 800334e:	e7e6      	b.n	800331e <_printf_float+0x23a>
 8003350:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003352:	2b00      	cmp	r3, #0
 8003354:	dc38      	bgt.n	80033c8 <_printf_float+0x2e4>
 8003356:	2301      	movs	r3, #1
 8003358:	4631      	mov	r1, r6
 800335a:	4628      	mov	r0, r5
 800335c:	4a19      	ldr	r2, [pc, #100]	; (80033c4 <_printf_float+0x2e0>)
 800335e:	47b8      	blx	r7
 8003360:	3001      	adds	r0, #1
 8003362:	f43f af1a 	beq.w	800319a <_printf_float+0xb6>
 8003366:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800336a:	4313      	orrs	r3, r2
 800336c:	d102      	bne.n	8003374 <_printf_float+0x290>
 800336e:	6823      	ldr	r3, [r4, #0]
 8003370:	07d9      	lsls	r1, r3, #31
 8003372:	d5d8      	bpl.n	8003326 <_printf_float+0x242>
 8003374:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003378:	4631      	mov	r1, r6
 800337a:	4628      	mov	r0, r5
 800337c:	47b8      	blx	r7
 800337e:	3001      	adds	r0, #1
 8003380:	f43f af0b 	beq.w	800319a <_printf_float+0xb6>
 8003384:	f04f 0900 	mov.w	r9, #0
 8003388:	f104 0a1a 	add.w	sl, r4, #26
 800338c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800338e:	425b      	negs	r3, r3
 8003390:	454b      	cmp	r3, r9
 8003392:	dc01      	bgt.n	8003398 <_printf_float+0x2b4>
 8003394:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003396:	e794      	b.n	80032c2 <_printf_float+0x1de>
 8003398:	2301      	movs	r3, #1
 800339a:	4652      	mov	r2, sl
 800339c:	4631      	mov	r1, r6
 800339e:	4628      	mov	r0, r5
 80033a0:	47b8      	blx	r7
 80033a2:	3001      	adds	r0, #1
 80033a4:	f43f aef9 	beq.w	800319a <_printf_float+0xb6>
 80033a8:	f109 0901 	add.w	r9, r9, #1
 80033ac:	e7ee      	b.n	800338c <_printf_float+0x2a8>
 80033ae:	bf00      	nop
 80033b0:	7fefffff 	.word	0x7fefffff
 80033b4:	08005d48 	.word	0x08005d48
 80033b8:	08005d4c 	.word	0x08005d4c
 80033bc:	08005d54 	.word	0x08005d54
 80033c0:	08005d50 	.word	0x08005d50
 80033c4:	08005d58 	.word	0x08005d58
 80033c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80033ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80033cc:	429a      	cmp	r2, r3
 80033ce:	bfa8      	it	ge
 80033d0:	461a      	movge	r2, r3
 80033d2:	2a00      	cmp	r2, #0
 80033d4:	4691      	mov	r9, r2
 80033d6:	dc37      	bgt.n	8003448 <_printf_float+0x364>
 80033d8:	f04f 0b00 	mov.w	fp, #0
 80033dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80033e0:	f104 021a 	add.w	r2, r4, #26
 80033e4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80033e8:	ebaa 0309 	sub.w	r3, sl, r9
 80033ec:	455b      	cmp	r3, fp
 80033ee:	dc33      	bgt.n	8003458 <_printf_float+0x374>
 80033f0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80033f4:	429a      	cmp	r2, r3
 80033f6:	db3b      	blt.n	8003470 <_printf_float+0x38c>
 80033f8:	6823      	ldr	r3, [r4, #0]
 80033fa:	07da      	lsls	r2, r3, #31
 80033fc:	d438      	bmi.n	8003470 <_printf_float+0x38c>
 80033fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003400:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003402:	eba2 030a 	sub.w	r3, r2, sl
 8003406:	eba2 0901 	sub.w	r9, r2, r1
 800340a:	4599      	cmp	r9, r3
 800340c:	bfa8      	it	ge
 800340e:	4699      	movge	r9, r3
 8003410:	f1b9 0f00 	cmp.w	r9, #0
 8003414:	dc34      	bgt.n	8003480 <_printf_float+0x39c>
 8003416:	f04f 0800 	mov.w	r8, #0
 800341a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800341e:	f104 0a1a 	add.w	sl, r4, #26
 8003422:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003426:	1a9b      	subs	r3, r3, r2
 8003428:	eba3 0309 	sub.w	r3, r3, r9
 800342c:	4543      	cmp	r3, r8
 800342e:	f77f af7a 	ble.w	8003326 <_printf_float+0x242>
 8003432:	2301      	movs	r3, #1
 8003434:	4652      	mov	r2, sl
 8003436:	4631      	mov	r1, r6
 8003438:	4628      	mov	r0, r5
 800343a:	47b8      	blx	r7
 800343c:	3001      	adds	r0, #1
 800343e:	f43f aeac 	beq.w	800319a <_printf_float+0xb6>
 8003442:	f108 0801 	add.w	r8, r8, #1
 8003446:	e7ec      	b.n	8003422 <_printf_float+0x33e>
 8003448:	4613      	mov	r3, r2
 800344a:	4631      	mov	r1, r6
 800344c:	4642      	mov	r2, r8
 800344e:	4628      	mov	r0, r5
 8003450:	47b8      	blx	r7
 8003452:	3001      	adds	r0, #1
 8003454:	d1c0      	bne.n	80033d8 <_printf_float+0x2f4>
 8003456:	e6a0      	b.n	800319a <_printf_float+0xb6>
 8003458:	2301      	movs	r3, #1
 800345a:	4631      	mov	r1, r6
 800345c:	4628      	mov	r0, r5
 800345e:	920b      	str	r2, [sp, #44]	; 0x2c
 8003460:	47b8      	blx	r7
 8003462:	3001      	adds	r0, #1
 8003464:	f43f ae99 	beq.w	800319a <_printf_float+0xb6>
 8003468:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800346a:	f10b 0b01 	add.w	fp, fp, #1
 800346e:	e7b9      	b.n	80033e4 <_printf_float+0x300>
 8003470:	4631      	mov	r1, r6
 8003472:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003476:	4628      	mov	r0, r5
 8003478:	47b8      	blx	r7
 800347a:	3001      	adds	r0, #1
 800347c:	d1bf      	bne.n	80033fe <_printf_float+0x31a>
 800347e:	e68c      	b.n	800319a <_printf_float+0xb6>
 8003480:	464b      	mov	r3, r9
 8003482:	4631      	mov	r1, r6
 8003484:	4628      	mov	r0, r5
 8003486:	eb08 020a 	add.w	r2, r8, sl
 800348a:	47b8      	blx	r7
 800348c:	3001      	adds	r0, #1
 800348e:	d1c2      	bne.n	8003416 <_printf_float+0x332>
 8003490:	e683      	b.n	800319a <_printf_float+0xb6>
 8003492:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003494:	2a01      	cmp	r2, #1
 8003496:	dc01      	bgt.n	800349c <_printf_float+0x3b8>
 8003498:	07db      	lsls	r3, r3, #31
 800349a:	d537      	bpl.n	800350c <_printf_float+0x428>
 800349c:	2301      	movs	r3, #1
 800349e:	4642      	mov	r2, r8
 80034a0:	4631      	mov	r1, r6
 80034a2:	4628      	mov	r0, r5
 80034a4:	47b8      	blx	r7
 80034a6:	3001      	adds	r0, #1
 80034a8:	f43f ae77 	beq.w	800319a <_printf_float+0xb6>
 80034ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80034b0:	4631      	mov	r1, r6
 80034b2:	4628      	mov	r0, r5
 80034b4:	47b8      	blx	r7
 80034b6:	3001      	adds	r0, #1
 80034b8:	f43f ae6f 	beq.w	800319a <_printf_float+0xb6>
 80034bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80034c0:	2200      	movs	r2, #0
 80034c2:	2300      	movs	r3, #0
 80034c4:	f7fd fadc 	bl	8000a80 <__aeabi_dcmpeq>
 80034c8:	b9d8      	cbnz	r0, 8003502 <_printf_float+0x41e>
 80034ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80034cc:	f108 0201 	add.w	r2, r8, #1
 80034d0:	3b01      	subs	r3, #1
 80034d2:	4631      	mov	r1, r6
 80034d4:	4628      	mov	r0, r5
 80034d6:	47b8      	blx	r7
 80034d8:	3001      	adds	r0, #1
 80034da:	d10e      	bne.n	80034fa <_printf_float+0x416>
 80034dc:	e65d      	b.n	800319a <_printf_float+0xb6>
 80034de:	2301      	movs	r3, #1
 80034e0:	464a      	mov	r2, r9
 80034e2:	4631      	mov	r1, r6
 80034e4:	4628      	mov	r0, r5
 80034e6:	47b8      	blx	r7
 80034e8:	3001      	adds	r0, #1
 80034ea:	f43f ae56 	beq.w	800319a <_printf_float+0xb6>
 80034ee:	f108 0801 	add.w	r8, r8, #1
 80034f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80034f4:	3b01      	subs	r3, #1
 80034f6:	4543      	cmp	r3, r8
 80034f8:	dcf1      	bgt.n	80034de <_printf_float+0x3fa>
 80034fa:	4653      	mov	r3, sl
 80034fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003500:	e6e0      	b.n	80032c4 <_printf_float+0x1e0>
 8003502:	f04f 0800 	mov.w	r8, #0
 8003506:	f104 091a 	add.w	r9, r4, #26
 800350a:	e7f2      	b.n	80034f2 <_printf_float+0x40e>
 800350c:	2301      	movs	r3, #1
 800350e:	4642      	mov	r2, r8
 8003510:	e7df      	b.n	80034d2 <_printf_float+0x3ee>
 8003512:	2301      	movs	r3, #1
 8003514:	464a      	mov	r2, r9
 8003516:	4631      	mov	r1, r6
 8003518:	4628      	mov	r0, r5
 800351a:	47b8      	blx	r7
 800351c:	3001      	adds	r0, #1
 800351e:	f43f ae3c 	beq.w	800319a <_printf_float+0xb6>
 8003522:	f108 0801 	add.w	r8, r8, #1
 8003526:	68e3      	ldr	r3, [r4, #12]
 8003528:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800352a:	1a5b      	subs	r3, r3, r1
 800352c:	4543      	cmp	r3, r8
 800352e:	dcf0      	bgt.n	8003512 <_printf_float+0x42e>
 8003530:	e6fd      	b.n	800332e <_printf_float+0x24a>
 8003532:	f04f 0800 	mov.w	r8, #0
 8003536:	f104 0919 	add.w	r9, r4, #25
 800353a:	e7f4      	b.n	8003526 <_printf_float+0x442>

0800353c <_printf_common>:
 800353c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003540:	4616      	mov	r6, r2
 8003542:	4699      	mov	r9, r3
 8003544:	688a      	ldr	r2, [r1, #8]
 8003546:	690b      	ldr	r3, [r1, #16]
 8003548:	4607      	mov	r7, r0
 800354a:	4293      	cmp	r3, r2
 800354c:	bfb8      	it	lt
 800354e:	4613      	movlt	r3, r2
 8003550:	6033      	str	r3, [r6, #0]
 8003552:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003556:	460c      	mov	r4, r1
 8003558:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800355c:	b10a      	cbz	r2, 8003562 <_printf_common+0x26>
 800355e:	3301      	adds	r3, #1
 8003560:	6033      	str	r3, [r6, #0]
 8003562:	6823      	ldr	r3, [r4, #0]
 8003564:	0699      	lsls	r1, r3, #26
 8003566:	bf42      	ittt	mi
 8003568:	6833      	ldrmi	r3, [r6, #0]
 800356a:	3302      	addmi	r3, #2
 800356c:	6033      	strmi	r3, [r6, #0]
 800356e:	6825      	ldr	r5, [r4, #0]
 8003570:	f015 0506 	ands.w	r5, r5, #6
 8003574:	d106      	bne.n	8003584 <_printf_common+0x48>
 8003576:	f104 0a19 	add.w	sl, r4, #25
 800357a:	68e3      	ldr	r3, [r4, #12]
 800357c:	6832      	ldr	r2, [r6, #0]
 800357e:	1a9b      	subs	r3, r3, r2
 8003580:	42ab      	cmp	r3, r5
 8003582:	dc28      	bgt.n	80035d6 <_printf_common+0x9a>
 8003584:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003588:	1e13      	subs	r3, r2, #0
 800358a:	6822      	ldr	r2, [r4, #0]
 800358c:	bf18      	it	ne
 800358e:	2301      	movne	r3, #1
 8003590:	0692      	lsls	r2, r2, #26
 8003592:	d42d      	bmi.n	80035f0 <_printf_common+0xb4>
 8003594:	4649      	mov	r1, r9
 8003596:	4638      	mov	r0, r7
 8003598:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800359c:	47c0      	blx	r8
 800359e:	3001      	adds	r0, #1
 80035a0:	d020      	beq.n	80035e4 <_printf_common+0xa8>
 80035a2:	6823      	ldr	r3, [r4, #0]
 80035a4:	68e5      	ldr	r5, [r4, #12]
 80035a6:	f003 0306 	and.w	r3, r3, #6
 80035aa:	2b04      	cmp	r3, #4
 80035ac:	bf18      	it	ne
 80035ae:	2500      	movne	r5, #0
 80035b0:	6832      	ldr	r2, [r6, #0]
 80035b2:	f04f 0600 	mov.w	r6, #0
 80035b6:	68a3      	ldr	r3, [r4, #8]
 80035b8:	bf08      	it	eq
 80035ba:	1aad      	subeq	r5, r5, r2
 80035bc:	6922      	ldr	r2, [r4, #16]
 80035be:	bf08      	it	eq
 80035c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035c4:	4293      	cmp	r3, r2
 80035c6:	bfc4      	itt	gt
 80035c8:	1a9b      	subgt	r3, r3, r2
 80035ca:	18ed      	addgt	r5, r5, r3
 80035cc:	341a      	adds	r4, #26
 80035ce:	42b5      	cmp	r5, r6
 80035d0:	d11a      	bne.n	8003608 <_printf_common+0xcc>
 80035d2:	2000      	movs	r0, #0
 80035d4:	e008      	b.n	80035e8 <_printf_common+0xac>
 80035d6:	2301      	movs	r3, #1
 80035d8:	4652      	mov	r2, sl
 80035da:	4649      	mov	r1, r9
 80035dc:	4638      	mov	r0, r7
 80035de:	47c0      	blx	r8
 80035e0:	3001      	adds	r0, #1
 80035e2:	d103      	bne.n	80035ec <_printf_common+0xb0>
 80035e4:	f04f 30ff 	mov.w	r0, #4294967295
 80035e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035ec:	3501      	adds	r5, #1
 80035ee:	e7c4      	b.n	800357a <_printf_common+0x3e>
 80035f0:	2030      	movs	r0, #48	; 0x30
 80035f2:	18e1      	adds	r1, r4, r3
 80035f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80035f8:	1c5a      	adds	r2, r3, #1
 80035fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80035fe:	4422      	add	r2, r4
 8003600:	3302      	adds	r3, #2
 8003602:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003606:	e7c5      	b.n	8003594 <_printf_common+0x58>
 8003608:	2301      	movs	r3, #1
 800360a:	4622      	mov	r2, r4
 800360c:	4649      	mov	r1, r9
 800360e:	4638      	mov	r0, r7
 8003610:	47c0      	blx	r8
 8003612:	3001      	adds	r0, #1
 8003614:	d0e6      	beq.n	80035e4 <_printf_common+0xa8>
 8003616:	3601      	adds	r6, #1
 8003618:	e7d9      	b.n	80035ce <_printf_common+0x92>
	...

0800361c <_printf_i>:
 800361c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003620:	460c      	mov	r4, r1
 8003622:	7e27      	ldrb	r7, [r4, #24]
 8003624:	4691      	mov	r9, r2
 8003626:	2f78      	cmp	r7, #120	; 0x78
 8003628:	4680      	mov	r8, r0
 800362a:	469a      	mov	sl, r3
 800362c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800362e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003632:	d807      	bhi.n	8003644 <_printf_i+0x28>
 8003634:	2f62      	cmp	r7, #98	; 0x62
 8003636:	d80a      	bhi.n	800364e <_printf_i+0x32>
 8003638:	2f00      	cmp	r7, #0
 800363a:	f000 80d9 	beq.w	80037f0 <_printf_i+0x1d4>
 800363e:	2f58      	cmp	r7, #88	; 0x58
 8003640:	f000 80a4 	beq.w	800378c <_printf_i+0x170>
 8003644:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003648:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800364c:	e03a      	b.n	80036c4 <_printf_i+0xa8>
 800364e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003652:	2b15      	cmp	r3, #21
 8003654:	d8f6      	bhi.n	8003644 <_printf_i+0x28>
 8003656:	a001      	add	r0, pc, #4	; (adr r0, 800365c <_printf_i+0x40>)
 8003658:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800365c:	080036b5 	.word	0x080036b5
 8003660:	080036c9 	.word	0x080036c9
 8003664:	08003645 	.word	0x08003645
 8003668:	08003645 	.word	0x08003645
 800366c:	08003645 	.word	0x08003645
 8003670:	08003645 	.word	0x08003645
 8003674:	080036c9 	.word	0x080036c9
 8003678:	08003645 	.word	0x08003645
 800367c:	08003645 	.word	0x08003645
 8003680:	08003645 	.word	0x08003645
 8003684:	08003645 	.word	0x08003645
 8003688:	080037d7 	.word	0x080037d7
 800368c:	080036f9 	.word	0x080036f9
 8003690:	080037b9 	.word	0x080037b9
 8003694:	08003645 	.word	0x08003645
 8003698:	08003645 	.word	0x08003645
 800369c:	080037f9 	.word	0x080037f9
 80036a0:	08003645 	.word	0x08003645
 80036a4:	080036f9 	.word	0x080036f9
 80036a8:	08003645 	.word	0x08003645
 80036ac:	08003645 	.word	0x08003645
 80036b0:	080037c1 	.word	0x080037c1
 80036b4:	680b      	ldr	r3, [r1, #0]
 80036b6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80036ba:	1d1a      	adds	r2, r3, #4
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	600a      	str	r2, [r1, #0]
 80036c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036c4:	2301      	movs	r3, #1
 80036c6:	e0a4      	b.n	8003812 <_printf_i+0x1f6>
 80036c8:	6825      	ldr	r5, [r4, #0]
 80036ca:	6808      	ldr	r0, [r1, #0]
 80036cc:	062e      	lsls	r6, r5, #24
 80036ce:	f100 0304 	add.w	r3, r0, #4
 80036d2:	d50a      	bpl.n	80036ea <_printf_i+0xce>
 80036d4:	6805      	ldr	r5, [r0, #0]
 80036d6:	600b      	str	r3, [r1, #0]
 80036d8:	2d00      	cmp	r5, #0
 80036da:	da03      	bge.n	80036e4 <_printf_i+0xc8>
 80036dc:	232d      	movs	r3, #45	; 0x2d
 80036de:	426d      	negs	r5, r5
 80036e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036e4:	230a      	movs	r3, #10
 80036e6:	485e      	ldr	r0, [pc, #376]	; (8003860 <_printf_i+0x244>)
 80036e8:	e019      	b.n	800371e <_printf_i+0x102>
 80036ea:	f015 0f40 	tst.w	r5, #64	; 0x40
 80036ee:	6805      	ldr	r5, [r0, #0]
 80036f0:	600b      	str	r3, [r1, #0]
 80036f2:	bf18      	it	ne
 80036f4:	b22d      	sxthne	r5, r5
 80036f6:	e7ef      	b.n	80036d8 <_printf_i+0xbc>
 80036f8:	680b      	ldr	r3, [r1, #0]
 80036fa:	6825      	ldr	r5, [r4, #0]
 80036fc:	1d18      	adds	r0, r3, #4
 80036fe:	6008      	str	r0, [r1, #0]
 8003700:	0628      	lsls	r0, r5, #24
 8003702:	d501      	bpl.n	8003708 <_printf_i+0xec>
 8003704:	681d      	ldr	r5, [r3, #0]
 8003706:	e002      	b.n	800370e <_printf_i+0xf2>
 8003708:	0669      	lsls	r1, r5, #25
 800370a:	d5fb      	bpl.n	8003704 <_printf_i+0xe8>
 800370c:	881d      	ldrh	r5, [r3, #0]
 800370e:	2f6f      	cmp	r7, #111	; 0x6f
 8003710:	bf0c      	ite	eq
 8003712:	2308      	moveq	r3, #8
 8003714:	230a      	movne	r3, #10
 8003716:	4852      	ldr	r0, [pc, #328]	; (8003860 <_printf_i+0x244>)
 8003718:	2100      	movs	r1, #0
 800371a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800371e:	6866      	ldr	r6, [r4, #4]
 8003720:	2e00      	cmp	r6, #0
 8003722:	bfa8      	it	ge
 8003724:	6821      	ldrge	r1, [r4, #0]
 8003726:	60a6      	str	r6, [r4, #8]
 8003728:	bfa4      	itt	ge
 800372a:	f021 0104 	bicge.w	r1, r1, #4
 800372e:	6021      	strge	r1, [r4, #0]
 8003730:	b90d      	cbnz	r5, 8003736 <_printf_i+0x11a>
 8003732:	2e00      	cmp	r6, #0
 8003734:	d04d      	beq.n	80037d2 <_printf_i+0x1b6>
 8003736:	4616      	mov	r6, r2
 8003738:	fbb5 f1f3 	udiv	r1, r5, r3
 800373c:	fb03 5711 	mls	r7, r3, r1, r5
 8003740:	5dc7      	ldrb	r7, [r0, r7]
 8003742:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003746:	462f      	mov	r7, r5
 8003748:	42bb      	cmp	r3, r7
 800374a:	460d      	mov	r5, r1
 800374c:	d9f4      	bls.n	8003738 <_printf_i+0x11c>
 800374e:	2b08      	cmp	r3, #8
 8003750:	d10b      	bne.n	800376a <_printf_i+0x14e>
 8003752:	6823      	ldr	r3, [r4, #0]
 8003754:	07df      	lsls	r7, r3, #31
 8003756:	d508      	bpl.n	800376a <_printf_i+0x14e>
 8003758:	6923      	ldr	r3, [r4, #16]
 800375a:	6861      	ldr	r1, [r4, #4]
 800375c:	4299      	cmp	r1, r3
 800375e:	bfde      	ittt	le
 8003760:	2330      	movle	r3, #48	; 0x30
 8003762:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003766:	f106 36ff 	addle.w	r6, r6, #4294967295
 800376a:	1b92      	subs	r2, r2, r6
 800376c:	6122      	str	r2, [r4, #16]
 800376e:	464b      	mov	r3, r9
 8003770:	4621      	mov	r1, r4
 8003772:	4640      	mov	r0, r8
 8003774:	f8cd a000 	str.w	sl, [sp]
 8003778:	aa03      	add	r2, sp, #12
 800377a:	f7ff fedf 	bl	800353c <_printf_common>
 800377e:	3001      	adds	r0, #1
 8003780:	d14c      	bne.n	800381c <_printf_i+0x200>
 8003782:	f04f 30ff 	mov.w	r0, #4294967295
 8003786:	b004      	add	sp, #16
 8003788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800378c:	4834      	ldr	r0, [pc, #208]	; (8003860 <_printf_i+0x244>)
 800378e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003792:	680e      	ldr	r6, [r1, #0]
 8003794:	6823      	ldr	r3, [r4, #0]
 8003796:	f856 5b04 	ldr.w	r5, [r6], #4
 800379a:	061f      	lsls	r7, r3, #24
 800379c:	600e      	str	r6, [r1, #0]
 800379e:	d514      	bpl.n	80037ca <_printf_i+0x1ae>
 80037a0:	07d9      	lsls	r1, r3, #31
 80037a2:	bf44      	itt	mi
 80037a4:	f043 0320 	orrmi.w	r3, r3, #32
 80037a8:	6023      	strmi	r3, [r4, #0]
 80037aa:	b91d      	cbnz	r5, 80037b4 <_printf_i+0x198>
 80037ac:	6823      	ldr	r3, [r4, #0]
 80037ae:	f023 0320 	bic.w	r3, r3, #32
 80037b2:	6023      	str	r3, [r4, #0]
 80037b4:	2310      	movs	r3, #16
 80037b6:	e7af      	b.n	8003718 <_printf_i+0xfc>
 80037b8:	6823      	ldr	r3, [r4, #0]
 80037ba:	f043 0320 	orr.w	r3, r3, #32
 80037be:	6023      	str	r3, [r4, #0]
 80037c0:	2378      	movs	r3, #120	; 0x78
 80037c2:	4828      	ldr	r0, [pc, #160]	; (8003864 <_printf_i+0x248>)
 80037c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80037c8:	e7e3      	b.n	8003792 <_printf_i+0x176>
 80037ca:	065e      	lsls	r6, r3, #25
 80037cc:	bf48      	it	mi
 80037ce:	b2ad      	uxthmi	r5, r5
 80037d0:	e7e6      	b.n	80037a0 <_printf_i+0x184>
 80037d2:	4616      	mov	r6, r2
 80037d4:	e7bb      	b.n	800374e <_printf_i+0x132>
 80037d6:	680b      	ldr	r3, [r1, #0]
 80037d8:	6826      	ldr	r6, [r4, #0]
 80037da:	1d1d      	adds	r5, r3, #4
 80037dc:	6960      	ldr	r0, [r4, #20]
 80037de:	600d      	str	r5, [r1, #0]
 80037e0:	0635      	lsls	r5, r6, #24
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	d501      	bpl.n	80037ea <_printf_i+0x1ce>
 80037e6:	6018      	str	r0, [r3, #0]
 80037e8:	e002      	b.n	80037f0 <_printf_i+0x1d4>
 80037ea:	0671      	lsls	r1, r6, #25
 80037ec:	d5fb      	bpl.n	80037e6 <_printf_i+0x1ca>
 80037ee:	8018      	strh	r0, [r3, #0]
 80037f0:	2300      	movs	r3, #0
 80037f2:	4616      	mov	r6, r2
 80037f4:	6123      	str	r3, [r4, #16]
 80037f6:	e7ba      	b.n	800376e <_printf_i+0x152>
 80037f8:	680b      	ldr	r3, [r1, #0]
 80037fa:	1d1a      	adds	r2, r3, #4
 80037fc:	600a      	str	r2, [r1, #0]
 80037fe:	681e      	ldr	r6, [r3, #0]
 8003800:	2100      	movs	r1, #0
 8003802:	4630      	mov	r0, r6
 8003804:	6862      	ldr	r2, [r4, #4]
 8003806:	f000 fed9 	bl	80045bc <memchr>
 800380a:	b108      	cbz	r0, 8003810 <_printf_i+0x1f4>
 800380c:	1b80      	subs	r0, r0, r6
 800380e:	6060      	str	r0, [r4, #4]
 8003810:	6863      	ldr	r3, [r4, #4]
 8003812:	6123      	str	r3, [r4, #16]
 8003814:	2300      	movs	r3, #0
 8003816:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800381a:	e7a8      	b.n	800376e <_printf_i+0x152>
 800381c:	4632      	mov	r2, r6
 800381e:	4649      	mov	r1, r9
 8003820:	4640      	mov	r0, r8
 8003822:	6923      	ldr	r3, [r4, #16]
 8003824:	47d0      	blx	sl
 8003826:	3001      	adds	r0, #1
 8003828:	d0ab      	beq.n	8003782 <_printf_i+0x166>
 800382a:	6823      	ldr	r3, [r4, #0]
 800382c:	079b      	lsls	r3, r3, #30
 800382e:	d413      	bmi.n	8003858 <_printf_i+0x23c>
 8003830:	68e0      	ldr	r0, [r4, #12]
 8003832:	9b03      	ldr	r3, [sp, #12]
 8003834:	4298      	cmp	r0, r3
 8003836:	bfb8      	it	lt
 8003838:	4618      	movlt	r0, r3
 800383a:	e7a4      	b.n	8003786 <_printf_i+0x16a>
 800383c:	2301      	movs	r3, #1
 800383e:	4632      	mov	r2, r6
 8003840:	4649      	mov	r1, r9
 8003842:	4640      	mov	r0, r8
 8003844:	47d0      	blx	sl
 8003846:	3001      	adds	r0, #1
 8003848:	d09b      	beq.n	8003782 <_printf_i+0x166>
 800384a:	3501      	adds	r5, #1
 800384c:	68e3      	ldr	r3, [r4, #12]
 800384e:	9903      	ldr	r1, [sp, #12]
 8003850:	1a5b      	subs	r3, r3, r1
 8003852:	42ab      	cmp	r3, r5
 8003854:	dcf2      	bgt.n	800383c <_printf_i+0x220>
 8003856:	e7eb      	b.n	8003830 <_printf_i+0x214>
 8003858:	2500      	movs	r5, #0
 800385a:	f104 0619 	add.w	r6, r4, #25
 800385e:	e7f5      	b.n	800384c <_printf_i+0x230>
 8003860:	08005d5a 	.word	0x08005d5a
 8003864:	08005d6b 	.word	0x08005d6b

08003868 <siprintf>:
 8003868:	b40e      	push	{r1, r2, r3}
 800386a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800386e:	b500      	push	{lr}
 8003870:	b09c      	sub	sp, #112	; 0x70
 8003872:	ab1d      	add	r3, sp, #116	; 0x74
 8003874:	9002      	str	r0, [sp, #8]
 8003876:	9006      	str	r0, [sp, #24]
 8003878:	9107      	str	r1, [sp, #28]
 800387a:	9104      	str	r1, [sp, #16]
 800387c:	4808      	ldr	r0, [pc, #32]	; (80038a0 <siprintf+0x38>)
 800387e:	4909      	ldr	r1, [pc, #36]	; (80038a4 <siprintf+0x3c>)
 8003880:	f853 2b04 	ldr.w	r2, [r3], #4
 8003884:	9105      	str	r1, [sp, #20]
 8003886:	6800      	ldr	r0, [r0, #0]
 8003888:	a902      	add	r1, sp, #8
 800388a:	9301      	str	r3, [sp, #4]
 800388c:	f001 fb44 	bl	8004f18 <_svfiprintf_r>
 8003890:	2200      	movs	r2, #0
 8003892:	9b02      	ldr	r3, [sp, #8]
 8003894:	701a      	strb	r2, [r3, #0]
 8003896:	b01c      	add	sp, #112	; 0x70
 8003898:	f85d eb04 	ldr.w	lr, [sp], #4
 800389c:	b003      	add	sp, #12
 800389e:	4770      	bx	lr
 80038a0:	2000000c 	.word	0x2000000c
 80038a4:	ffff0208 	.word	0xffff0208

080038a8 <quorem>:
 80038a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038ac:	6903      	ldr	r3, [r0, #16]
 80038ae:	690c      	ldr	r4, [r1, #16]
 80038b0:	4607      	mov	r7, r0
 80038b2:	42a3      	cmp	r3, r4
 80038b4:	f2c0 8083 	blt.w	80039be <quorem+0x116>
 80038b8:	3c01      	subs	r4, #1
 80038ba:	f100 0514 	add.w	r5, r0, #20
 80038be:	f101 0814 	add.w	r8, r1, #20
 80038c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80038c6:	9301      	str	r3, [sp, #4]
 80038c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80038cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80038d0:	3301      	adds	r3, #1
 80038d2:	429a      	cmp	r2, r3
 80038d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80038d8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80038dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80038e0:	d332      	bcc.n	8003948 <quorem+0xa0>
 80038e2:	f04f 0e00 	mov.w	lr, #0
 80038e6:	4640      	mov	r0, r8
 80038e8:	46ac      	mov	ip, r5
 80038ea:	46f2      	mov	sl, lr
 80038ec:	f850 2b04 	ldr.w	r2, [r0], #4
 80038f0:	b293      	uxth	r3, r2
 80038f2:	fb06 e303 	mla	r3, r6, r3, lr
 80038f6:	0c12      	lsrs	r2, r2, #16
 80038f8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80038fc:	fb06 e202 	mla	r2, r6, r2, lr
 8003900:	b29b      	uxth	r3, r3
 8003902:	ebaa 0303 	sub.w	r3, sl, r3
 8003906:	f8dc a000 	ldr.w	sl, [ip]
 800390a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800390e:	fa1f fa8a 	uxth.w	sl, sl
 8003912:	4453      	add	r3, sl
 8003914:	fa1f fa82 	uxth.w	sl, r2
 8003918:	f8dc 2000 	ldr.w	r2, [ip]
 800391c:	4581      	cmp	r9, r0
 800391e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8003922:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003926:	b29b      	uxth	r3, r3
 8003928:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800392c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003930:	f84c 3b04 	str.w	r3, [ip], #4
 8003934:	d2da      	bcs.n	80038ec <quorem+0x44>
 8003936:	f855 300b 	ldr.w	r3, [r5, fp]
 800393a:	b92b      	cbnz	r3, 8003948 <quorem+0xa0>
 800393c:	9b01      	ldr	r3, [sp, #4]
 800393e:	3b04      	subs	r3, #4
 8003940:	429d      	cmp	r5, r3
 8003942:	461a      	mov	r2, r3
 8003944:	d32f      	bcc.n	80039a6 <quorem+0xfe>
 8003946:	613c      	str	r4, [r7, #16]
 8003948:	4638      	mov	r0, r7
 800394a:	f001 f8cd 	bl	8004ae8 <__mcmp>
 800394e:	2800      	cmp	r0, #0
 8003950:	db25      	blt.n	800399e <quorem+0xf6>
 8003952:	4628      	mov	r0, r5
 8003954:	f04f 0c00 	mov.w	ip, #0
 8003958:	3601      	adds	r6, #1
 800395a:	f858 1b04 	ldr.w	r1, [r8], #4
 800395e:	f8d0 e000 	ldr.w	lr, [r0]
 8003962:	b28b      	uxth	r3, r1
 8003964:	ebac 0303 	sub.w	r3, ip, r3
 8003968:	fa1f f28e 	uxth.w	r2, lr
 800396c:	4413      	add	r3, r2
 800396e:	0c0a      	lsrs	r2, r1, #16
 8003970:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003974:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003978:	b29b      	uxth	r3, r3
 800397a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800397e:	45c1      	cmp	r9, r8
 8003980:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003984:	f840 3b04 	str.w	r3, [r0], #4
 8003988:	d2e7      	bcs.n	800395a <quorem+0xb2>
 800398a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800398e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003992:	b922      	cbnz	r2, 800399e <quorem+0xf6>
 8003994:	3b04      	subs	r3, #4
 8003996:	429d      	cmp	r5, r3
 8003998:	461a      	mov	r2, r3
 800399a:	d30a      	bcc.n	80039b2 <quorem+0x10a>
 800399c:	613c      	str	r4, [r7, #16]
 800399e:	4630      	mov	r0, r6
 80039a0:	b003      	add	sp, #12
 80039a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039a6:	6812      	ldr	r2, [r2, #0]
 80039a8:	3b04      	subs	r3, #4
 80039aa:	2a00      	cmp	r2, #0
 80039ac:	d1cb      	bne.n	8003946 <quorem+0x9e>
 80039ae:	3c01      	subs	r4, #1
 80039b0:	e7c6      	b.n	8003940 <quorem+0x98>
 80039b2:	6812      	ldr	r2, [r2, #0]
 80039b4:	3b04      	subs	r3, #4
 80039b6:	2a00      	cmp	r2, #0
 80039b8:	d1f0      	bne.n	800399c <quorem+0xf4>
 80039ba:	3c01      	subs	r4, #1
 80039bc:	e7eb      	b.n	8003996 <quorem+0xee>
 80039be:	2000      	movs	r0, #0
 80039c0:	e7ee      	b.n	80039a0 <quorem+0xf8>
 80039c2:	0000      	movs	r0, r0
 80039c4:	0000      	movs	r0, r0
	...

080039c8 <_dtoa_r>:
 80039c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039cc:	4616      	mov	r6, r2
 80039ce:	461f      	mov	r7, r3
 80039d0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80039d2:	b099      	sub	sp, #100	; 0x64
 80039d4:	4605      	mov	r5, r0
 80039d6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80039da:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80039de:	b974      	cbnz	r4, 80039fe <_dtoa_r+0x36>
 80039e0:	2010      	movs	r0, #16
 80039e2:	f000 fde3 	bl	80045ac <malloc>
 80039e6:	4602      	mov	r2, r0
 80039e8:	6268      	str	r0, [r5, #36]	; 0x24
 80039ea:	b920      	cbnz	r0, 80039f6 <_dtoa_r+0x2e>
 80039ec:	21ea      	movs	r1, #234	; 0xea
 80039ee:	4bae      	ldr	r3, [pc, #696]	; (8003ca8 <_dtoa_r+0x2e0>)
 80039f0:	48ae      	ldr	r0, [pc, #696]	; (8003cac <_dtoa_r+0x2e4>)
 80039f2:	f001 fba1 	bl	8005138 <__assert_func>
 80039f6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80039fa:	6004      	str	r4, [r0, #0]
 80039fc:	60c4      	str	r4, [r0, #12]
 80039fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003a00:	6819      	ldr	r1, [r3, #0]
 8003a02:	b151      	cbz	r1, 8003a1a <_dtoa_r+0x52>
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	2301      	movs	r3, #1
 8003a08:	4093      	lsls	r3, r2
 8003a0a:	604a      	str	r2, [r1, #4]
 8003a0c:	608b      	str	r3, [r1, #8]
 8003a0e:	4628      	mov	r0, r5
 8003a10:	f000 fe30 	bl	8004674 <_Bfree>
 8003a14:	2200      	movs	r2, #0
 8003a16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	1e3b      	subs	r3, r7, #0
 8003a1c:	bfaf      	iteee	ge
 8003a1e:	2300      	movge	r3, #0
 8003a20:	2201      	movlt	r2, #1
 8003a22:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003a26:	9305      	strlt	r3, [sp, #20]
 8003a28:	bfa8      	it	ge
 8003a2a:	f8c8 3000 	strge.w	r3, [r8]
 8003a2e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8003a32:	4b9f      	ldr	r3, [pc, #636]	; (8003cb0 <_dtoa_r+0x2e8>)
 8003a34:	bfb8      	it	lt
 8003a36:	f8c8 2000 	strlt.w	r2, [r8]
 8003a3a:	ea33 0309 	bics.w	r3, r3, r9
 8003a3e:	d119      	bne.n	8003a74 <_dtoa_r+0xac>
 8003a40:	f242 730f 	movw	r3, #9999	; 0x270f
 8003a44:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003a46:	6013      	str	r3, [r2, #0]
 8003a48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003a4c:	4333      	orrs	r3, r6
 8003a4e:	f000 8580 	beq.w	8004552 <_dtoa_r+0xb8a>
 8003a52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003a54:	b953      	cbnz	r3, 8003a6c <_dtoa_r+0xa4>
 8003a56:	4b97      	ldr	r3, [pc, #604]	; (8003cb4 <_dtoa_r+0x2ec>)
 8003a58:	e022      	b.n	8003aa0 <_dtoa_r+0xd8>
 8003a5a:	4b97      	ldr	r3, [pc, #604]	; (8003cb8 <_dtoa_r+0x2f0>)
 8003a5c:	9308      	str	r3, [sp, #32]
 8003a5e:	3308      	adds	r3, #8
 8003a60:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8003a62:	6013      	str	r3, [r2, #0]
 8003a64:	9808      	ldr	r0, [sp, #32]
 8003a66:	b019      	add	sp, #100	; 0x64
 8003a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a6c:	4b91      	ldr	r3, [pc, #580]	; (8003cb4 <_dtoa_r+0x2ec>)
 8003a6e:	9308      	str	r3, [sp, #32]
 8003a70:	3303      	adds	r3, #3
 8003a72:	e7f5      	b.n	8003a60 <_dtoa_r+0x98>
 8003a74:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003a78:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8003a7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003a80:	2200      	movs	r2, #0
 8003a82:	2300      	movs	r3, #0
 8003a84:	f7fc fffc 	bl	8000a80 <__aeabi_dcmpeq>
 8003a88:	4680      	mov	r8, r0
 8003a8a:	b158      	cbz	r0, 8003aa4 <_dtoa_r+0xdc>
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	f000 8559 	beq.w	800454c <_dtoa_r+0xb84>
 8003a9a:	4888      	ldr	r0, [pc, #544]	; (8003cbc <_dtoa_r+0x2f4>)
 8003a9c:	6018      	str	r0, [r3, #0]
 8003a9e:	1e43      	subs	r3, r0, #1
 8003aa0:	9308      	str	r3, [sp, #32]
 8003aa2:	e7df      	b.n	8003a64 <_dtoa_r+0x9c>
 8003aa4:	ab16      	add	r3, sp, #88	; 0x58
 8003aa6:	9301      	str	r3, [sp, #4]
 8003aa8:	ab17      	add	r3, sp, #92	; 0x5c
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	4628      	mov	r0, r5
 8003aae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003ab2:	f001 f8c5 	bl	8004c40 <__d2b>
 8003ab6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8003aba:	4682      	mov	sl, r0
 8003abc:	2c00      	cmp	r4, #0
 8003abe:	d07e      	beq.n	8003bbe <_dtoa_r+0x1f6>
 8003ac0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003ac4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ac6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8003aca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ace:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003ad2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003ad6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8003ada:	2200      	movs	r2, #0
 8003adc:	4b78      	ldr	r3, [pc, #480]	; (8003cc0 <_dtoa_r+0x2f8>)
 8003ade:	f7fc fbaf 	bl	8000240 <__aeabi_dsub>
 8003ae2:	a36b      	add	r3, pc, #428	; (adr r3, 8003c90 <_dtoa_r+0x2c8>)
 8003ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae8:	f7fc fd62 	bl	80005b0 <__aeabi_dmul>
 8003aec:	a36a      	add	r3, pc, #424	; (adr r3, 8003c98 <_dtoa_r+0x2d0>)
 8003aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af2:	f7fc fba7 	bl	8000244 <__adddf3>
 8003af6:	4606      	mov	r6, r0
 8003af8:	4620      	mov	r0, r4
 8003afa:	460f      	mov	r7, r1
 8003afc:	f7fc fcee 	bl	80004dc <__aeabi_i2d>
 8003b00:	a367      	add	r3, pc, #412	; (adr r3, 8003ca0 <_dtoa_r+0x2d8>)
 8003b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b06:	f7fc fd53 	bl	80005b0 <__aeabi_dmul>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	4630      	mov	r0, r6
 8003b10:	4639      	mov	r1, r7
 8003b12:	f7fc fb97 	bl	8000244 <__adddf3>
 8003b16:	4606      	mov	r6, r0
 8003b18:	460f      	mov	r7, r1
 8003b1a:	f7fc fff9 	bl	8000b10 <__aeabi_d2iz>
 8003b1e:	2200      	movs	r2, #0
 8003b20:	4681      	mov	r9, r0
 8003b22:	2300      	movs	r3, #0
 8003b24:	4630      	mov	r0, r6
 8003b26:	4639      	mov	r1, r7
 8003b28:	f7fc ffb4 	bl	8000a94 <__aeabi_dcmplt>
 8003b2c:	b148      	cbz	r0, 8003b42 <_dtoa_r+0x17a>
 8003b2e:	4648      	mov	r0, r9
 8003b30:	f7fc fcd4 	bl	80004dc <__aeabi_i2d>
 8003b34:	4632      	mov	r2, r6
 8003b36:	463b      	mov	r3, r7
 8003b38:	f7fc ffa2 	bl	8000a80 <__aeabi_dcmpeq>
 8003b3c:	b908      	cbnz	r0, 8003b42 <_dtoa_r+0x17a>
 8003b3e:	f109 39ff 	add.w	r9, r9, #4294967295
 8003b42:	f1b9 0f16 	cmp.w	r9, #22
 8003b46:	d857      	bhi.n	8003bf8 <_dtoa_r+0x230>
 8003b48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003b4c:	4b5d      	ldr	r3, [pc, #372]	; (8003cc4 <_dtoa_r+0x2fc>)
 8003b4e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8003b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b56:	f7fc ff9d 	bl	8000a94 <__aeabi_dcmplt>
 8003b5a:	2800      	cmp	r0, #0
 8003b5c:	d04e      	beq.n	8003bfc <_dtoa_r+0x234>
 8003b5e:	2300      	movs	r3, #0
 8003b60:	f109 39ff 	add.w	r9, r9, #4294967295
 8003b64:	930f      	str	r3, [sp, #60]	; 0x3c
 8003b66:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003b68:	1b1c      	subs	r4, r3, r4
 8003b6a:	1e63      	subs	r3, r4, #1
 8003b6c:	9309      	str	r3, [sp, #36]	; 0x24
 8003b6e:	bf49      	itett	mi
 8003b70:	f1c4 0301 	rsbmi	r3, r4, #1
 8003b74:	2300      	movpl	r3, #0
 8003b76:	9306      	strmi	r3, [sp, #24]
 8003b78:	2300      	movmi	r3, #0
 8003b7a:	bf54      	ite	pl
 8003b7c:	9306      	strpl	r3, [sp, #24]
 8003b7e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8003b80:	f1b9 0f00 	cmp.w	r9, #0
 8003b84:	db3c      	blt.n	8003c00 <_dtoa_r+0x238>
 8003b86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b88:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8003b8c:	444b      	add	r3, r9
 8003b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8003b90:	2300      	movs	r3, #0
 8003b92:	930a      	str	r3, [sp, #40]	; 0x28
 8003b94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003b96:	2b09      	cmp	r3, #9
 8003b98:	d86c      	bhi.n	8003c74 <_dtoa_r+0x2ac>
 8003b9a:	2b05      	cmp	r3, #5
 8003b9c:	bfc4      	itt	gt
 8003b9e:	3b04      	subgt	r3, #4
 8003ba0:	9322      	strgt	r3, [sp, #136]	; 0x88
 8003ba2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003ba4:	bfc8      	it	gt
 8003ba6:	2400      	movgt	r4, #0
 8003ba8:	f1a3 0302 	sub.w	r3, r3, #2
 8003bac:	bfd8      	it	le
 8003bae:	2401      	movle	r4, #1
 8003bb0:	2b03      	cmp	r3, #3
 8003bb2:	f200 808b 	bhi.w	8003ccc <_dtoa_r+0x304>
 8003bb6:	e8df f003 	tbb	[pc, r3]
 8003bba:	4f2d      	.short	0x4f2d
 8003bbc:	5b4d      	.short	0x5b4d
 8003bbe:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8003bc2:	441c      	add	r4, r3
 8003bc4:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8003bc8:	2b20      	cmp	r3, #32
 8003bca:	bfc3      	ittte	gt
 8003bcc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003bd0:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8003bd4:	fa09 f303 	lslgt.w	r3, r9, r3
 8003bd8:	f1c3 0320 	rsble	r3, r3, #32
 8003bdc:	bfc6      	itte	gt
 8003bde:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003be2:	4318      	orrgt	r0, r3
 8003be4:	fa06 f003 	lslle.w	r0, r6, r3
 8003be8:	f7fc fc68 	bl	80004bc <__aeabi_ui2d>
 8003bec:	2301      	movs	r3, #1
 8003bee:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003bf2:	3c01      	subs	r4, #1
 8003bf4:	9313      	str	r3, [sp, #76]	; 0x4c
 8003bf6:	e770      	b.n	8003ada <_dtoa_r+0x112>
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e7b3      	b.n	8003b64 <_dtoa_r+0x19c>
 8003bfc:	900f      	str	r0, [sp, #60]	; 0x3c
 8003bfe:	e7b2      	b.n	8003b66 <_dtoa_r+0x19e>
 8003c00:	9b06      	ldr	r3, [sp, #24]
 8003c02:	eba3 0309 	sub.w	r3, r3, r9
 8003c06:	9306      	str	r3, [sp, #24]
 8003c08:	f1c9 0300 	rsb	r3, r9, #0
 8003c0c:	930a      	str	r3, [sp, #40]	; 0x28
 8003c0e:	2300      	movs	r3, #0
 8003c10:	930e      	str	r3, [sp, #56]	; 0x38
 8003c12:	e7bf      	b.n	8003b94 <_dtoa_r+0x1cc>
 8003c14:	2300      	movs	r3, #0
 8003c16:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c18:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	dc59      	bgt.n	8003cd2 <_dtoa_r+0x30a>
 8003c1e:	f04f 0b01 	mov.w	fp, #1
 8003c22:	465b      	mov	r3, fp
 8003c24:	f8cd b008 	str.w	fp, [sp, #8]
 8003c28:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8003c30:	6042      	str	r2, [r0, #4]
 8003c32:	2204      	movs	r2, #4
 8003c34:	f102 0614 	add.w	r6, r2, #20
 8003c38:	429e      	cmp	r6, r3
 8003c3a:	6841      	ldr	r1, [r0, #4]
 8003c3c:	d94f      	bls.n	8003cde <_dtoa_r+0x316>
 8003c3e:	4628      	mov	r0, r5
 8003c40:	f000 fcd8 	bl	80045f4 <_Balloc>
 8003c44:	9008      	str	r0, [sp, #32]
 8003c46:	2800      	cmp	r0, #0
 8003c48:	d14d      	bne.n	8003ce6 <_dtoa_r+0x31e>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003c50:	4b1d      	ldr	r3, [pc, #116]	; (8003cc8 <_dtoa_r+0x300>)
 8003c52:	e6cd      	b.n	80039f0 <_dtoa_r+0x28>
 8003c54:	2301      	movs	r3, #1
 8003c56:	e7de      	b.n	8003c16 <_dtoa_r+0x24e>
 8003c58:	2300      	movs	r3, #0
 8003c5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c5c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003c5e:	eb09 0b03 	add.w	fp, r9, r3
 8003c62:	f10b 0301 	add.w	r3, fp, #1
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	9302      	str	r3, [sp, #8]
 8003c6a:	bfb8      	it	lt
 8003c6c:	2301      	movlt	r3, #1
 8003c6e:	e7dd      	b.n	8003c2c <_dtoa_r+0x264>
 8003c70:	2301      	movs	r3, #1
 8003c72:	e7f2      	b.n	8003c5a <_dtoa_r+0x292>
 8003c74:	2401      	movs	r4, #1
 8003c76:	2300      	movs	r3, #0
 8003c78:	940b      	str	r4, [sp, #44]	; 0x2c
 8003c7a:	9322      	str	r3, [sp, #136]	; 0x88
 8003c7c:	f04f 3bff 	mov.w	fp, #4294967295
 8003c80:	2200      	movs	r2, #0
 8003c82:	2312      	movs	r3, #18
 8003c84:	f8cd b008 	str.w	fp, [sp, #8]
 8003c88:	9223      	str	r2, [sp, #140]	; 0x8c
 8003c8a:	e7cf      	b.n	8003c2c <_dtoa_r+0x264>
 8003c8c:	f3af 8000 	nop.w
 8003c90:	636f4361 	.word	0x636f4361
 8003c94:	3fd287a7 	.word	0x3fd287a7
 8003c98:	8b60c8b3 	.word	0x8b60c8b3
 8003c9c:	3fc68a28 	.word	0x3fc68a28
 8003ca0:	509f79fb 	.word	0x509f79fb
 8003ca4:	3fd34413 	.word	0x3fd34413
 8003ca8:	08005d89 	.word	0x08005d89
 8003cac:	08005da0 	.word	0x08005da0
 8003cb0:	7ff00000 	.word	0x7ff00000
 8003cb4:	08005d85 	.word	0x08005d85
 8003cb8:	08005d7c 	.word	0x08005d7c
 8003cbc:	08005d59 	.word	0x08005d59
 8003cc0:	3ff80000 	.word	0x3ff80000
 8003cc4:	08005e98 	.word	0x08005e98
 8003cc8:	08005dff 	.word	0x08005dff
 8003ccc:	2301      	movs	r3, #1
 8003cce:	930b      	str	r3, [sp, #44]	; 0x2c
 8003cd0:	e7d4      	b.n	8003c7c <_dtoa_r+0x2b4>
 8003cd2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8003cd6:	465b      	mov	r3, fp
 8003cd8:	f8cd b008 	str.w	fp, [sp, #8]
 8003cdc:	e7a6      	b.n	8003c2c <_dtoa_r+0x264>
 8003cde:	3101      	adds	r1, #1
 8003ce0:	6041      	str	r1, [r0, #4]
 8003ce2:	0052      	lsls	r2, r2, #1
 8003ce4:	e7a6      	b.n	8003c34 <_dtoa_r+0x26c>
 8003ce6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003ce8:	9a08      	ldr	r2, [sp, #32]
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	9b02      	ldr	r3, [sp, #8]
 8003cee:	2b0e      	cmp	r3, #14
 8003cf0:	f200 80a8 	bhi.w	8003e44 <_dtoa_r+0x47c>
 8003cf4:	2c00      	cmp	r4, #0
 8003cf6:	f000 80a5 	beq.w	8003e44 <_dtoa_r+0x47c>
 8003cfa:	f1b9 0f00 	cmp.w	r9, #0
 8003cfe:	dd34      	ble.n	8003d6a <_dtoa_r+0x3a2>
 8003d00:	4a9a      	ldr	r2, [pc, #616]	; (8003f6c <_dtoa_r+0x5a4>)
 8003d02:	f009 030f 	and.w	r3, r9, #15
 8003d06:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003d0a:	f419 7f80 	tst.w	r9, #256	; 0x100
 8003d0e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003d12:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003d16:	ea4f 1429 	mov.w	r4, r9, asr #4
 8003d1a:	d016      	beq.n	8003d4a <_dtoa_r+0x382>
 8003d1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003d20:	4b93      	ldr	r3, [pc, #588]	; (8003f70 <_dtoa_r+0x5a8>)
 8003d22:	2703      	movs	r7, #3
 8003d24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003d28:	f7fc fd6c 	bl	8000804 <__aeabi_ddiv>
 8003d2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d30:	f004 040f 	and.w	r4, r4, #15
 8003d34:	4e8e      	ldr	r6, [pc, #568]	; (8003f70 <_dtoa_r+0x5a8>)
 8003d36:	b954      	cbnz	r4, 8003d4e <_dtoa_r+0x386>
 8003d38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003d3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d40:	f7fc fd60 	bl	8000804 <__aeabi_ddiv>
 8003d44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d48:	e029      	b.n	8003d9e <_dtoa_r+0x3d6>
 8003d4a:	2702      	movs	r7, #2
 8003d4c:	e7f2      	b.n	8003d34 <_dtoa_r+0x36c>
 8003d4e:	07e1      	lsls	r1, r4, #31
 8003d50:	d508      	bpl.n	8003d64 <_dtoa_r+0x39c>
 8003d52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003d56:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003d5a:	f7fc fc29 	bl	80005b0 <__aeabi_dmul>
 8003d5e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003d62:	3701      	adds	r7, #1
 8003d64:	1064      	asrs	r4, r4, #1
 8003d66:	3608      	adds	r6, #8
 8003d68:	e7e5      	b.n	8003d36 <_dtoa_r+0x36e>
 8003d6a:	f000 80a5 	beq.w	8003eb8 <_dtoa_r+0x4f0>
 8003d6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003d72:	f1c9 0400 	rsb	r4, r9, #0
 8003d76:	4b7d      	ldr	r3, [pc, #500]	; (8003f6c <_dtoa_r+0x5a4>)
 8003d78:	f004 020f 	and.w	r2, r4, #15
 8003d7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d84:	f7fc fc14 	bl	80005b0 <__aeabi_dmul>
 8003d88:	2702      	movs	r7, #2
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d90:	4e77      	ldr	r6, [pc, #476]	; (8003f70 <_dtoa_r+0x5a8>)
 8003d92:	1124      	asrs	r4, r4, #4
 8003d94:	2c00      	cmp	r4, #0
 8003d96:	f040 8084 	bne.w	8003ea2 <_dtoa_r+0x4da>
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1d2      	bne.n	8003d44 <_dtoa_r+0x37c>
 8003d9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 808b 	beq.w	8003ebc <_dtoa_r+0x4f4>
 8003da6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003daa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003dae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003db2:	2200      	movs	r2, #0
 8003db4:	4b6f      	ldr	r3, [pc, #444]	; (8003f74 <_dtoa_r+0x5ac>)
 8003db6:	f7fc fe6d 	bl	8000a94 <__aeabi_dcmplt>
 8003dba:	2800      	cmp	r0, #0
 8003dbc:	d07e      	beq.n	8003ebc <_dtoa_r+0x4f4>
 8003dbe:	9b02      	ldr	r3, [sp, #8]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d07b      	beq.n	8003ebc <_dtoa_r+0x4f4>
 8003dc4:	f1bb 0f00 	cmp.w	fp, #0
 8003dc8:	dd38      	ble.n	8003e3c <_dtoa_r+0x474>
 8003dca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003dce:	2200      	movs	r2, #0
 8003dd0:	4b69      	ldr	r3, [pc, #420]	; (8003f78 <_dtoa_r+0x5b0>)
 8003dd2:	f7fc fbed 	bl	80005b0 <__aeabi_dmul>
 8003dd6:	465c      	mov	r4, fp
 8003dd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003ddc:	f109 38ff 	add.w	r8, r9, #4294967295
 8003de0:	3701      	adds	r7, #1
 8003de2:	4638      	mov	r0, r7
 8003de4:	f7fc fb7a 	bl	80004dc <__aeabi_i2d>
 8003de8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003dec:	f7fc fbe0 	bl	80005b0 <__aeabi_dmul>
 8003df0:	2200      	movs	r2, #0
 8003df2:	4b62      	ldr	r3, [pc, #392]	; (8003f7c <_dtoa_r+0x5b4>)
 8003df4:	f7fc fa26 	bl	8000244 <__adddf3>
 8003df8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8003dfc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003e00:	9611      	str	r6, [sp, #68]	; 0x44
 8003e02:	2c00      	cmp	r4, #0
 8003e04:	d15d      	bne.n	8003ec2 <_dtoa_r+0x4fa>
 8003e06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	4b5c      	ldr	r3, [pc, #368]	; (8003f80 <_dtoa_r+0x5b8>)
 8003e0e:	f7fc fa17 	bl	8000240 <__aeabi_dsub>
 8003e12:	4602      	mov	r2, r0
 8003e14:	460b      	mov	r3, r1
 8003e16:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003e1a:	4633      	mov	r3, r6
 8003e1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003e1e:	f7fc fe57 	bl	8000ad0 <__aeabi_dcmpgt>
 8003e22:	2800      	cmp	r0, #0
 8003e24:	f040 829e 	bne.w	8004364 <_dtoa_r+0x99c>
 8003e28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003e2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003e2e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8003e32:	f7fc fe2f 	bl	8000a94 <__aeabi_dcmplt>
 8003e36:	2800      	cmp	r0, #0
 8003e38:	f040 8292 	bne.w	8004360 <_dtoa_r+0x998>
 8003e3c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8003e40:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003e44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f2c0 8153 	blt.w	80040f2 <_dtoa_r+0x72a>
 8003e4c:	f1b9 0f0e 	cmp.w	r9, #14
 8003e50:	f300 814f 	bgt.w	80040f2 <_dtoa_r+0x72a>
 8003e54:	4b45      	ldr	r3, [pc, #276]	; (8003f6c <_dtoa_r+0x5a4>)
 8003e56:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8003e5a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003e5e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003e62:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f280 80db 	bge.w	8004020 <_dtoa_r+0x658>
 8003e6a:	9b02      	ldr	r3, [sp, #8]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f300 80d7 	bgt.w	8004020 <_dtoa_r+0x658>
 8003e72:	f040 8274 	bne.w	800435e <_dtoa_r+0x996>
 8003e76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	4b40      	ldr	r3, [pc, #256]	; (8003f80 <_dtoa_r+0x5b8>)
 8003e7e:	f7fc fb97 	bl	80005b0 <__aeabi_dmul>
 8003e82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e86:	f7fc fe19 	bl	8000abc <__aeabi_dcmpge>
 8003e8a:	9c02      	ldr	r4, [sp, #8]
 8003e8c:	4626      	mov	r6, r4
 8003e8e:	2800      	cmp	r0, #0
 8003e90:	f040 824a 	bne.w	8004328 <_dtoa_r+0x960>
 8003e94:	2331      	movs	r3, #49	; 0x31
 8003e96:	9f08      	ldr	r7, [sp, #32]
 8003e98:	f109 0901 	add.w	r9, r9, #1
 8003e9c:	f807 3b01 	strb.w	r3, [r7], #1
 8003ea0:	e246      	b.n	8004330 <_dtoa_r+0x968>
 8003ea2:	07e2      	lsls	r2, r4, #31
 8003ea4:	d505      	bpl.n	8003eb2 <_dtoa_r+0x4ea>
 8003ea6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003eaa:	f7fc fb81 	bl	80005b0 <__aeabi_dmul>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	3701      	adds	r7, #1
 8003eb2:	1064      	asrs	r4, r4, #1
 8003eb4:	3608      	adds	r6, #8
 8003eb6:	e76d      	b.n	8003d94 <_dtoa_r+0x3cc>
 8003eb8:	2702      	movs	r7, #2
 8003eba:	e770      	b.n	8003d9e <_dtoa_r+0x3d6>
 8003ebc:	46c8      	mov	r8, r9
 8003ebe:	9c02      	ldr	r4, [sp, #8]
 8003ec0:	e78f      	b.n	8003de2 <_dtoa_r+0x41a>
 8003ec2:	9908      	ldr	r1, [sp, #32]
 8003ec4:	4b29      	ldr	r3, [pc, #164]	; (8003f6c <_dtoa_r+0x5a4>)
 8003ec6:	4421      	add	r1, r4
 8003ec8:	9112      	str	r1, [sp, #72]	; 0x48
 8003eca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003ecc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003ed0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8003ed4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003ed8:	2900      	cmp	r1, #0
 8003eda:	d055      	beq.n	8003f88 <_dtoa_r+0x5c0>
 8003edc:	2000      	movs	r0, #0
 8003ede:	4929      	ldr	r1, [pc, #164]	; (8003f84 <_dtoa_r+0x5bc>)
 8003ee0:	f7fc fc90 	bl	8000804 <__aeabi_ddiv>
 8003ee4:	463b      	mov	r3, r7
 8003ee6:	4632      	mov	r2, r6
 8003ee8:	f7fc f9aa 	bl	8000240 <__aeabi_dsub>
 8003eec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003ef0:	9f08      	ldr	r7, [sp, #32]
 8003ef2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ef6:	f7fc fe0b 	bl	8000b10 <__aeabi_d2iz>
 8003efa:	4604      	mov	r4, r0
 8003efc:	f7fc faee 	bl	80004dc <__aeabi_i2d>
 8003f00:	4602      	mov	r2, r0
 8003f02:	460b      	mov	r3, r1
 8003f04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f08:	f7fc f99a 	bl	8000240 <__aeabi_dsub>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	460b      	mov	r3, r1
 8003f10:	3430      	adds	r4, #48	; 0x30
 8003f12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003f16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003f1a:	f807 4b01 	strb.w	r4, [r7], #1
 8003f1e:	f7fc fdb9 	bl	8000a94 <__aeabi_dcmplt>
 8003f22:	2800      	cmp	r0, #0
 8003f24:	d174      	bne.n	8004010 <_dtoa_r+0x648>
 8003f26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003f2a:	2000      	movs	r0, #0
 8003f2c:	4911      	ldr	r1, [pc, #68]	; (8003f74 <_dtoa_r+0x5ac>)
 8003f2e:	f7fc f987 	bl	8000240 <__aeabi_dsub>
 8003f32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003f36:	f7fc fdad 	bl	8000a94 <__aeabi_dcmplt>
 8003f3a:	2800      	cmp	r0, #0
 8003f3c:	f040 80b6 	bne.w	80040ac <_dtoa_r+0x6e4>
 8003f40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003f42:	429f      	cmp	r7, r3
 8003f44:	f43f af7a 	beq.w	8003e3c <_dtoa_r+0x474>
 8003f48:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	4b0a      	ldr	r3, [pc, #40]	; (8003f78 <_dtoa_r+0x5b0>)
 8003f50:	f7fc fb2e 	bl	80005b0 <__aeabi_dmul>
 8003f54:	2200      	movs	r2, #0
 8003f56:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003f5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f5e:	4b06      	ldr	r3, [pc, #24]	; (8003f78 <_dtoa_r+0x5b0>)
 8003f60:	f7fc fb26 	bl	80005b0 <__aeabi_dmul>
 8003f64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003f68:	e7c3      	b.n	8003ef2 <_dtoa_r+0x52a>
 8003f6a:	bf00      	nop
 8003f6c:	08005e98 	.word	0x08005e98
 8003f70:	08005e70 	.word	0x08005e70
 8003f74:	3ff00000 	.word	0x3ff00000
 8003f78:	40240000 	.word	0x40240000
 8003f7c:	401c0000 	.word	0x401c0000
 8003f80:	40140000 	.word	0x40140000
 8003f84:	3fe00000 	.word	0x3fe00000
 8003f88:	4630      	mov	r0, r6
 8003f8a:	4639      	mov	r1, r7
 8003f8c:	f7fc fb10 	bl	80005b0 <__aeabi_dmul>
 8003f90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003f92:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003f96:	9c08      	ldr	r4, [sp, #32]
 8003f98:	9314      	str	r3, [sp, #80]	; 0x50
 8003f9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f9e:	f7fc fdb7 	bl	8000b10 <__aeabi_d2iz>
 8003fa2:	9015      	str	r0, [sp, #84]	; 0x54
 8003fa4:	f7fc fa9a 	bl	80004dc <__aeabi_i2d>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	460b      	mov	r3, r1
 8003fac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003fb0:	f7fc f946 	bl	8000240 <__aeabi_dsub>
 8003fb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003fb6:	4606      	mov	r6, r0
 8003fb8:	3330      	adds	r3, #48	; 0x30
 8003fba:	f804 3b01 	strb.w	r3, [r4], #1
 8003fbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003fc0:	460f      	mov	r7, r1
 8003fc2:	429c      	cmp	r4, r3
 8003fc4:	f04f 0200 	mov.w	r2, #0
 8003fc8:	d124      	bne.n	8004014 <_dtoa_r+0x64c>
 8003fca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003fce:	4bb3      	ldr	r3, [pc, #716]	; (800429c <_dtoa_r+0x8d4>)
 8003fd0:	f7fc f938 	bl	8000244 <__adddf3>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	4630      	mov	r0, r6
 8003fda:	4639      	mov	r1, r7
 8003fdc:	f7fc fd78 	bl	8000ad0 <__aeabi_dcmpgt>
 8003fe0:	2800      	cmp	r0, #0
 8003fe2:	d162      	bne.n	80040aa <_dtoa_r+0x6e2>
 8003fe4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003fe8:	2000      	movs	r0, #0
 8003fea:	49ac      	ldr	r1, [pc, #688]	; (800429c <_dtoa_r+0x8d4>)
 8003fec:	f7fc f928 	bl	8000240 <__aeabi_dsub>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	4630      	mov	r0, r6
 8003ff6:	4639      	mov	r1, r7
 8003ff8:	f7fc fd4c 	bl	8000a94 <__aeabi_dcmplt>
 8003ffc:	2800      	cmp	r0, #0
 8003ffe:	f43f af1d 	beq.w	8003e3c <_dtoa_r+0x474>
 8004002:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004004:	1e7b      	subs	r3, r7, #1
 8004006:	9314      	str	r3, [sp, #80]	; 0x50
 8004008:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800400c:	2b30      	cmp	r3, #48	; 0x30
 800400e:	d0f8      	beq.n	8004002 <_dtoa_r+0x63a>
 8004010:	46c1      	mov	r9, r8
 8004012:	e03a      	b.n	800408a <_dtoa_r+0x6c2>
 8004014:	4ba2      	ldr	r3, [pc, #648]	; (80042a0 <_dtoa_r+0x8d8>)
 8004016:	f7fc facb 	bl	80005b0 <__aeabi_dmul>
 800401a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800401e:	e7bc      	b.n	8003f9a <_dtoa_r+0x5d2>
 8004020:	9f08      	ldr	r7, [sp, #32]
 8004022:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004026:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800402a:	f7fc fbeb 	bl	8000804 <__aeabi_ddiv>
 800402e:	f7fc fd6f 	bl	8000b10 <__aeabi_d2iz>
 8004032:	4604      	mov	r4, r0
 8004034:	f7fc fa52 	bl	80004dc <__aeabi_i2d>
 8004038:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800403c:	f7fc fab8 	bl	80005b0 <__aeabi_dmul>
 8004040:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004044:	460b      	mov	r3, r1
 8004046:	4602      	mov	r2, r0
 8004048:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800404c:	f7fc f8f8 	bl	8000240 <__aeabi_dsub>
 8004050:	f807 6b01 	strb.w	r6, [r7], #1
 8004054:	9e08      	ldr	r6, [sp, #32]
 8004056:	9b02      	ldr	r3, [sp, #8]
 8004058:	1bbe      	subs	r6, r7, r6
 800405a:	42b3      	cmp	r3, r6
 800405c:	d13a      	bne.n	80040d4 <_dtoa_r+0x70c>
 800405e:	4602      	mov	r2, r0
 8004060:	460b      	mov	r3, r1
 8004062:	f7fc f8ef 	bl	8000244 <__adddf3>
 8004066:	4602      	mov	r2, r0
 8004068:	460b      	mov	r3, r1
 800406a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800406e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004072:	f7fc fd2d 	bl	8000ad0 <__aeabi_dcmpgt>
 8004076:	bb58      	cbnz	r0, 80040d0 <_dtoa_r+0x708>
 8004078:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800407c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004080:	f7fc fcfe 	bl	8000a80 <__aeabi_dcmpeq>
 8004084:	b108      	cbz	r0, 800408a <_dtoa_r+0x6c2>
 8004086:	07e1      	lsls	r1, r4, #31
 8004088:	d422      	bmi.n	80040d0 <_dtoa_r+0x708>
 800408a:	4628      	mov	r0, r5
 800408c:	4651      	mov	r1, sl
 800408e:	f000 faf1 	bl	8004674 <_Bfree>
 8004092:	2300      	movs	r3, #0
 8004094:	703b      	strb	r3, [r7, #0]
 8004096:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004098:	f109 0001 	add.w	r0, r9, #1
 800409c:	6018      	str	r0, [r3, #0]
 800409e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f43f acdf 	beq.w	8003a64 <_dtoa_r+0x9c>
 80040a6:	601f      	str	r7, [r3, #0]
 80040a8:	e4dc      	b.n	8003a64 <_dtoa_r+0x9c>
 80040aa:	4627      	mov	r7, r4
 80040ac:	463b      	mov	r3, r7
 80040ae:	461f      	mov	r7, r3
 80040b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80040b4:	2a39      	cmp	r2, #57	; 0x39
 80040b6:	d107      	bne.n	80040c8 <_dtoa_r+0x700>
 80040b8:	9a08      	ldr	r2, [sp, #32]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d1f7      	bne.n	80040ae <_dtoa_r+0x6e6>
 80040be:	2230      	movs	r2, #48	; 0x30
 80040c0:	9908      	ldr	r1, [sp, #32]
 80040c2:	f108 0801 	add.w	r8, r8, #1
 80040c6:	700a      	strb	r2, [r1, #0]
 80040c8:	781a      	ldrb	r2, [r3, #0]
 80040ca:	3201      	adds	r2, #1
 80040cc:	701a      	strb	r2, [r3, #0]
 80040ce:	e79f      	b.n	8004010 <_dtoa_r+0x648>
 80040d0:	46c8      	mov	r8, r9
 80040d2:	e7eb      	b.n	80040ac <_dtoa_r+0x6e4>
 80040d4:	2200      	movs	r2, #0
 80040d6:	4b72      	ldr	r3, [pc, #456]	; (80042a0 <_dtoa_r+0x8d8>)
 80040d8:	f7fc fa6a 	bl	80005b0 <__aeabi_dmul>
 80040dc:	4602      	mov	r2, r0
 80040de:	460b      	mov	r3, r1
 80040e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80040e4:	2200      	movs	r2, #0
 80040e6:	2300      	movs	r3, #0
 80040e8:	f7fc fcca 	bl	8000a80 <__aeabi_dcmpeq>
 80040ec:	2800      	cmp	r0, #0
 80040ee:	d098      	beq.n	8004022 <_dtoa_r+0x65a>
 80040f0:	e7cb      	b.n	800408a <_dtoa_r+0x6c2>
 80040f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80040f4:	2a00      	cmp	r2, #0
 80040f6:	f000 80cd 	beq.w	8004294 <_dtoa_r+0x8cc>
 80040fa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80040fc:	2a01      	cmp	r2, #1
 80040fe:	f300 80af 	bgt.w	8004260 <_dtoa_r+0x898>
 8004102:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004104:	2a00      	cmp	r2, #0
 8004106:	f000 80a7 	beq.w	8004258 <_dtoa_r+0x890>
 800410a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800410e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004110:	9f06      	ldr	r7, [sp, #24]
 8004112:	9a06      	ldr	r2, [sp, #24]
 8004114:	2101      	movs	r1, #1
 8004116:	441a      	add	r2, r3
 8004118:	9206      	str	r2, [sp, #24]
 800411a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800411c:	4628      	mov	r0, r5
 800411e:	441a      	add	r2, r3
 8004120:	9209      	str	r2, [sp, #36]	; 0x24
 8004122:	f000 fb61 	bl	80047e8 <__i2b>
 8004126:	4606      	mov	r6, r0
 8004128:	2f00      	cmp	r7, #0
 800412a:	dd0c      	ble.n	8004146 <_dtoa_r+0x77e>
 800412c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800412e:	2b00      	cmp	r3, #0
 8004130:	dd09      	ble.n	8004146 <_dtoa_r+0x77e>
 8004132:	42bb      	cmp	r3, r7
 8004134:	bfa8      	it	ge
 8004136:	463b      	movge	r3, r7
 8004138:	9a06      	ldr	r2, [sp, #24]
 800413a:	1aff      	subs	r7, r7, r3
 800413c:	1ad2      	subs	r2, r2, r3
 800413e:	9206      	str	r2, [sp, #24]
 8004140:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	9309      	str	r3, [sp, #36]	; 0x24
 8004146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004148:	b1f3      	cbz	r3, 8004188 <_dtoa_r+0x7c0>
 800414a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 80a9 	beq.w	80042a4 <_dtoa_r+0x8dc>
 8004152:	2c00      	cmp	r4, #0
 8004154:	dd10      	ble.n	8004178 <_dtoa_r+0x7b0>
 8004156:	4631      	mov	r1, r6
 8004158:	4622      	mov	r2, r4
 800415a:	4628      	mov	r0, r5
 800415c:	f000 fbfe 	bl	800495c <__pow5mult>
 8004160:	4652      	mov	r2, sl
 8004162:	4601      	mov	r1, r0
 8004164:	4606      	mov	r6, r0
 8004166:	4628      	mov	r0, r5
 8004168:	f000 fb54 	bl	8004814 <__multiply>
 800416c:	4680      	mov	r8, r0
 800416e:	4651      	mov	r1, sl
 8004170:	4628      	mov	r0, r5
 8004172:	f000 fa7f 	bl	8004674 <_Bfree>
 8004176:	46c2      	mov	sl, r8
 8004178:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800417a:	1b1a      	subs	r2, r3, r4
 800417c:	d004      	beq.n	8004188 <_dtoa_r+0x7c0>
 800417e:	4651      	mov	r1, sl
 8004180:	4628      	mov	r0, r5
 8004182:	f000 fbeb 	bl	800495c <__pow5mult>
 8004186:	4682      	mov	sl, r0
 8004188:	2101      	movs	r1, #1
 800418a:	4628      	mov	r0, r5
 800418c:	f000 fb2c 	bl	80047e8 <__i2b>
 8004190:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004192:	4604      	mov	r4, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	f340 8087 	ble.w	80042a8 <_dtoa_r+0x8e0>
 800419a:	461a      	mov	r2, r3
 800419c:	4601      	mov	r1, r0
 800419e:	4628      	mov	r0, r5
 80041a0:	f000 fbdc 	bl	800495c <__pow5mult>
 80041a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80041a6:	4604      	mov	r4, r0
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	f340 8080 	ble.w	80042ae <_dtoa_r+0x8e6>
 80041ae:	f04f 0800 	mov.w	r8, #0
 80041b2:	6923      	ldr	r3, [r4, #16]
 80041b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80041b8:	6918      	ldr	r0, [r3, #16]
 80041ba:	f000 fac7 	bl	800474c <__hi0bits>
 80041be:	f1c0 0020 	rsb	r0, r0, #32
 80041c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041c4:	4418      	add	r0, r3
 80041c6:	f010 001f 	ands.w	r0, r0, #31
 80041ca:	f000 8092 	beq.w	80042f2 <_dtoa_r+0x92a>
 80041ce:	f1c0 0320 	rsb	r3, r0, #32
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	f340 808a 	ble.w	80042ec <_dtoa_r+0x924>
 80041d8:	f1c0 001c 	rsb	r0, r0, #28
 80041dc:	9b06      	ldr	r3, [sp, #24]
 80041de:	4407      	add	r7, r0
 80041e0:	4403      	add	r3, r0
 80041e2:	9306      	str	r3, [sp, #24]
 80041e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041e6:	4403      	add	r3, r0
 80041e8:	9309      	str	r3, [sp, #36]	; 0x24
 80041ea:	9b06      	ldr	r3, [sp, #24]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	dd05      	ble.n	80041fc <_dtoa_r+0x834>
 80041f0:	4651      	mov	r1, sl
 80041f2:	461a      	mov	r2, r3
 80041f4:	4628      	mov	r0, r5
 80041f6:	f000 fc0b 	bl	8004a10 <__lshift>
 80041fa:	4682      	mov	sl, r0
 80041fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041fe:	2b00      	cmp	r3, #0
 8004200:	dd05      	ble.n	800420e <_dtoa_r+0x846>
 8004202:	4621      	mov	r1, r4
 8004204:	461a      	mov	r2, r3
 8004206:	4628      	mov	r0, r5
 8004208:	f000 fc02 	bl	8004a10 <__lshift>
 800420c:	4604      	mov	r4, r0
 800420e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004210:	2b00      	cmp	r3, #0
 8004212:	d070      	beq.n	80042f6 <_dtoa_r+0x92e>
 8004214:	4621      	mov	r1, r4
 8004216:	4650      	mov	r0, sl
 8004218:	f000 fc66 	bl	8004ae8 <__mcmp>
 800421c:	2800      	cmp	r0, #0
 800421e:	da6a      	bge.n	80042f6 <_dtoa_r+0x92e>
 8004220:	2300      	movs	r3, #0
 8004222:	4651      	mov	r1, sl
 8004224:	220a      	movs	r2, #10
 8004226:	4628      	mov	r0, r5
 8004228:	f000 fa46 	bl	80046b8 <__multadd>
 800422c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800422e:	4682      	mov	sl, r0
 8004230:	f109 39ff 	add.w	r9, r9, #4294967295
 8004234:	2b00      	cmp	r3, #0
 8004236:	f000 8193 	beq.w	8004560 <_dtoa_r+0xb98>
 800423a:	4631      	mov	r1, r6
 800423c:	2300      	movs	r3, #0
 800423e:	220a      	movs	r2, #10
 8004240:	4628      	mov	r0, r5
 8004242:	f000 fa39 	bl	80046b8 <__multadd>
 8004246:	f1bb 0f00 	cmp.w	fp, #0
 800424a:	4606      	mov	r6, r0
 800424c:	f300 8093 	bgt.w	8004376 <_dtoa_r+0x9ae>
 8004250:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004252:	2b02      	cmp	r3, #2
 8004254:	dc57      	bgt.n	8004306 <_dtoa_r+0x93e>
 8004256:	e08e      	b.n	8004376 <_dtoa_r+0x9ae>
 8004258:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800425a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800425e:	e756      	b.n	800410e <_dtoa_r+0x746>
 8004260:	9b02      	ldr	r3, [sp, #8]
 8004262:	1e5c      	subs	r4, r3, #1
 8004264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004266:	42a3      	cmp	r3, r4
 8004268:	bfb7      	itett	lt
 800426a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800426c:	1b1c      	subge	r4, r3, r4
 800426e:	1ae2      	sublt	r2, r4, r3
 8004270:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004272:	bfbe      	ittt	lt
 8004274:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004276:	189b      	addlt	r3, r3, r2
 8004278:	930e      	strlt	r3, [sp, #56]	; 0x38
 800427a:	9b02      	ldr	r3, [sp, #8]
 800427c:	bfb8      	it	lt
 800427e:	2400      	movlt	r4, #0
 8004280:	2b00      	cmp	r3, #0
 8004282:	bfbb      	ittet	lt
 8004284:	9b06      	ldrlt	r3, [sp, #24]
 8004286:	9a02      	ldrlt	r2, [sp, #8]
 8004288:	9f06      	ldrge	r7, [sp, #24]
 800428a:	1a9f      	sublt	r7, r3, r2
 800428c:	bfac      	ite	ge
 800428e:	9b02      	ldrge	r3, [sp, #8]
 8004290:	2300      	movlt	r3, #0
 8004292:	e73e      	b.n	8004112 <_dtoa_r+0x74a>
 8004294:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004296:	9f06      	ldr	r7, [sp, #24]
 8004298:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800429a:	e745      	b.n	8004128 <_dtoa_r+0x760>
 800429c:	3fe00000 	.word	0x3fe00000
 80042a0:	40240000 	.word	0x40240000
 80042a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80042a6:	e76a      	b.n	800417e <_dtoa_r+0x7b6>
 80042a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	dc19      	bgt.n	80042e2 <_dtoa_r+0x91a>
 80042ae:	9b04      	ldr	r3, [sp, #16]
 80042b0:	b9bb      	cbnz	r3, 80042e2 <_dtoa_r+0x91a>
 80042b2:	9b05      	ldr	r3, [sp, #20]
 80042b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80042b8:	b99b      	cbnz	r3, 80042e2 <_dtoa_r+0x91a>
 80042ba:	9b05      	ldr	r3, [sp, #20]
 80042bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80042c0:	0d1b      	lsrs	r3, r3, #20
 80042c2:	051b      	lsls	r3, r3, #20
 80042c4:	b183      	cbz	r3, 80042e8 <_dtoa_r+0x920>
 80042c6:	f04f 0801 	mov.w	r8, #1
 80042ca:	9b06      	ldr	r3, [sp, #24]
 80042cc:	3301      	adds	r3, #1
 80042ce:	9306      	str	r3, [sp, #24]
 80042d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042d2:	3301      	adds	r3, #1
 80042d4:	9309      	str	r3, [sp, #36]	; 0x24
 80042d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f47f af6a 	bne.w	80041b2 <_dtoa_r+0x7ea>
 80042de:	2001      	movs	r0, #1
 80042e0:	e76f      	b.n	80041c2 <_dtoa_r+0x7fa>
 80042e2:	f04f 0800 	mov.w	r8, #0
 80042e6:	e7f6      	b.n	80042d6 <_dtoa_r+0x90e>
 80042e8:	4698      	mov	r8, r3
 80042ea:	e7f4      	b.n	80042d6 <_dtoa_r+0x90e>
 80042ec:	f43f af7d 	beq.w	80041ea <_dtoa_r+0x822>
 80042f0:	4618      	mov	r0, r3
 80042f2:	301c      	adds	r0, #28
 80042f4:	e772      	b.n	80041dc <_dtoa_r+0x814>
 80042f6:	9b02      	ldr	r3, [sp, #8]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	dc36      	bgt.n	800436a <_dtoa_r+0x9a2>
 80042fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80042fe:	2b02      	cmp	r3, #2
 8004300:	dd33      	ble.n	800436a <_dtoa_r+0x9a2>
 8004302:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004306:	f1bb 0f00 	cmp.w	fp, #0
 800430a:	d10d      	bne.n	8004328 <_dtoa_r+0x960>
 800430c:	4621      	mov	r1, r4
 800430e:	465b      	mov	r3, fp
 8004310:	2205      	movs	r2, #5
 8004312:	4628      	mov	r0, r5
 8004314:	f000 f9d0 	bl	80046b8 <__multadd>
 8004318:	4601      	mov	r1, r0
 800431a:	4604      	mov	r4, r0
 800431c:	4650      	mov	r0, sl
 800431e:	f000 fbe3 	bl	8004ae8 <__mcmp>
 8004322:	2800      	cmp	r0, #0
 8004324:	f73f adb6 	bgt.w	8003e94 <_dtoa_r+0x4cc>
 8004328:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800432a:	9f08      	ldr	r7, [sp, #32]
 800432c:	ea6f 0903 	mvn.w	r9, r3
 8004330:	f04f 0800 	mov.w	r8, #0
 8004334:	4621      	mov	r1, r4
 8004336:	4628      	mov	r0, r5
 8004338:	f000 f99c 	bl	8004674 <_Bfree>
 800433c:	2e00      	cmp	r6, #0
 800433e:	f43f aea4 	beq.w	800408a <_dtoa_r+0x6c2>
 8004342:	f1b8 0f00 	cmp.w	r8, #0
 8004346:	d005      	beq.n	8004354 <_dtoa_r+0x98c>
 8004348:	45b0      	cmp	r8, r6
 800434a:	d003      	beq.n	8004354 <_dtoa_r+0x98c>
 800434c:	4641      	mov	r1, r8
 800434e:	4628      	mov	r0, r5
 8004350:	f000 f990 	bl	8004674 <_Bfree>
 8004354:	4631      	mov	r1, r6
 8004356:	4628      	mov	r0, r5
 8004358:	f000 f98c 	bl	8004674 <_Bfree>
 800435c:	e695      	b.n	800408a <_dtoa_r+0x6c2>
 800435e:	2400      	movs	r4, #0
 8004360:	4626      	mov	r6, r4
 8004362:	e7e1      	b.n	8004328 <_dtoa_r+0x960>
 8004364:	46c1      	mov	r9, r8
 8004366:	4626      	mov	r6, r4
 8004368:	e594      	b.n	8003e94 <_dtoa_r+0x4cc>
 800436a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800436c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004370:	2b00      	cmp	r3, #0
 8004372:	f000 80fc 	beq.w	800456e <_dtoa_r+0xba6>
 8004376:	2f00      	cmp	r7, #0
 8004378:	dd05      	ble.n	8004386 <_dtoa_r+0x9be>
 800437a:	4631      	mov	r1, r6
 800437c:	463a      	mov	r2, r7
 800437e:	4628      	mov	r0, r5
 8004380:	f000 fb46 	bl	8004a10 <__lshift>
 8004384:	4606      	mov	r6, r0
 8004386:	f1b8 0f00 	cmp.w	r8, #0
 800438a:	d05c      	beq.n	8004446 <_dtoa_r+0xa7e>
 800438c:	4628      	mov	r0, r5
 800438e:	6871      	ldr	r1, [r6, #4]
 8004390:	f000 f930 	bl	80045f4 <_Balloc>
 8004394:	4607      	mov	r7, r0
 8004396:	b928      	cbnz	r0, 80043a4 <_dtoa_r+0x9dc>
 8004398:	4602      	mov	r2, r0
 800439a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800439e:	4b7e      	ldr	r3, [pc, #504]	; (8004598 <_dtoa_r+0xbd0>)
 80043a0:	f7ff bb26 	b.w	80039f0 <_dtoa_r+0x28>
 80043a4:	6932      	ldr	r2, [r6, #16]
 80043a6:	f106 010c 	add.w	r1, r6, #12
 80043aa:	3202      	adds	r2, #2
 80043ac:	0092      	lsls	r2, r2, #2
 80043ae:	300c      	adds	r0, #12
 80043b0:	f000 f912 	bl	80045d8 <memcpy>
 80043b4:	2201      	movs	r2, #1
 80043b6:	4639      	mov	r1, r7
 80043b8:	4628      	mov	r0, r5
 80043ba:	f000 fb29 	bl	8004a10 <__lshift>
 80043be:	46b0      	mov	r8, r6
 80043c0:	4606      	mov	r6, r0
 80043c2:	9b08      	ldr	r3, [sp, #32]
 80043c4:	3301      	adds	r3, #1
 80043c6:	9302      	str	r3, [sp, #8]
 80043c8:	9b08      	ldr	r3, [sp, #32]
 80043ca:	445b      	add	r3, fp
 80043cc:	930a      	str	r3, [sp, #40]	; 0x28
 80043ce:	9b04      	ldr	r3, [sp, #16]
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	9309      	str	r3, [sp, #36]	; 0x24
 80043d6:	9b02      	ldr	r3, [sp, #8]
 80043d8:	4621      	mov	r1, r4
 80043da:	4650      	mov	r0, sl
 80043dc:	f103 3bff 	add.w	fp, r3, #4294967295
 80043e0:	f7ff fa62 	bl	80038a8 <quorem>
 80043e4:	4603      	mov	r3, r0
 80043e6:	4641      	mov	r1, r8
 80043e8:	3330      	adds	r3, #48	; 0x30
 80043ea:	9004      	str	r0, [sp, #16]
 80043ec:	4650      	mov	r0, sl
 80043ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80043f0:	f000 fb7a 	bl	8004ae8 <__mcmp>
 80043f4:	4632      	mov	r2, r6
 80043f6:	9006      	str	r0, [sp, #24]
 80043f8:	4621      	mov	r1, r4
 80043fa:	4628      	mov	r0, r5
 80043fc:	f000 fb90 	bl	8004b20 <__mdiff>
 8004400:	68c2      	ldr	r2, [r0, #12]
 8004402:	4607      	mov	r7, r0
 8004404:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004406:	bb02      	cbnz	r2, 800444a <_dtoa_r+0xa82>
 8004408:	4601      	mov	r1, r0
 800440a:	4650      	mov	r0, sl
 800440c:	f000 fb6c 	bl	8004ae8 <__mcmp>
 8004410:	4602      	mov	r2, r0
 8004412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004414:	4639      	mov	r1, r7
 8004416:	4628      	mov	r0, r5
 8004418:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800441c:	f000 f92a 	bl	8004674 <_Bfree>
 8004420:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004422:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004424:	9f02      	ldr	r7, [sp, #8]
 8004426:	ea43 0102 	orr.w	r1, r3, r2
 800442a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800442c:	430b      	orrs	r3, r1
 800442e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004430:	d10d      	bne.n	800444e <_dtoa_r+0xa86>
 8004432:	2b39      	cmp	r3, #57	; 0x39
 8004434:	d027      	beq.n	8004486 <_dtoa_r+0xabe>
 8004436:	9a06      	ldr	r2, [sp, #24]
 8004438:	2a00      	cmp	r2, #0
 800443a:	dd01      	ble.n	8004440 <_dtoa_r+0xa78>
 800443c:	9b04      	ldr	r3, [sp, #16]
 800443e:	3331      	adds	r3, #49	; 0x31
 8004440:	f88b 3000 	strb.w	r3, [fp]
 8004444:	e776      	b.n	8004334 <_dtoa_r+0x96c>
 8004446:	4630      	mov	r0, r6
 8004448:	e7b9      	b.n	80043be <_dtoa_r+0x9f6>
 800444a:	2201      	movs	r2, #1
 800444c:	e7e2      	b.n	8004414 <_dtoa_r+0xa4c>
 800444e:	9906      	ldr	r1, [sp, #24]
 8004450:	2900      	cmp	r1, #0
 8004452:	db04      	blt.n	800445e <_dtoa_r+0xa96>
 8004454:	9822      	ldr	r0, [sp, #136]	; 0x88
 8004456:	4301      	orrs	r1, r0
 8004458:	9809      	ldr	r0, [sp, #36]	; 0x24
 800445a:	4301      	orrs	r1, r0
 800445c:	d120      	bne.n	80044a0 <_dtoa_r+0xad8>
 800445e:	2a00      	cmp	r2, #0
 8004460:	ddee      	ble.n	8004440 <_dtoa_r+0xa78>
 8004462:	4651      	mov	r1, sl
 8004464:	2201      	movs	r2, #1
 8004466:	4628      	mov	r0, r5
 8004468:	9302      	str	r3, [sp, #8]
 800446a:	f000 fad1 	bl	8004a10 <__lshift>
 800446e:	4621      	mov	r1, r4
 8004470:	4682      	mov	sl, r0
 8004472:	f000 fb39 	bl	8004ae8 <__mcmp>
 8004476:	2800      	cmp	r0, #0
 8004478:	9b02      	ldr	r3, [sp, #8]
 800447a:	dc02      	bgt.n	8004482 <_dtoa_r+0xaba>
 800447c:	d1e0      	bne.n	8004440 <_dtoa_r+0xa78>
 800447e:	07da      	lsls	r2, r3, #31
 8004480:	d5de      	bpl.n	8004440 <_dtoa_r+0xa78>
 8004482:	2b39      	cmp	r3, #57	; 0x39
 8004484:	d1da      	bne.n	800443c <_dtoa_r+0xa74>
 8004486:	2339      	movs	r3, #57	; 0x39
 8004488:	f88b 3000 	strb.w	r3, [fp]
 800448c:	463b      	mov	r3, r7
 800448e:	461f      	mov	r7, r3
 8004490:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8004494:	3b01      	subs	r3, #1
 8004496:	2a39      	cmp	r2, #57	; 0x39
 8004498:	d050      	beq.n	800453c <_dtoa_r+0xb74>
 800449a:	3201      	adds	r2, #1
 800449c:	701a      	strb	r2, [r3, #0]
 800449e:	e749      	b.n	8004334 <_dtoa_r+0x96c>
 80044a0:	2a00      	cmp	r2, #0
 80044a2:	dd03      	ble.n	80044ac <_dtoa_r+0xae4>
 80044a4:	2b39      	cmp	r3, #57	; 0x39
 80044a6:	d0ee      	beq.n	8004486 <_dtoa_r+0xabe>
 80044a8:	3301      	adds	r3, #1
 80044aa:	e7c9      	b.n	8004440 <_dtoa_r+0xa78>
 80044ac:	9a02      	ldr	r2, [sp, #8]
 80044ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80044b0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80044b4:	428a      	cmp	r2, r1
 80044b6:	d02a      	beq.n	800450e <_dtoa_r+0xb46>
 80044b8:	4651      	mov	r1, sl
 80044ba:	2300      	movs	r3, #0
 80044bc:	220a      	movs	r2, #10
 80044be:	4628      	mov	r0, r5
 80044c0:	f000 f8fa 	bl	80046b8 <__multadd>
 80044c4:	45b0      	cmp	r8, r6
 80044c6:	4682      	mov	sl, r0
 80044c8:	f04f 0300 	mov.w	r3, #0
 80044cc:	f04f 020a 	mov.w	r2, #10
 80044d0:	4641      	mov	r1, r8
 80044d2:	4628      	mov	r0, r5
 80044d4:	d107      	bne.n	80044e6 <_dtoa_r+0xb1e>
 80044d6:	f000 f8ef 	bl	80046b8 <__multadd>
 80044da:	4680      	mov	r8, r0
 80044dc:	4606      	mov	r6, r0
 80044de:	9b02      	ldr	r3, [sp, #8]
 80044e0:	3301      	adds	r3, #1
 80044e2:	9302      	str	r3, [sp, #8]
 80044e4:	e777      	b.n	80043d6 <_dtoa_r+0xa0e>
 80044e6:	f000 f8e7 	bl	80046b8 <__multadd>
 80044ea:	4631      	mov	r1, r6
 80044ec:	4680      	mov	r8, r0
 80044ee:	2300      	movs	r3, #0
 80044f0:	220a      	movs	r2, #10
 80044f2:	4628      	mov	r0, r5
 80044f4:	f000 f8e0 	bl	80046b8 <__multadd>
 80044f8:	4606      	mov	r6, r0
 80044fa:	e7f0      	b.n	80044de <_dtoa_r+0xb16>
 80044fc:	f1bb 0f00 	cmp.w	fp, #0
 8004500:	bfcc      	ite	gt
 8004502:	465f      	movgt	r7, fp
 8004504:	2701      	movle	r7, #1
 8004506:	f04f 0800 	mov.w	r8, #0
 800450a:	9a08      	ldr	r2, [sp, #32]
 800450c:	4417      	add	r7, r2
 800450e:	4651      	mov	r1, sl
 8004510:	2201      	movs	r2, #1
 8004512:	4628      	mov	r0, r5
 8004514:	9302      	str	r3, [sp, #8]
 8004516:	f000 fa7b 	bl	8004a10 <__lshift>
 800451a:	4621      	mov	r1, r4
 800451c:	4682      	mov	sl, r0
 800451e:	f000 fae3 	bl	8004ae8 <__mcmp>
 8004522:	2800      	cmp	r0, #0
 8004524:	dcb2      	bgt.n	800448c <_dtoa_r+0xac4>
 8004526:	d102      	bne.n	800452e <_dtoa_r+0xb66>
 8004528:	9b02      	ldr	r3, [sp, #8]
 800452a:	07db      	lsls	r3, r3, #31
 800452c:	d4ae      	bmi.n	800448c <_dtoa_r+0xac4>
 800452e:	463b      	mov	r3, r7
 8004530:	461f      	mov	r7, r3
 8004532:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004536:	2a30      	cmp	r2, #48	; 0x30
 8004538:	d0fa      	beq.n	8004530 <_dtoa_r+0xb68>
 800453a:	e6fb      	b.n	8004334 <_dtoa_r+0x96c>
 800453c:	9a08      	ldr	r2, [sp, #32]
 800453e:	429a      	cmp	r2, r3
 8004540:	d1a5      	bne.n	800448e <_dtoa_r+0xac6>
 8004542:	2331      	movs	r3, #49	; 0x31
 8004544:	f109 0901 	add.w	r9, r9, #1
 8004548:	7013      	strb	r3, [r2, #0]
 800454a:	e6f3      	b.n	8004334 <_dtoa_r+0x96c>
 800454c:	4b13      	ldr	r3, [pc, #76]	; (800459c <_dtoa_r+0xbd4>)
 800454e:	f7ff baa7 	b.w	8003aa0 <_dtoa_r+0xd8>
 8004552:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004554:	2b00      	cmp	r3, #0
 8004556:	f47f aa80 	bne.w	8003a5a <_dtoa_r+0x92>
 800455a:	4b11      	ldr	r3, [pc, #68]	; (80045a0 <_dtoa_r+0xbd8>)
 800455c:	f7ff baa0 	b.w	8003aa0 <_dtoa_r+0xd8>
 8004560:	f1bb 0f00 	cmp.w	fp, #0
 8004564:	dc03      	bgt.n	800456e <_dtoa_r+0xba6>
 8004566:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004568:	2b02      	cmp	r3, #2
 800456a:	f73f aecc 	bgt.w	8004306 <_dtoa_r+0x93e>
 800456e:	9f08      	ldr	r7, [sp, #32]
 8004570:	4621      	mov	r1, r4
 8004572:	4650      	mov	r0, sl
 8004574:	f7ff f998 	bl	80038a8 <quorem>
 8004578:	9a08      	ldr	r2, [sp, #32]
 800457a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800457e:	f807 3b01 	strb.w	r3, [r7], #1
 8004582:	1aba      	subs	r2, r7, r2
 8004584:	4593      	cmp	fp, r2
 8004586:	ddb9      	ble.n	80044fc <_dtoa_r+0xb34>
 8004588:	4651      	mov	r1, sl
 800458a:	2300      	movs	r3, #0
 800458c:	220a      	movs	r2, #10
 800458e:	4628      	mov	r0, r5
 8004590:	f000 f892 	bl	80046b8 <__multadd>
 8004594:	4682      	mov	sl, r0
 8004596:	e7eb      	b.n	8004570 <_dtoa_r+0xba8>
 8004598:	08005dff 	.word	0x08005dff
 800459c:	08005d58 	.word	0x08005d58
 80045a0:	08005d7c 	.word	0x08005d7c

080045a4 <_localeconv_r>:
 80045a4:	4800      	ldr	r0, [pc, #0]	; (80045a8 <_localeconv_r+0x4>)
 80045a6:	4770      	bx	lr
 80045a8:	20000160 	.word	0x20000160

080045ac <malloc>:
 80045ac:	4b02      	ldr	r3, [pc, #8]	; (80045b8 <malloc+0xc>)
 80045ae:	4601      	mov	r1, r0
 80045b0:	6818      	ldr	r0, [r3, #0]
 80045b2:	f000 bbfb 	b.w	8004dac <_malloc_r>
 80045b6:	bf00      	nop
 80045b8:	2000000c 	.word	0x2000000c

080045bc <memchr>:
 80045bc:	4603      	mov	r3, r0
 80045be:	b510      	push	{r4, lr}
 80045c0:	b2c9      	uxtb	r1, r1
 80045c2:	4402      	add	r2, r0
 80045c4:	4293      	cmp	r3, r2
 80045c6:	4618      	mov	r0, r3
 80045c8:	d101      	bne.n	80045ce <memchr+0x12>
 80045ca:	2000      	movs	r0, #0
 80045cc:	e003      	b.n	80045d6 <memchr+0x1a>
 80045ce:	7804      	ldrb	r4, [r0, #0]
 80045d0:	3301      	adds	r3, #1
 80045d2:	428c      	cmp	r4, r1
 80045d4:	d1f6      	bne.n	80045c4 <memchr+0x8>
 80045d6:	bd10      	pop	{r4, pc}

080045d8 <memcpy>:
 80045d8:	440a      	add	r2, r1
 80045da:	4291      	cmp	r1, r2
 80045dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80045e0:	d100      	bne.n	80045e4 <memcpy+0xc>
 80045e2:	4770      	bx	lr
 80045e4:	b510      	push	{r4, lr}
 80045e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80045ea:	4291      	cmp	r1, r2
 80045ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80045f0:	d1f9      	bne.n	80045e6 <memcpy+0xe>
 80045f2:	bd10      	pop	{r4, pc}

080045f4 <_Balloc>:
 80045f4:	b570      	push	{r4, r5, r6, lr}
 80045f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80045f8:	4604      	mov	r4, r0
 80045fa:	460d      	mov	r5, r1
 80045fc:	b976      	cbnz	r6, 800461c <_Balloc+0x28>
 80045fe:	2010      	movs	r0, #16
 8004600:	f7ff ffd4 	bl	80045ac <malloc>
 8004604:	4602      	mov	r2, r0
 8004606:	6260      	str	r0, [r4, #36]	; 0x24
 8004608:	b920      	cbnz	r0, 8004614 <_Balloc+0x20>
 800460a:	2166      	movs	r1, #102	; 0x66
 800460c:	4b17      	ldr	r3, [pc, #92]	; (800466c <_Balloc+0x78>)
 800460e:	4818      	ldr	r0, [pc, #96]	; (8004670 <_Balloc+0x7c>)
 8004610:	f000 fd92 	bl	8005138 <__assert_func>
 8004614:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004618:	6006      	str	r6, [r0, #0]
 800461a:	60c6      	str	r6, [r0, #12]
 800461c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800461e:	68f3      	ldr	r3, [r6, #12]
 8004620:	b183      	cbz	r3, 8004644 <_Balloc+0x50>
 8004622:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800462a:	b9b8      	cbnz	r0, 800465c <_Balloc+0x68>
 800462c:	2101      	movs	r1, #1
 800462e:	fa01 f605 	lsl.w	r6, r1, r5
 8004632:	1d72      	adds	r2, r6, #5
 8004634:	4620      	mov	r0, r4
 8004636:	0092      	lsls	r2, r2, #2
 8004638:	f000 fb5e 	bl	8004cf8 <_calloc_r>
 800463c:	b160      	cbz	r0, 8004658 <_Balloc+0x64>
 800463e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004642:	e00e      	b.n	8004662 <_Balloc+0x6e>
 8004644:	2221      	movs	r2, #33	; 0x21
 8004646:	2104      	movs	r1, #4
 8004648:	4620      	mov	r0, r4
 800464a:	f000 fb55 	bl	8004cf8 <_calloc_r>
 800464e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004650:	60f0      	str	r0, [r6, #12]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d1e4      	bne.n	8004622 <_Balloc+0x2e>
 8004658:	2000      	movs	r0, #0
 800465a:	bd70      	pop	{r4, r5, r6, pc}
 800465c:	6802      	ldr	r2, [r0, #0]
 800465e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004662:	2300      	movs	r3, #0
 8004664:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004668:	e7f7      	b.n	800465a <_Balloc+0x66>
 800466a:	bf00      	nop
 800466c:	08005d89 	.word	0x08005d89
 8004670:	08005e10 	.word	0x08005e10

08004674 <_Bfree>:
 8004674:	b570      	push	{r4, r5, r6, lr}
 8004676:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004678:	4605      	mov	r5, r0
 800467a:	460c      	mov	r4, r1
 800467c:	b976      	cbnz	r6, 800469c <_Bfree+0x28>
 800467e:	2010      	movs	r0, #16
 8004680:	f7ff ff94 	bl	80045ac <malloc>
 8004684:	4602      	mov	r2, r0
 8004686:	6268      	str	r0, [r5, #36]	; 0x24
 8004688:	b920      	cbnz	r0, 8004694 <_Bfree+0x20>
 800468a:	218a      	movs	r1, #138	; 0x8a
 800468c:	4b08      	ldr	r3, [pc, #32]	; (80046b0 <_Bfree+0x3c>)
 800468e:	4809      	ldr	r0, [pc, #36]	; (80046b4 <_Bfree+0x40>)
 8004690:	f000 fd52 	bl	8005138 <__assert_func>
 8004694:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004698:	6006      	str	r6, [r0, #0]
 800469a:	60c6      	str	r6, [r0, #12]
 800469c:	b13c      	cbz	r4, 80046ae <_Bfree+0x3a>
 800469e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80046a0:	6862      	ldr	r2, [r4, #4]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80046a8:	6021      	str	r1, [r4, #0]
 80046aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80046ae:	bd70      	pop	{r4, r5, r6, pc}
 80046b0:	08005d89 	.word	0x08005d89
 80046b4:	08005e10 	.word	0x08005e10

080046b8 <__multadd>:
 80046b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046bc:	4698      	mov	r8, r3
 80046be:	460c      	mov	r4, r1
 80046c0:	2300      	movs	r3, #0
 80046c2:	690e      	ldr	r6, [r1, #16]
 80046c4:	4607      	mov	r7, r0
 80046c6:	f101 0014 	add.w	r0, r1, #20
 80046ca:	6805      	ldr	r5, [r0, #0]
 80046cc:	3301      	adds	r3, #1
 80046ce:	b2a9      	uxth	r1, r5
 80046d0:	fb02 8101 	mla	r1, r2, r1, r8
 80046d4:	0c2d      	lsrs	r5, r5, #16
 80046d6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80046da:	fb02 c505 	mla	r5, r2, r5, ip
 80046de:	b289      	uxth	r1, r1
 80046e0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80046e4:	429e      	cmp	r6, r3
 80046e6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80046ea:	f840 1b04 	str.w	r1, [r0], #4
 80046ee:	dcec      	bgt.n	80046ca <__multadd+0x12>
 80046f0:	f1b8 0f00 	cmp.w	r8, #0
 80046f4:	d022      	beq.n	800473c <__multadd+0x84>
 80046f6:	68a3      	ldr	r3, [r4, #8]
 80046f8:	42b3      	cmp	r3, r6
 80046fa:	dc19      	bgt.n	8004730 <__multadd+0x78>
 80046fc:	6861      	ldr	r1, [r4, #4]
 80046fe:	4638      	mov	r0, r7
 8004700:	3101      	adds	r1, #1
 8004702:	f7ff ff77 	bl	80045f4 <_Balloc>
 8004706:	4605      	mov	r5, r0
 8004708:	b928      	cbnz	r0, 8004716 <__multadd+0x5e>
 800470a:	4602      	mov	r2, r0
 800470c:	21b5      	movs	r1, #181	; 0xb5
 800470e:	4b0d      	ldr	r3, [pc, #52]	; (8004744 <__multadd+0x8c>)
 8004710:	480d      	ldr	r0, [pc, #52]	; (8004748 <__multadd+0x90>)
 8004712:	f000 fd11 	bl	8005138 <__assert_func>
 8004716:	6922      	ldr	r2, [r4, #16]
 8004718:	f104 010c 	add.w	r1, r4, #12
 800471c:	3202      	adds	r2, #2
 800471e:	0092      	lsls	r2, r2, #2
 8004720:	300c      	adds	r0, #12
 8004722:	f7ff ff59 	bl	80045d8 <memcpy>
 8004726:	4621      	mov	r1, r4
 8004728:	4638      	mov	r0, r7
 800472a:	f7ff ffa3 	bl	8004674 <_Bfree>
 800472e:	462c      	mov	r4, r5
 8004730:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004734:	3601      	adds	r6, #1
 8004736:	f8c3 8014 	str.w	r8, [r3, #20]
 800473a:	6126      	str	r6, [r4, #16]
 800473c:	4620      	mov	r0, r4
 800473e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004742:	bf00      	nop
 8004744:	08005dff 	.word	0x08005dff
 8004748:	08005e10 	.word	0x08005e10

0800474c <__hi0bits>:
 800474c:	0c02      	lsrs	r2, r0, #16
 800474e:	0412      	lsls	r2, r2, #16
 8004750:	4603      	mov	r3, r0
 8004752:	b9ca      	cbnz	r2, 8004788 <__hi0bits+0x3c>
 8004754:	0403      	lsls	r3, r0, #16
 8004756:	2010      	movs	r0, #16
 8004758:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800475c:	bf04      	itt	eq
 800475e:	021b      	lsleq	r3, r3, #8
 8004760:	3008      	addeq	r0, #8
 8004762:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004766:	bf04      	itt	eq
 8004768:	011b      	lsleq	r3, r3, #4
 800476a:	3004      	addeq	r0, #4
 800476c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004770:	bf04      	itt	eq
 8004772:	009b      	lsleq	r3, r3, #2
 8004774:	3002      	addeq	r0, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	db05      	blt.n	8004786 <__hi0bits+0x3a>
 800477a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800477e:	f100 0001 	add.w	r0, r0, #1
 8004782:	bf08      	it	eq
 8004784:	2020      	moveq	r0, #32
 8004786:	4770      	bx	lr
 8004788:	2000      	movs	r0, #0
 800478a:	e7e5      	b.n	8004758 <__hi0bits+0xc>

0800478c <__lo0bits>:
 800478c:	6803      	ldr	r3, [r0, #0]
 800478e:	4602      	mov	r2, r0
 8004790:	f013 0007 	ands.w	r0, r3, #7
 8004794:	d00b      	beq.n	80047ae <__lo0bits+0x22>
 8004796:	07d9      	lsls	r1, r3, #31
 8004798:	d422      	bmi.n	80047e0 <__lo0bits+0x54>
 800479a:	0798      	lsls	r0, r3, #30
 800479c:	bf49      	itett	mi
 800479e:	085b      	lsrmi	r3, r3, #1
 80047a0:	089b      	lsrpl	r3, r3, #2
 80047a2:	2001      	movmi	r0, #1
 80047a4:	6013      	strmi	r3, [r2, #0]
 80047a6:	bf5c      	itt	pl
 80047a8:	2002      	movpl	r0, #2
 80047aa:	6013      	strpl	r3, [r2, #0]
 80047ac:	4770      	bx	lr
 80047ae:	b299      	uxth	r1, r3
 80047b0:	b909      	cbnz	r1, 80047b6 <__lo0bits+0x2a>
 80047b2:	2010      	movs	r0, #16
 80047b4:	0c1b      	lsrs	r3, r3, #16
 80047b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80047ba:	bf04      	itt	eq
 80047bc:	0a1b      	lsreq	r3, r3, #8
 80047be:	3008      	addeq	r0, #8
 80047c0:	0719      	lsls	r1, r3, #28
 80047c2:	bf04      	itt	eq
 80047c4:	091b      	lsreq	r3, r3, #4
 80047c6:	3004      	addeq	r0, #4
 80047c8:	0799      	lsls	r1, r3, #30
 80047ca:	bf04      	itt	eq
 80047cc:	089b      	lsreq	r3, r3, #2
 80047ce:	3002      	addeq	r0, #2
 80047d0:	07d9      	lsls	r1, r3, #31
 80047d2:	d403      	bmi.n	80047dc <__lo0bits+0x50>
 80047d4:	085b      	lsrs	r3, r3, #1
 80047d6:	f100 0001 	add.w	r0, r0, #1
 80047da:	d003      	beq.n	80047e4 <__lo0bits+0x58>
 80047dc:	6013      	str	r3, [r2, #0]
 80047de:	4770      	bx	lr
 80047e0:	2000      	movs	r0, #0
 80047e2:	4770      	bx	lr
 80047e4:	2020      	movs	r0, #32
 80047e6:	4770      	bx	lr

080047e8 <__i2b>:
 80047e8:	b510      	push	{r4, lr}
 80047ea:	460c      	mov	r4, r1
 80047ec:	2101      	movs	r1, #1
 80047ee:	f7ff ff01 	bl	80045f4 <_Balloc>
 80047f2:	4602      	mov	r2, r0
 80047f4:	b928      	cbnz	r0, 8004802 <__i2b+0x1a>
 80047f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80047fa:	4b04      	ldr	r3, [pc, #16]	; (800480c <__i2b+0x24>)
 80047fc:	4804      	ldr	r0, [pc, #16]	; (8004810 <__i2b+0x28>)
 80047fe:	f000 fc9b 	bl	8005138 <__assert_func>
 8004802:	2301      	movs	r3, #1
 8004804:	6144      	str	r4, [r0, #20]
 8004806:	6103      	str	r3, [r0, #16]
 8004808:	bd10      	pop	{r4, pc}
 800480a:	bf00      	nop
 800480c:	08005dff 	.word	0x08005dff
 8004810:	08005e10 	.word	0x08005e10

08004814 <__multiply>:
 8004814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004818:	4614      	mov	r4, r2
 800481a:	690a      	ldr	r2, [r1, #16]
 800481c:	6923      	ldr	r3, [r4, #16]
 800481e:	460d      	mov	r5, r1
 8004820:	429a      	cmp	r2, r3
 8004822:	bfbe      	ittt	lt
 8004824:	460b      	movlt	r3, r1
 8004826:	4625      	movlt	r5, r4
 8004828:	461c      	movlt	r4, r3
 800482a:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800482e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004832:	68ab      	ldr	r3, [r5, #8]
 8004834:	6869      	ldr	r1, [r5, #4]
 8004836:	eb0a 0709 	add.w	r7, sl, r9
 800483a:	42bb      	cmp	r3, r7
 800483c:	b085      	sub	sp, #20
 800483e:	bfb8      	it	lt
 8004840:	3101      	addlt	r1, #1
 8004842:	f7ff fed7 	bl	80045f4 <_Balloc>
 8004846:	b930      	cbnz	r0, 8004856 <__multiply+0x42>
 8004848:	4602      	mov	r2, r0
 800484a:	f240 115d 	movw	r1, #349	; 0x15d
 800484e:	4b41      	ldr	r3, [pc, #260]	; (8004954 <__multiply+0x140>)
 8004850:	4841      	ldr	r0, [pc, #260]	; (8004958 <__multiply+0x144>)
 8004852:	f000 fc71 	bl	8005138 <__assert_func>
 8004856:	f100 0614 	add.w	r6, r0, #20
 800485a:	4633      	mov	r3, r6
 800485c:	2200      	movs	r2, #0
 800485e:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8004862:	4543      	cmp	r3, r8
 8004864:	d31e      	bcc.n	80048a4 <__multiply+0x90>
 8004866:	f105 0c14 	add.w	ip, r5, #20
 800486a:	f104 0314 	add.w	r3, r4, #20
 800486e:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004872:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004876:	9202      	str	r2, [sp, #8]
 8004878:	ebac 0205 	sub.w	r2, ip, r5
 800487c:	3a15      	subs	r2, #21
 800487e:	f022 0203 	bic.w	r2, r2, #3
 8004882:	3204      	adds	r2, #4
 8004884:	f105 0115 	add.w	r1, r5, #21
 8004888:	458c      	cmp	ip, r1
 800488a:	bf38      	it	cc
 800488c:	2204      	movcc	r2, #4
 800488e:	9201      	str	r2, [sp, #4]
 8004890:	9a02      	ldr	r2, [sp, #8]
 8004892:	9303      	str	r3, [sp, #12]
 8004894:	429a      	cmp	r2, r3
 8004896:	d808      	bhi.n	80048aa <__multiply+0x96>
 8004898:	2f00      	cmp	r7, #0
 800489a:	dc55      	bgt.n	8004948 <__multiply+0x134>
 800489c:	6107      	str	r7, [r0, #16]
 800489e:	b005      	add	sp, #20
 80048a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048a4:	f843 2b04 	str.w	r2, [r3], #4
 80048a8:	e7db      	b.n	8004862 <__multiply+0x4e>
 80048aa:	f8b3 a000 	ldrh.w	sl, [r3]
 80048ae:	f1ba 0f00 	cmp.w	sl, #0
 80048b2:	d020      	beq.n	80048f6 <__multiply+0xe2>
 80048b4:	46b1      	mov	r9, r6
 80048b6:	2200      	movs	r2, #0
 80048b8:	f105 0e14 	add.w	lr, r5, #20
 80048bc:	f85e 4b04 	ldr.w	r4, [lr], #4
 80048c0:	f8d9 b000 	ldr.w	fp, [r9]
 80048c4:	b2a1      	uxth	r1, r4
 80048c6:	fa1f fb8b 	uxth.w	fp, fp
 80048ca:	fb0a b101 	mla	r1, sl, r1, fp
 80048ce:	4411      	add	r1, r2
 80048d0:	f8d9 2000 	ldr.w	r2, [r9]
 80048d4:	0c24      	lsrs	r4, r4, #16
 80048d6:	0c12      	lsrs	r2, r2, #16
 80048d8:	fb0a 2404 	mla	r4, sl, r4, r2
 80048dc:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80048e0:	b289      	uxth	r1, r1
 80048e2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80048e6:	45f4      	cmp	ip, lr
 80048e8:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80048ec:	f849 1b04 	str.w	r1, [r9], #4
 80048f0:	d8e4      	bhi.n	80048bc <__multiply+0xa8>
 80048f2:	9901      	ldr	r1, [sp, #4]
 80048f4:	5072      	str	r2, [r6, r1]
 80048f6:	9a03      	ldr	r2, [sp, #12]
 80048f8:	3304      	adds	r3, #4
 80048fa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80048fe:	f1b9 0f00 	cmp.w	r9, #0
 8004902:	d01f      	beq.n	8004944 <__multiply+0x130>
 8004904:	46b6      	mov	lr, r6
 8004906:	f04f 0a00 	mov.w	sl, #0
 800490a:	6834      	ldr	r4, [r6, #0]
 800490c:	f105 0114 	add.w	r1, r5, #20
 8004910:	880a      	ldrh	r2, [r1, #0]
 8004912:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004916:	b2a4      	uxth	r4, r4
 8004918:	fb09 b202 	mla	r2, r9, r2, fp
 800491c:	4492      	add	sl, r2
 800491e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004922:	f84e 4b04 	str.w	r4, [lr], #4
 8004926:	f851 4b04 	ldr.w	r4, [r1], #4
 800492a:	f8be 2000 	ldrh.w	r2, [lr]
 800492e:	0c24      	lsrs	r4, r4, #16
 8004930:	fb09 2404 	mla	r4, r9, r4, r2
 8004934:	458c      	cmp	ip, r1
 8004936:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800493a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800493e:	d8e7      	bhi.n	8004910 <__multiply+0xfc>
 8004940:	9a01      	ldr	r2, [sp, #4]
 8004942:	50b4      	str	r4, [r6, r2]
 8004944:	3604      	adds	r6, #4
 8004946:	e7a3      	b.n	8004890 <__multiply+0x7c>
 8004948:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800494c:	2b00      	cmp	r3, #0
 800494e:	d1a5      	bne.n	800489c <__multiply+0x88>
 8004950:	3f01      	subs	r7, #1
 8004952:	e7a1      	b.n	8004898 <__multiply+0x84>
 8004954:	08005dff 	.word	0x08005dff
 8004958:	08005e10 	.word	0x08005e10

0800495c <__pow5mult>:
 800495c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004960:	4615      	mov	r5, r2
 8004962:	f012 0203 	ands.w	r2, r2, #3
 8004966:	4606      	mov	r6, r0
 8004968:	460f      	mov	r7, r1
 800496a:	d007      	beq.n	800497c <__pow5mult+0x20>
 800496c:	4c25      	ldr	r4, [pc, #148]	; (8004a04 <__pow5mult+0xa8>)
 800496e:	3a01      	subs	r2, #1
 8004970:	2300      	movs	r3, #0
 8004972:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004976:	f7ff fe9f 	bl	80046b8 <__multadd>
 800497a:	4607      	mov	r7, r0
 800497c:	10ad      	asrs	r5, r5, #2
 800497e:	d03d      	beq.n	80049fc <__pow5mult+0xa0>
 8004980:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004982:	b97c      	cbnz	r4, 80049a4 <__pow5mult+0x48>
 8004984:	2010      	movs	r0, #16
 8004986:	f7ff fe11 	bl	80045ac <malloc>
 800498a:	4602      	mov	r2, r0
 800498c:	6270      	str	r0, [r6, #36]	; 0x24
 800498e:	b928      	cbnz	r0, 800499c <__pow5mult+0x40>
 8004990:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004994:	4b1c      	ldr	r3, [pc, #112]	; (8004a08 <__pow5mult+0xac>)
 8004996:	481d      	ldr	r0, [pc, #116]	; (8004a0c <__pow5mult+0xb0>)
 8004998:	f000 fbce 	bl	8005138 <__assert_func>
 800499c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80049a0:	6004      	str	r4, [r0, #0]
 80049a2:	60c4      	str	r4, [r0, #12]
 80049a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80049a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80049ac:	b94c      	cbnz	r4, 80049c2 <__pow5mult+0x66>
 80049ae:	f240 2171 	movw	r1, #625	; 0x271
 80049b2:	4630      	mov	r0, r6
 80049b4:	f7ff ff18 	bl	80047e8 <__i2b>
 80049b8:	2300      	movs	r3, #0
 80049ba:	4604      	mov	r4, r0
 80049bc:	f8c8 0008 	str.w	r0, [r8, #8]
 80049c0:	6003      	str	r3, [r0, #0]
 80049c2:	f04f 0900 	mov.w	r9, #0
 80049c6:	07eb      	lsls	r3, r5, #31
 80049c8:	d50a      	bpl.n	80049e0 <__pow5mult+0x84>
 80049ca:	4639      	mov	r1, r7
 80049cc:	4622      	mov	r2, r4
 80049ce:	4630      	mov	r0, r6
 80049d0:	f7ff ff20 	bl	8004814 <__multiply>
 80049d4:	4680      	mov	r8, r0
 80049d6:	4639      	mov	r1, r7
 80049d8:	4630      	mov	r0, r6
 80049da:	f7ff fe4b 	bl	8004674 <_Bfree>
 80049de:	4647      	mov	r7, r8
 80049e0:	106d      	asrs	r5, r5, #1
 80049e2:	d00b      	beq.n	80049fc <__pow5mult+0xa0>
 80049e4:	6820      	ldr	r0, [r4, #0]
 80049e6:	b938      	cbnz	r0, 80049f8 <__pow5mult+0x9c>
 80049e8:	4622      	mov	r2, r4
 80049ea:	4621      	mov	r1, r4
 80049ec:	4630      	mov	r0, r6
 80049ee:	f7ff ff11 	bl	8004814 <__multiply>
 80049f2:	6020      	str	r0, [r4, #0]
 80049f4:	f8c0 9000 	str.w	r9, [r0]
 80049f8:	4604      	mov	r4, r0
 80049fa:	e7e4      	b.n	80049c6 <__pow5mult+0x6a>
 80049fc:	4638      	mov	r0, r7
 80049fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a02:	bf00      	nop
 8004a04:	08005f60 	.word	0x08005f60
 8004a08:	08005d89 	.word	0x08005d89
 8004a0c:	08005e10 	.word	0x08005e10

08004a10 <__lshift>:
 8004a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a14:	460c      	mov	r4, r1
 8004a16:	4607      	mov	r7, r0
 8004a18:	4691      	mov	r9, r2
 8004a1a:	6923      	ldr	r3, [r4, #16]
 8004a1c:	6849      	ldr	r1, [r1, #4]
 8004a1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004a22:	68a3      	ldr	r3, [r4, #8]
 8004a24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004a28:	f108 0601 	add.w	r6, r8, #1
 8004a2c:	42b3      	cmp	r3, r6
 8004a2e:	db0b      	blt.n	8004a48 <__lshift+0x38>
 8004a30:	4638      	mov	r0, r7
 8004a32:	f7ff fddf 	bl	80045f4 <_Balloc>
 8004a36:	4605      	mov	r5, r0
 8004a38:	b948      	cbnz	r0, 8004a4e <__lshift+0x3e>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004a40:	4b27      	ldr	r3, [pc, #156]	; (8004ae0 <__lshift+0xd0>)
 8004a42:	4828      	ldr	r0, [pc, #160]	; (8004ae4 <__lshift+0xd4>)
 8004a44:	f000 fb78 	bl	8005138 <__assert_func>
 8004a48:	3101      	adds	r1, #1
 8004a4a:	005b      	lsls	r3, r3, #1
 8004a4c:	e7ee      	b.n	8004a2c <__lshift+0x1c>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	f100 0114 	add.w	r1, r0, #20
 8004a54:	f100 0210 	add.w	r2, r0, #16
 8004a58:	4618      	mov	r0, r3
 8004a5a:	4553      	cmp	r3, sl
 8004a5c:	db33      	blt.n	8004ac6 <__lshift+0xb6>
 8004a5e:	6920      	ldr	r0, [r4, #16]
 8004a60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004a64:	f104 0314 	add.w	r3, r4, #20
 8004a68:	f019 091f 	ands.w	r9, r9, #31
 8004a6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004a70:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004a74:	d02b      	beq.n	8004ace <__lshift+0xbe>
 8004a76:	468a      	mov	sl, r1
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f1c9 0e20 	rsb	lr, r9, #32
 8004a7e:	6818      	ldr	r0, [r3, #0]
 8004a80:	fa00 f009 	lsl.w	r0, r0, r9
 8004a84:	4302      	orrs	r2, r0
 8004a86:	f84a 2b04 	str.w	r2, [sl], #4
 8004a8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a8e:	459c      	cmp	ip, r3
 8004a90:	fa22 f20e 	lsr.w	r2, r2, lr
 8004a94:	d8f3      	bhi.n	8004a7e <__lshift+0x6e>
 8004a96:	ebac 0304 	sub.w	r3, ip, r4
 8004a9a:	3b15      	subs	r3, #21
 8004a9c:	f023 0303 	bic.w	r3, r3, #3
 8004aa0:	3304      	adds	r3, #4
 8004aa2:	f104 0015 	add.w	r0, r4, #21
 8004aa6:	4584      	cmp	ip, r0
 8004aa8:	bf38      	it	cc
 8004aaa:	2304      	movcc	r3, #4
 8004aac:	50ca      	str	r2, [r1, r3]
 8004aae:	b10a      	cbz	r2, 8004ab4 <__lshift+0xa4>
 8004ab0:	f108 0602 	add.w	r6, r8, #2
 8004ab4:	3e01      	subs	r6, #1
 8004ab6:	4638      	mov	r0, r7
 8004ab8:	4621      	mov	r1, r4
 8004aba:	612e      	str	r6, [r5, #16]
 8004abc:	f7ff fdda 	bl	8004674 <_Bfree>
 8004ac0:	4628      	mov	r0, r5
 8004ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ac6:	f842 0f04 	str.w	r0, [r2, #4]!
 8004aca:	3301      	adds	r3, #1
 8004acc:	e7c5      	b.n	8004a5a <__lshift+0x4a>
 8004ace:	3904      	subs	r1, #4
 8004ad0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ad4:	459c      	cmp	ip, r3
 8004ad6:	f841 2f04 	str.w	r2, [r1, #4]!
 8004ada:	d8f9      	bhi.n	8004ad0 <__lshift+0xc0>
 8004adc:	e7ea      	b.n	8004ab4 <__lshift+0xa4>
 8004ade:	bf00      	nop
 8004ae0:	08005dff 	.word	0x08005dff
 8004ae4:	08005e10 	.word	0x08005e10

08004ae8 <__mcmp>:
 8004ae8:	4603      	mov	r3, r0
 8004aea:	690a      	ldr	r2, [r1, #16]
 8004aec:	6900      	ldr	r0, [r0, #16]
 8004aee:	b530      	push	{r4, r5, lr}
 8004af0:	1a80      	subs	r0, r0, r2
 8004af2:	d10d      	bne.n	8004b10 <__mcmp+0x28>
 8004af4:	3314      	adds	r3, #20
 8004af6:	3114      	adds	r1, #20
 8004af8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004afc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004b00:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004b04:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004b08:	4295      	cmp	r5, r2
 8004b0a:	d002      	beq.n	8004b12 <__mcmp+0x2a>
 8004b0c:	d304      	bcc.n	8004b18 <__mcmp+0x30>
 8004b0e:	2001      	movs	r0, #1
 8004b10:	bd30      	pop	{r4, r5, pc}
 8004b12:	42a3      	cmp	r3, r4
 8004b14:	d3f4      	bcc.n	8004b00 <__mcmp+0x18>
 8004b16:	e7fb      	b.n	8004b10 <__mcmp+0x28>
 8004b18:	f04f 30ff 	mov.w	r0, #4294967295
 8004b1c:	e7f8      	b.n	8004b10 <__mcmp+0x28>
	...

08004b20 <__mdiff>:
 8004b20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b24:	460c      	mov	r4, r1
 8004b26:	4606      	mov	r6, r0
 8004b28:	4611      	mov	r1, r2
 8004b2a:	4620      	mov	r0, r4
 8004b2c:	4692      	mov	sl, r2
 8004b2e:	f7ff ffdb 	bl	8004ae8 <__mcmp>
 8004b32:	1e05      	subs	r5, r0, #0
 8004b34:	d111      	bne.n	8004b5a <__mdiff+0x3a>
 8004b36:	4629      	mov	r1, r5
 8004b38:	4630      	mov	r0, r6
 8004b3a:	f7ff fd5b 	bl	80045f4 <_Balloc>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	b928      	cbnz	r0, 8004b4e <__mdiff+0x2e>
 8004b42:	f240 2132 	movw	r1, #562	; 0x232
 8004b46:	4b3c      	ldr	r3, [pc, #240]	; (8004c38 <__mdiff+0x118>)
 8004b48:	483c      	ldr	r0, [pc, #240]	; (8004c3c <__mdiff+0x11c>)
 8004b4a:	f000 faf5 	bl	8005138 <__assert_func>
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004b54:	4610      	mov	r0, r2
 8004b56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b5a:	bfa4      	itt	ge
 8004b5c:	4653      	movge	r3, sl
 8004b5e:	46a2      	movge	sl, r4
 8004b60:	4630      	mov	r0, r6
 8004b62:	f8da 1004 	ldr.w	r1, [sl, #4]
 8004b66:	bfa6      	itte	ge
 8004b68:	461c      	movge	r4, r3
 8004b6a:	2500      	movge	r5, #0
 8004b6c:	2501      	movlt	r5, #1
 8004b6e:	f7ff fd41 	bl	80045f4 <_Balloc>
 8004b72:	4602      	mov	r2, r0
 8004b74:	b918      	cbnz	r0, 8004b7e <__mdiff+0x5e>
 8004b76:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004b7a:	4b2f      	ldr	r3, [pc, #188]	; (8004c38 <__mdiff+0x118>)
 8004b7c:	e7e4      	b.n	8004b48 <__mdiff+0x28>
 8004b7e:	f100 0814 	add.w	r8, r0, #20
 8004b82:	f8da 7010 	ldr.w	r7, [sl, #16]
 8004b86:	60c5      	str	r5, [r0, #12]
 8004b88:	f04f 0c00 	mov.w	ip, #0
 8004b8c:	f10a 0514 	add.w	r5, sl, #20
 8004b90:	f10a 0010 	add.w	r0, sl, #16
 8004b94:	46c2      	mov	sl, r8
 8004b96:	6926      	ldr	r6, [r4, #16]
 8004b98:	f104 0914 	add.w	r9, r4, #20
 8004b9c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8004ba0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004ba4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8004ba8:	f859 3b04 	ldr.w	r3, [r9], #4
 8004bac:	fa1f f18b 	uxth.w	r1, fp
 8004bb0:	4461      	add	r1, ip
 8004bb2:	fa1f fc83 	uxth.w	ip, r3
 8004bb6:	0c1b      	lsrs	r3, r3, #16
 8004bb8:	eba1 010c 	sub.w	r1, r1, ip
 8004bbc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004bc0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004bc4:	b289      	uxth	r1, r1
 8004bc6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004bca:	454e      	cmp	r6, r9
 8004bcc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004bd0:	f84a 3b04 	str.w	r3, [sl], #4
 8004bd4:	d8e6      	bhi.n	8004ba4 <__mdiff+0x84>
 8004bd6:	1b33      	subs	r3, r6, r4
 8004bd8:	3b15      	subs	r3, #21
 8004bda:	f023 0303 	bic.w	r3, r3, #3
 8004bde:	3415      	adds	r4, #21
 8004be0:	3304      	adds	r3, #4
 8004be2:	42a6      	cmp	r6, r4
 8004be4:	bf38      	it	cc
 8004be6:	2304      	movcc	r3, #4
 8004be8:	441d      	add	r5, r3
 8004bea:	4443      	add	r3, r8
 8004bec:	461e      	mov	r6, r3
 8004bee:	462c      	mov	r4, r5
 8004bf0:	4574      	cmp	r4, lr
 8004bf2:	d30e      	bcc.n	8004c12 <__mdiff+0xf2>
 8004bf4:	f10e 0103 	add.w	r1, lr, #3
 8004bf8:	1b49      	subs	r1, r1, r5
 8004bfa:	f021 0103 	bic.w	r1, r1, #3
 8004bfe:	3d03      	subs	r5, #3
 8004c00:	45ae      	cmp	lr, r5
 8004c02:	bf38      	it	cc
 8004c04:	2100      	movcc	r1, #0
 8004c06:	4419      	add	r1, r3
 8004c08:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004c0c:	b18b      	cbz	r3, 8004c32 <__mdiff+0x112>
 8004c0e:	6117      	str	r7, [r2, #16]
 8004c10:	e7a0      	b.n	8004b54 <__mdiff+0x34>
 8004c12:	f854 8b04 	ldr.w	r8, [r4], #4
 8004c16:	fa1f f188 	uxth.w	r1, r8
 8004c1a:	4461      	add	r1, ip
 8004c1c:	1408      	asrs	r0, r1, #16
 8004c1e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8004c22:	b289      	uxth	r1, r1
 8004c24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004c28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004c2c:	f846 1b04 	str.w	r1, [r6], #4
 8004c30:	e7de      	b.n	8004bf0 <__mdiff+0xd0>
 8004c32:	3f01      	subs	r7, #1
 8004c34:	e7e8      	b.n	8004c08 <__mdiff+0xe8>
 8004c36:	bf00      	nop
 8004c38:	08005dff 	.word	0x08005dff
 8004c3c:	08005e10 	.word	0x08005e10

08004c40 <__d2b>:
 8004c40:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004c44:	2101      	movs	r1, #1
 8004c46:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8004c4a:	4690      	mov	r8, r2
 8004c4c:	461d      	mov	r5, r3
 8004c4e:	f7ff fcd1 	bl	80045f4 <_Balloc>
 8004c52:	4604      	mov	r4, r0
 8004c54:	b930      	cbnz	r0, 8004c64 <__d2b+0x24>
 8004c56:	4602      	mov	r2, r0
 8004c58:	f240 310a 	movw	r1, #778	; 0x30a
 8004c5c:	4b24      	ldr	r3, [pc, #144]	; (8004cf0 <__d2b+0xb0>)
 8004c5e:	4825      	ldr	r0, [pc, #148]	; (8004cf4 <__d2b+0xb4>)
 8004c60:	f000 fa6a 	bl	8005138 <__assert_func>
 8004c64:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004c68:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8004c6c:	bb2d      	cbnz	r5, 8004cba <__d2b+0x7a>
 8004c6e:	9301      	str	r3, [sp, #4]
 8004c70:	f1b8 0300 	subs.w	r3, r8, #0
 8004c74:	d026      	beq.n	8004cc4 <__d2b+0x84>
 8004c76:	4668      	mov	r0, sp
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	f7ff fd87 	bl	800478c <__lo0bits>
 8004c7e:	9900      	ldr	r1, [sp, #0]
 8004c80:	b1f0      	cbz	r0, 8004cc0 <__d2b+0x80>
 8004c82:	9a01      	ldr	r2, [sp, #4]
 8004c84:	f1c0 0320 	rsb	r3, r0, #32
 8004c88:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8c:	430b      	orrs	r3, r1
 8004c8e:	40c2      	lsrs	r2, r0
 8004c90:	6163      	str	r3, [r4, #20]
 8004c92:	9201      	str	r2, [sp, #4]
 8004c94:	9b01      	ldr	r3, [sp, #4]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	bf14      	ite	ne
 8004c9a:	2102      	movne	r1, #2
 8004c9c:	2101      	moveq	r1, #1
 8004c9e:	61a3      	str	r3, [r4, #24]
 8004ca0:	6121      	str	r1, [r4, #16]
 8004ca2:	b1c5      	cbz	r5, 8004cd6 <__d2b+0x96>
 8004ca4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004ca8:	4405      	add	r5, r0
 8004caa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004cae:	603d      	str	r5, [r7, #0]
 8004cb0:	6030      	str	r0, [r6, #0]
 8004cb2:	4620      	mov	r0, r4
 8004cb4:	b002      	add	sp, #8
 8004cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cbe:	e7d6      	b.n	8004c6e <__d2b+0x2e>
 8004cc0:	6161      	str	r1, [r4, #20]
 8004cc2:	e7e7      	b.n	8004c94 <__d2b+0x54>
 8004cc4:	a801      	add	r0, sp, #4
 8004cc6:	f7ff fd61 	bl	800478c <__lo0bits>
 8004cca:	2101      	movs	r1, #1
 8004ccc:	9b01      	ldr	r3, [sp, #4]
 8004cce:	6121      	str	r1, [r4, #16]
 8004cd0:	6163      	str	r3, [r4, #20]
 8004cd2:	3020      	adds	r0, #32
 8004cd4:	e7e5      	b.n	8004ca2 <__d2b+0x62>
 8004cd6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8004cda:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004cde:	6038      	str	r0, [r7, #0]
 8004ce0:	6918      	ldr	r0, [r3, #16]
 8004ce2:	f7ff fd33 	bl	800474c <__hi0bits>
 8004ce6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8004cea:	6031      	str	r1, [r6, #0]
 8004cec:	e7e1      	b.n	8004cb2 <__d2b+0x72>
 8004cee:	bf00      	nop
 8004cf0:	08005dff 	.word	0x08005dff
 8004cf4:	08005e10 	.word	0x08005e10

08004cf8 <_calloc_r>:
 8004cf8:	b538      	push	{r3, r4, r5, lr}
 8004cfa:	fb02 f501 	mul.w	r5, r2, r1
 8004cfe:	4629      	mov	r1, r5
 8004d00:	f000 f854 	bl	8004dac <_malloc_r>
 8004d04:	4604      	mov	r4, r0
 8004d06:	b118      	cbz	r0, 8004d10 <_calloc_r+0x18>
 8004d08:	462a      	mov	r2, r5
 8004d0a:	2100      	movs	r1, #0
 8004d0c:	f7fe f944 	bl	8002f98 <memset>
 8004d10:	4620      	mov	r0, r4
 8004d12:	bd38      	pop	{r3, r4, r5, pc}

08004d14 <_free_r>:
 8004d14:	b538      	push	{r3, r4, r5, lr}
 8004d16:	4605      	mov	r5, r0
 8004d18:	2900      	cmp	r1, #0
 8004d1a:	d043      	beq.n	8004da4 <_free_r+0x90>
 8004d1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d20:	1f0c      	subs	r4, r1, #4
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	bfb8      	it	lt
 8004d26:	18e4      	addlt	r4, r4, r3
 8004d28:	f000 fa62 	bl	80051f0 <__malloc_lock>
 8004d2c:	4a1e      	ldr	r2, [pc, #120]	; (8004da8 <_free_r+0x94>)
 8004d2e:	6813      	ldr	r3, [r2, #0]
 8004d30:	4610      	mov	r0, r2
 8004d32:	b933      	cbnz	r3, 8004d42 <_free_r+0x2e>
 8004d34:	6063      	str	r3, [r4, #4]
 8004d36:	6014      	str	r4, [r2, #0]
 8004d38:	4628      	mov	r0, r5
 8004d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d3e:	f000 ba5d 	b.w	80051fc <__malloc_unlock>
 8004d42:	42a3      	cmp	r3, r4
 8004d44:	d90a      	bls.n	8004d5c <_free_r+0x48>
 8004d46:	6821      	ldr	r1, [r4, #0]
 8004d48:	1862      	adds	r2, r4, r1
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	bf01      	itttt	eq
 8004d4e:	681a      	ldreq	r2, [r3, #0]
 8004d50:	685b      	ldreq	r3, [r3, #4]
 8004d52:	1852      	addeq	r2, r2, r1
 8004d54:	6022      	streq	r2, [r4, #0]
 8004d56:	6063      	str	r3, [r4, #4]
 8004d58:	6004      	str	r4, [r0, #0]
 8004d5a:	e7ed      	b.n	8004d38 <_free_r+0x24>
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	b10b      	cbz	r3, 8004d66 <_free_r+0x52>
 8004d62:	42a3      	cmp	r3, r4
 8004d64:	d9fa      	bls.n	8004d5c <_free_r+0x48>
 8004d66:	6811      	ldr	r1, [r2, #0]
 8004d68:	1850      	adds	r0, r2, r1
 8004d6a:	42a0      	cmp	r0, r4
 8004d6c:	d10b      	bne.n	8004d86 <_free_r+0x72>
 8004d6e:	6820      	ldr	r0, [r4, #0]
 8004d70:	4401      	add	r1, r0
 8004d72:	1850      	adds	r0, r2, r1
 8004d74:	4283      	cmp	r3, r0
 8004d76:	6011      	str	r1, [r2, #0]
 8004d78:	d1de      	bne.n	8004d38 <_free_r+0x24>
 8004d7a:	6818      	ldr	r0, [r3, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	4401      	add	r1, r0
 8004d80:	6011      	str	r1, [r2, #0]
 8004d82:	6053      	str	r3, [r2, #4]
 8004d84:	e7d8      	b.n	8004d38 <_free_r+0x24>
 8004d86:	d902      	bls.n	8004d8e <_free_r+0x7a>
 8004d88:	230c      	movs	r3, #12
 8004d8a:	602b      	str	r3, [r5, #0]
 8004d8c:	e7d4      	b.n	8004d38 <_free_r+0x24>
 8004d8e:	6820      	ldr	r0, [r4, #0]
 8004d90:	1821      	adds	r1, r4, r0
 8004d92:	428b      	cmp	r3, r1
 8004d94:	bf01      	itttt	eq
 8004d96:	6819      	ldreq	r1, [r3, #0]
 8004d98:	685b      	ldreq	r3, [r3, #4]
 8004d9a:	1809      	addeq	r1, r1, r0
 8004d9c:	6021      	streq	r1, [r4, #0]
 8004d9e:	6063      	str	r3, [r4, #4]
 8004da0:	6054      	str	r4, [r2, #4]
 8004da2:	e7c9      	b.n	8004d38 <_free_r+0x24>
 8004da4:	bd38      	pop	{r3, r4, r5, pc}
 8004da6:	bf00      	nop
 8004da8:	200001fc 	.word	0x200001fc

08004dac <_malloc_r>:
 8004dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dae:	1ccd      	adds	r5, r1, #3
 8004db0:	f025 0503 	bic.w	r5, r5, #3
 8004db4:	3508      	adds	r5, #8
 8004db6:	2d0c      	cmp	r5, #12
 8004db8:	bf38      	it	cc
 8004dba:	250c      	movcc	r5, #12
 8004dbc:	2d00      	cmp	r5, #0
 8004dbe:	4606      	mov	r6, r0
 8004dc0:	db01      	blt.n	8004dc6 <_malloc_r+0x1a>
 8004dc2:	42a9      	cmp	r1, r5
 8004dc4:	d903      	bls.n	8004dce <_malloc_r+0x22>
 8004dc6:	230c      	movs	r3, #12
 8004dc8:	6033      	str	r3, [r6, #0]
 8004dca:	2000      	movs	r0, #0
 8004dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dce:	f000 fa0f 	bl	80051f0 <__malloc_lock>
 8004dd2:	4921      	ldr	r1, [pc, #132]	; (8004e58 <_malloc_r+0xac>)
 8004dd4:	680a      	ldr	r2, [r1, #0]
 8004dd6:	4614      	mov	r4, r2
 8004dd8:	b99c      	cbnz	r4, 8004e02 <_malloc_r+0x56>
 8004dda:	4f20      	ldr	r7, [pc, #128]	; (8004e5c <_malloc_r+0xb0>)
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	b923      	cbnz	r3, 8004dea <_malloc_r+0x3e>
 8004de0:	4621      	mov	r1, r4
 8004de2:	4630      	mov	r0, r6
 8004de4:	f000 f998 	bl	8005118 <_sbrk_r>
 8004de8:	6038      	str	r0, [r7, #0]
 8004dea:	4629      	mov	r1, r5
 8004dec:	4630      	mov	r0, r6
 8004dee:	f000 f993 	bl	8005118 <_sbrk_r>
 8004df2:	1c43      	adds	r3, r0, #1
 8004df4:	d123      	bne.n	8004e3e <_malloc_r+0x92>
 8004df6:	230c      	movs	r3, #12
 8004df8:	4630      	mov	r0, r6
 8004dfa:	6033      	str	r3, [r6, #0]
 8004dfc:	f000 f9fe 	bl	80051fc <__malloc_unlock>
 8004e00:	e7e3      	b.n	8004dca <_malloc_r+0x1e>
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	1b5b      	subs	r3, r3, r5
 8004e06:	d417      	bmi.n	8004e38 <_malloc_r+0x8c>
 8004e08:	2b0b      	cmp	r3, #11
 8004e0a:	d903      	bls.n	8004e14 <_malloc_r+0x68>
 8004e0c:	6023      	str	r3, [r4, #0]
 8004e0e:	441c      	add	r4, r3
 8004e10:	6025      	str	r5, [r4, #0]
 8004e12:	e004      	b.n	8004e1e <_malloc_r+0x72>
 8004e14:	6863      	ldr	r3, [r4, #4]
 8004e16:	42a2      	cmp	r2, r4
 8004e18:	bf0c      	ite	eq
 8004e1a:	600b      	streq	r3, [r1, #0]
 8004e1c:	6053      	strne	r3, [r2, #4]
 8004e1e:	4630      	mov	r0, r6
 8004e20:	f000 f9ec 	bl	80051fc <__malloc_unlock>
 8004e24:	f104 000b 	add.w	r0, r4, #11
 8004e28:	1d23      	adds	r3, r4, #4
 8004e2a:	f020 0007 	bic.w	r0, r0, #7
 8004e2e:	1ac2      	subs	r2, r0, r3
 8004e30:	d0cc      	beq.n	8004dcc <_malloc_r+0x20>
 8004e32:	1a1b      	subs	r3, r3, r0
 8004e34:	50a3      	str	r3, [r4, r2]
 8004e36:	e7c9      	b.n	8004dcc <_malloc_r+0x20>
 8004e38:	4622      	mov	r2, r4
 8004e3a:	6864      	ldr	r4, [r4, #4]
 8004e3c:	e7cc      	b.n	8004dd8 <_malloc_r+0x2c>
 8004e3e:	1cc4      	adds	r4, r0, #3
 8004e40:	f024 0403 	bic.w	r4, r4, #3
 8004e44:	42a0      	cmp	r0, r4
 8004e46:	d0e3      	beq.n	8004e10 <_malloc_r+0x64>
 8004e48:	1a21      	subs	r1, r4, r0
 8004e4a:	4630      	mov	r0, r6
 8004e4c:	f000 f964 	bl	8005118 <_sbrk_r>
 8004e50:	3001      	adds	r0, #1
 8004e52:	d1dd      	bne.n	8004e10 <_malloc_r+0x64>
 8004e54:	e7cf      	b.n	8004df6 <_malloc_r+0x4a>
 8004e56:	bf00      	nop
 8004e58:	200001fc 	.word	0x200001fc
 8004e5c:	20000200 	.word	0x20000200

08004e60 <__ssputs_r>:
 8004e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e64:	688e      	ldr	r6, [r1, #8]
 8004e66:	4682      	mov	sl, r0
 8004e68:	429e      	cmp	r6, r3
 8004e6a:	460c      	mov	r4, r1
 8004e6c:	4690      	mov	r8, r2
 8004e6e:	461f      	mov	r7, r3
 8004e70:	d838      	bhi.n	8004ee4 <__ssputs_r+0x84>
 8004e72:	898a      	ldrh	r2, [r1, #12]
 8004e74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004e78:	d032      	beq.n	8004ee0 <__ssputs_r+0x80>
 8004e7a:	6825      	ldr	r5, [r4, #0]
 8004e7c:	6909      	ldr	r1, [r1, #16]
 8004e7e:	3301      	adds	r3, #1
 8004e80:	eba5 0901 	sub.w	r9, r5, r1
 8004e84:	6965      	ldr	r5, [r4, #20]
 8004e86:	444b      	add	r3, r9
 8004e88:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e8c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004e90:	106d      	asrs	r5, r5, #1
 8004e92:	429d      	cmp	r5, r3
 8004e94:	bf38      	it	cc
 8004e96:	461d      	movcc	r5, r3
 8004e98:	0553      	lsls	r3, r2, #21
 8004e9a:	d531      	bpl.n	8004f00 <__ssputs_r+0xa0>
 8004e9c:	4629      	mov	r1, r5
 8004e9e:	f7ff ff85 	bl	8004dac <_malloc_r>
 8004ea2:	4606      	mov	r6, r0
 8004ea4:	b950      	cbnz	r0, 8004ebc <__ssputs_r+0x5c>
 8004ea6:	230c      	movs	r3, #12
 8004ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8004eac:	f8ca 3000 	str.w	r3, [sl]
 8004eb0:	89a3      	ldrh	r3, [r4, #12]
 8004eb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004eb6:	81a3      	strh	r3, [r4, #12]
 8004eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ebc:	464a      	mov	r2, r9
 8004ebe:	6921      	ldr	r1, [r4, #16]
 8004ec0:	f7ff fb8a 	bl	80045d8 <memcpy>
 8004ec4:	89a3      	ldrh	r3, [r4, #12]
 8004ec6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004eca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ece:	81a3      	strh	r3, [r4, #12]
 8004ed0:	6126      	str	r6, [r4, #16]
 8004ed2:	444e      	add	r6, r9
 8004ed4:	6026      	str	r6, [r4, #0]
 8004ed6:	463e      	mov	r6, r7
 8004ed8:	6165      	str	r5, [r4, #20]
 8004eda:	eba5 0509 	sub.w	r5, r5, r9
 8004ede:	60a5      	str	r5, [r4, #8]
 8004ee0:	42be      	cmp	r6, r7
 8004ee2:	d900      	bls.n	8004ee6 <__ssputs_r+0x86>
 8004ee4:	463e      	mov	r6, r7
 8004ee6:	4632      	mov	r2, r6
 8004ee8:	4641      	mov	r1, r8
 8004eea:	6820      	ldr	r0, [r4, #0]
 8004eec:	f000 f966 	bl	80051bc <memmove>
 8004ef0:	68a3      	ldr	r3, [r4, #8]
 8004ef2:	6822      	ldr	r2, [r4, #0]
 8004ef4:	1b9b      	subs	r3, r3, r6
 8004ef6:	4432      	add	r2, r6
 8004ef8:	2000      	movs	r0, #0
 8004efa:	60a3      	str	r3, [r4, #8]
 8004efc:	6022      	str	r2, [r4, #0]
 8004efe:	e7db      	b.n	8004eb8 <__ssputs_r+0x58>
 8004f00:	462a      	mov	r2, r5
 8004f02:	f000 f981 	bl	8005208 <_realloc_r>
 8004f06:	4606      	mov	r6, r0
 8004f08:	2800      	cmp	r0, #0
 8004f0a:	d1e1      	bne.n	8004ed0 <__ssputs_r+0x70>
 8004f0c:	4650      	mov	r0, sl
 8004f0e:	6921      	ldr	r1, [r4, #16]
 8004f10:	f7ff ff00 	bl	8004d14 <_free_r>
 8004f14:	e7c7      	b.n	8004ea6 <__ssputs_r+0x46>
	...

08004f18 <_svfiprintf_r>:
 8004f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f1c:	4698      	mov	r8, r3
 8004f1e:	898b      	ldrh	r3, [r1, #12]
 8004f20:	4607      	mov	r7, r0
 8004f22:	061b      	lsls	r3, r3, #24
 8004f24:	460d      	mov	r5, r1
 8004f26:	4614      	mov	r4, r2
 8004f28:	b09d      	sub	sp, #116	; 0x74
 8004f2a:	d50e      	bpl.n	8004f4a <_svfiprintf_r+0x32>
 8004f2c:	690b      	ldr	r3, [r1, #16]
 8004f2e:	b963      	cbnz	r3, 8004f4a <_svfiprintf_r+0x32>
 8004f30:	2140      	movs	r1, #64	; 0x40
 8004f32:	f7ff ff3b 	bl	8004dac <_malloc_r>
 8004f36:	6028      	str	r0, [r5, #0]
 8004f38:	6128      	str	r0, [r5, #16]
 8004f3a:	b920      	cbnz	r0, 8004f46 <_svfiprintf_r+0x2e>
 8004f3c:	230c      	movs	r3, #12
 8004f3e:	603b      	str	r3, [r7, #0]
 8004f40:	f04f 30ff 	mov.w	r0, #4294967295
 8004f44:	e0d1      	b.n	80050ea <_svfiprintf_r+0x1d2>
 8004f46:	2340      	movs	r3, #64	; 0x40
 8004f48:	616b      	str	r3, [r5, #20]
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	9309      	str	r3, [sp, #36]	; 0x24
 8004f4e:	2320      	movs	r3, #32
 8004f50:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f54:	2330      	movs	r3, #48	; 0x30
 8004f56:	f04f 0901 	mov.w	r9, #1
 8004f5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f5e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005104 <_svfiprintf_r+0x1ec>
 8004f62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f66:	4623      	mov	r3, r4
 8004f68:	469a      	mov	sl, r3
 8004f6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f6e:	b10a      	cbz	r2, 8004f74 <_svfiprintf_r+0x5c>
 8004f70:	2a25      	cmp	r2, #37	; 0x25
 8004f72:	d1f9      	bne.n	8004f68 <_svfiprintf_r+0x50>
 8004f74:	ebba 0b04 	subs.w	fp, sl, r4
 8004f78:	d00b      	beq.n	8004f92 <_svfiprintf_r+0x7a>
 8004f7a:	465b      	mov	r3, fp
 8004f7c:	4622      	mov	r2, r4
 8004f7e:	4629      	mov	r1, r5
 8004f80:	4638      	mov	r0, r7
 8004f82:	f7ff ff6d 	bl	8004e60 <__ssputs_r>
 8004f86:	3001      	adds	r0, #1
 8004f88:	f000 80aa 	beq.w	80050e0 <_svfiprintf_r+0x1c8>
 8004f8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f8e:	445a      	add	r2, fp
 8004f90:	9209      	str	r2, [sp, #36]	; 0x24
 8004f92:	f89a 3000 	ldrb.w	r3, [sl]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	f000 80a2 	beq.w	80050e0 <_svfiprintf_r+0x1c8>
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8004fa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fa6:	f10a 0a01 	add.w	sl, sl, #1
 8004faa:	9304      	str	r3, [sp, #16]
 8004fac:	9307      	str	r3, [sp, #28]
 8004fae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004fb2:	931a      	str	r3, [sp, #104]	; 0x68
 8004fb4:	4654      	mov	r4, sl
 8004fb6:	2205      	movs	r2, #5
 8004fb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fbc:	4851      	ldr	r0, [pc, #324]	; (8005104 <_svfiprintf_r+0x1ec>)
 8004fbe:	f7ff fafd 	bl	80045bc <memchr>
 8004fc2:	9a04      	ldr	r2, [sp, #16]
 8004fc4:	b9d8      	cbnz	r0, 8004ffe <_svfiprintf_r+0xe6>
 8004fc6:	06d0      	lsls	r0, r2, #27
 8004fc8:	bf44      	itt	mi
 8004fca:	2320      	movmi	r3, #32
 8004fcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004fd0:	0711      	lsls	r1, r2, #28
 8004fd2:	bf44      	itt	mi
 8004fd4:	232b      	movmi	r3, #43	; 0x2b
 8004fd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004fda:	f89a 3000 	ldrb.w	r3, [sl]
 8004fde:	2b2a      	cmp	r3, #42	; 0x2a
 8004fe0:	d015      	beq.n	800500e <_svfiprintf_r+0xf6>
 8004fe2:	4654      	mov	r4, sl
 8004fe4:	2000      	movs	r0, #0
 8004fe6:	f04f 0c0a 	mov.w	ip, #10
 8004fea:	9a07      	ldr	r2, [sp, #28]
 8004fec:	4621      	mov	r1, r4
 8004fee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ff2:	3b30      	subs	r3, #48	; 0x30
 8004ff4:	2b09      	cmp	r3, #9
 8004ff6:	d94e      	bls.n	8005096 <_svfiprintf_r+0x17e>
 8004ff8:	b1b0      	cbz	r0, 8005028 <_svfiprintf_r+0x110>
 8004ffa:	9207      	str	r2, [sp, #28]
 8004ffc:	e014      	b.n	8005028 <_svfiprintf_r+0x110>
 8004ffe:	eba0 0308 	sub.w	r3, r0, r8
 8005002:	fa09 f303 	lsl.w	r3, r9, r3
 8005006:	4313      	orrs	r3, r2
 8005008:	46a2      	mov	sl, r4
 800500a:	9304      	str	r3, [sp, #16]
 800500c:	e7d2      	b.n	8004fb4 <_svfiprintf_r+0x9c>
 800500e:	9b03      	ldr	r3, [sp, #12]
 8005010:	1d19      	adds	r1, r3, #4
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	9103      	str	r1, [sp, #12]
 8005016:	2b00      	cmp	r3, #0
 8005018:	bfbb      	ittet	lt
 800501a:	425b      	neglt	r3, r3
 800501c:	f042 0202 	orrlt.w	r2, r2, #2
 8005020:	9307      	strge	r3, [sp, #28]
 8005022:	9307      	strlt	r3, [sp, #28]
 8005024:	bfb8      	it	lt
 8005026:	9204      	strlt	r2, [sp, #16]
 8005028:	7823      	ldrb	r3, [r4, #0]
 800502a:	2b2e      	cmp	r3, #46	; 0x2e
 800502c:	d10c      	bne.n	8005048 <_svfiprintf_r+0x130>
 800502e:	7863      	ldrb	r3, [r4, #1]
 8005030:	2b2a      	cmp	r3, #42	; 0x2a
 8005032:	d135      	bne.n	80050a0 <_svfiprintf_r+0x188>
 8005034:	9b03      	ldr	r3, [sp, #12]
 8005036:	3402      	adds	r4, #2
 8005038:	1d1a      	adds	r2, r3, #4
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	9203      	str	r2, [sp, #12]
 800503e:	2b00      	cmp	r3, #0
 8005040:	bfb8      	it	lt
 8005042:	f04f 33ff 	movlt.w	r3, #4294967295
 8005046:	9305      	str	r3, [sp, #20]
 8005048:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005114 <_svfiprintf_r+0x1fc>
 800504c:	2203      	movs	r2, #3
 800504e:	4650      	mov	r0, sl
 8005050:	7821      	ldrb	r1, [r4, #0]
 8005052:	f7ff fab3 	bl	80045bc <memchr>
 8005056:	b140      	cbz	r0, 800506a <_svfiprintf_r+0x152>
 8005058:	2340      	movs	r3, #64	; 0x40
 800505a:	eba0 000a 	sub.w	r0, r0, sl
 800505e:	fa03 f000 	lsl.w	r0, r3, r0
 8005062:	9b04      	ldr	r3, [sp, #16]
 8005064:	3401      	adds	r4, #1
 8005066:	4303      	orrs	r3, r0
 8005068:	9304      	str	r3, [sp, #16]
 800506a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800506e:	2206      	movs	r2, #6
 8005070:	4825      	ldr	r0, [pc, #148]	; (8005108 <_svfiprintf_r+0x1f0>)
 8005072:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005076:	f7ff faa1 	bl	80045bc <memchr>
 800507a:	2800      	cmp	r0, #0
 800507c:	d038      	beq.n	80050f0 <_svfiprintf_r+0x1d8>
 800507e:	4b23      	ldr	r3, [pc, #140]	; (800510c <_svfiprintf_r+0x1f4>)
 8005080:	bb1b      	cbnz	r3, 80050ca <_svfiprintf_r+0x1b2>
 8005082:	9b03      	ldr	r3, [sp, #12]
 8005084:	3307      	adds	r3, #7
 8005086:	f023 0307 	bic.w	r3, r3, #7
 800508a:	3308      	adds	r3, #8
 800508c:	9303      	str	r3, [sp, #12]
 800508e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005090:	4433      	add	r3, r6
 8005092:	9309      	str	r3, [sp, #36]	; 0x24
 8005094:	e767      	b.n	8004f66 <_svfiprintf_r+0x4e>
 8005096:	460c      	mov	r4, r1
 8005098:	2001      	movs	r0, #1
 800509a:	fb0c 3202 	mla	r2, ip, r2, r3
 800509e:	e7a5      	b.n	8004fec <_svfiprintf_r+0xd4>
 80050a0:	2300      	movs	r3, #0
 80050a2:	f04f 0c0a 	mov.w	ip, #10
 80050a6:	4619      	mov	r1, r3
 80050a8:	3401      	adds	r4, #1
 80050aa:	9305      	str	r3, [sp, #20]
 80050ac:	4620      	mov	r0, r4
 80050ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050b2:	3a30      	subs	r2, #48	; 0x30
 80050b4:	2a09      	cmp	r2, #9
 80050b6:	d903      	bls.n	80050c0 <_svfiprintf_r+0x1a8>
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d0c5      	beq.n	8005048 <_svfiprintf_r+0x130>
 80050bc:	9105      	str	r1, [sp, #20]
 80050be:	e7c3      	b.n	8005048 <_svfiprintf_r+0x130>
 80050c0:	4604      	mov	r4, r0
 80050c2:	2301      	movs	r3, #1
 80050c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80050c8:	e7f0      	b.n	80050ac <_svfiprintf_r+0x194>
 80050ca:	ab03      	add	r3, sp, #12
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	462a      	mov	r2, r5
 80050d0:	4638      	mov	r0, r7
 80050d2:	4b0f      	ldr	r3, [pc, #60]	; (8005110 <_svfiprintf_r+0x1f8>)
 80050d4:	a904      	add	r1, sp, #16
 80050d6:	f7fe f805 	bl	80030e4 <_printf_float>
 80050da:	1c42      	adds	r2, r0, #1
 80050dc:	4606      	mov	r6, r0
 80050de:	d1d6      	bne.n	800508e <_svfiprintf_r+0x176>
 80050e0:	89ab      	ldrh	r3, [r5, #12]
 80050e2:	065b      	lsls	r3, r3, #25
 80050e4:	f53f af2c 	bmi.w	8004f40 <_svfiprintf_r+0x28>
 80050e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80050ea:	b01d      	add	sp, #116	; 0x74
 80050ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050f0:	ab03      	add	r3, sp, #12
 80050f2:	9300      	str	r3, [sp, #0]
 80050f4:	462a      	mov	r2, r5
 80050f6:	4638      	mov	r0, r7
 80050f8:	4b05      	ldr	r3, [pc, #20]	; (8005110 <_svfiprintf_r+0x1f8>)
 80050fa:	a904      	add	r1, sp, #16
 80050fc:	f7fe fa8e 	bl	800361c <_printf_i>
 8005100:	e7eb      	b.n	80050da <_svfiprintf_r+0x1c2>
 8005102:	bf00      	nop
 8005104:	08005f6c 	.word	0x08005f6c
 8005108:	08005f76 	.word	0x08005f76
 800510c:	080030e5 	.word	0x080030e5
 8005110:	08004e61 	.word	0x08004e61
 8005114:	08005f72 	.word	0x08005f72

08005118 <_sbrk_r>:
 8005118:	b538      	push	{r3, r4, r5, lr}
 800511a:	2300      	movs	r3, #0
 800511c:	4d05      	ldr	r5, [pc, #20]	; (8005134 <_sbrk_r+0x1c>)
 800511e:	4604      	mov	r4, r0
 8005120:	4608      	mov	r0, r1
 8005122:	602b      	str	r3, [r5, #0]
 8005124:	f7fc f802 	bl	800112c <_sbrk>
 8005128:	1c43      	adds	r3, r0, #1
 800512a:	d102      	bne.n	8005132 <_sbrk_r+0x1a>
 800512c:	682b      	ldr	r3, [r5, #0]
 800512e:	b103      	cbz	r3, 8005132 <_sbrk_r+0x1a>
 8005130:	6023      	str	r3, [r4, #0]
 8005132:	bd38      	pop	{r3, r4, r5, pc}
 8005134:	2000027c 	.word	0x2000027c

08005138 <__assert_func>:
 8005138:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800513a:	4614      	mov	r4, r2
 800513c:	461a      	mov	r2, r3
 800513e:	4b09      	ldr	r3, [pc, #36]	; (8005164 <__assert_func+0x2c>)
 8005140:	4605      	mov	r5, r0
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68d8      	ldr	r0, [r3, #12]
 8005146:	b14c      	cbz	r4, 800515c <__assert_func+0x24>
 8005148:	4b07      	ldr	r3, [pc, #28]	; (8005168 <__assert_func+0x30>)
 800514a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800514e:	9100      	str	r1, [sp, #0]
 8005150:	462b      	mov	r3, r5
 8005152:	4906      	ldr	r1, [pc, #24]	; (800516c <__assert_func+0x34>)
 8005154:	f000 f80e 	bl	8005174 <fiprintf>
 8005158:	f000 faa2 	bl	80056a0 <abort>
 800515c:	4b04      	ldr	r3, [pc, #16]	; (8005170 <__assert_func+0x38>)
 800515e:	461c      	mov	r4, r3
 8005160:	e7f3      	b.n	800514a <__assert_func+0x12>
 8005162:	bf00      	nop
 8005164:	2000000c 	.word	0x2000000c
 8005168:	08005f7d 	.word	0x08005f7d
 800516c:	08005f8a 	.word	0x08005f8a
 8005170:	08005fb8 	.word	0x08005fb8

08005174 <fiprintf>:
 8005174:	b40e      	push	{r1, r2, r3}
 8005176:	b503      	push	{r0, r1, lr}
 8005178:	4601      	mov	r1, r0
 800517a:	ab03      	add	r3, sp, #12
 800517c:	4805      	ldr	r0, [pc, #20]	; (8005194 <fiprintf+0x20>)
 800517e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005182:	6800      	ldr	r0, [r0, #0]
 8005184:	9301      	str	r3, [sp, #4]
 8005186:	f000 f88d 	bl	80052a4 <_vfiprintf_r>
 800518a:	b002      	add	sp, #8
 800518c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005190:	b003      	add	sp, #12
 8005192:	4770      	bx	lr
 8005194:	2000000c 	.word	0x2000000c

08005198 <__ascii_mbtowc>:
 8005198:	b082      	sub	sp, #8
 800519a:	b901      	cbnz	r1, 800519e <__ascii_mbtowc+0x6>
 800519c:	a901      	add	r1, sp, #4
 800519e:	b142      	cbz	r2, 80051b2 <__ascii_mbtowc+0x1a>
 80051a0:	b14b      	cbz	r3, 80051b6 <__ascii_mbtowc+0x1e>
 80051a2:	7813      	ldrb	r3, [r2, #0]
 80051a4:	600b      	str	r3, [r1, #0]
 80051a6:	7812      	ldrb	r2, [r2, #0]
 80051a8:	1e10      	subs	r0, r2, #0
 80051aa:	bf18      	it	ne
 80051ac:	2001      	movne	r0, #1
 80051ae:	b002      	add	sp, #8
 80051b0:	4770      	bx	lr
 80051b2:	4610      	mov	r0, r2
 80051b4:	e7fb      	b.n	80051ae <__ascii_mbtowc+0x16>
 80051b6:	f06f 0001 	mvn.w	r0, #1
 80051ba:	e7f8      	b.n	80051ae <__ascii_mbtowc+0x16>

080051bc <memmove>:
 80051bc:	4288      	cmp	r0, r1
 80051be:	b510      	push	{r4, lr}
 80051c0:	eb01 0402 	add.w	r4, r1, r2
 80051c4:	d902      	bls.n	80051cc <memmove+0x10>
 80051c6:	4284      	cmp	r4, r0
 80051c8:	4623      	mov	r3, r4
 80051ca:	d807      	bhi.n	80051dc <memmove+0x20>
 80051cc:	1e43      	subs	r3, r0, #1
 80051ce:	42a1      	cmp	r1, r4
 80051d0:	d008      	beq.n	80051e4 <memmove+0x28>
 80051d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80051d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80051da:	e7f8      	b.n	80051ce <memmove+0x12>
 80051dc:	4601      	mov	r1, r0
 80051de:	4402      	add	r2, r0
 80051e0:	428a      	cmp	r2, r1
 80051e2:	d100      	bne.n	80051e6 <memmove+0x2a>
 80051e4:	bd10      	pop	{r4, pc}
 80051e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80051ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80051ee:	e7f7      	b.n	80051e0 <memmove+0x24>

080051f0 <__malloc_lock>:
 80051f0:	4801      	ldr	r0, [pc, #4]	; (80051f8 <__malloc_lock+0x8>)
 80051f2:	f000 bc15 	b.w	8005a20 <__retarget_lock_acquire_recursive>
 80051f6:	bf00      	nop
 80051f8:	20000284 	.word	0x20000284

080051fc <__malloc_unlock>:
 80051fc:	4801      	ldr	r0, [pc, #4]	; (8005204 <__malloc_unlock+0x8>)
 80051fe:	f000 bc10 	b.w	8005a22 <__retarget_lock_release_recursive>
 8005202:	bf00      	nop
 8005204:	20000284 	.word	0x20000284

08005208 <_realloc_r>:
 8005208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800520a:	4607      	mov	r7, r0
 800520c:	4614      	mov	r4, r2
 800520e:	460e      	mov	r6, r1
 8005210:	b921      	cbnz	r1, 800521c <_realloc_r+0x14>
 8005212:	4611      	mov	r1, r2
 8005214:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005218:	f7ff bdc8 	b.w	8004dac <_malloc_r>
 800521c:	b922      	cbnz	r2, 8005228 <_realloc_r+0x20>
 800521e:	f7ff fd79 	bl	8004d14 <_free_r>
 8005222:	4625      	mov	r5, r4
 8005224:	4628      	mov	r0, r5
 8005226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005228:	f000 fc60 	bl	8005aec <_malloc_usable_size_r>
 800522c:	42a0      	cmp	r0, r4
 800522e:	d20f      	bcs.n	8005250 <_realloc_r+0x48>
 8005230:	4621      	mov	r1, r4
 8005232:	4638      	mov	r0, r7
 8005234:	f7ff fdba 	bl	8004dac <_malloc_r>
 8005238:	4605      	mov	r5, r0
 800523a:	2800      	cmp	r0, #0
 800523c:	d0f2      	beq.n	8005224 <_realloc_r+0x1c>
 800523e:	4631      	mov	r1, r6
 8005240:	4622      	mov	r2, r4
 8005242:	f7ff f9c9 	bl	80045d8 <memcpy>
 8005246:	4631      	mov	r1, r6
 8005248:	4638      	mov	r0, r7
 800524a:	f7ff fd63 	bl	8004d14 <_free_r>
 800524e:	e7e9      	b.n	8005224 <_realloc_r+0x1c>
 8005250:	4635      	mov	r5, r6
 8005252:	e7e7      	b.n	8005224 <_realloc_r+0x1c>

08005254 <__sfputc_r>:
 8005254:	6893      	ldr	r3, [r2, #8]
 8005256:	b410      	push	{r4}
 8005258:	3b01      	subs	r3, #1
 800525a:	2b00      	cmp	r3, #0
 800525c:	6093      	str	r3, [r2, #8]
 800525e:	da07      	bge.n	8005270 <__sfputc_r+0x1c>
 8005260:	6994      	ldr	r4, [r2, #24]
 8005262:	42a3      	cmp	r3, r4
 8005264:	db01      	blt.n	800526a <__sfputc_r+0x16>
 8005266:	290a      	cmp	r1, #10
 8005268:	d102      	bne.n	8005270 <__sfputc_r+0x1c>
 800526a:	bc10      	pop	{r4}
 800526c:	f000 b94a 	b.w	8005504 <__swbuf_r>
 8005270:	6813      	ldr	r3, [r2, #0]
 8005272:	1c58      	adds	r0, r3, #1
 8005274:	6010      	str	r0, [r2, #0]
 8005276:	7019      	strb	r1, [r3, #0]
 8005278:	4608      	mov	r0, r1
 800527a:	bc10      	pop	{r4}
 800527c:	4770      	bx	lr

0800527e <__sfputs_r>:
 800527e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005280:	4606      	mov	r6, r0
 8005282:	460f      	mov	r7, r1
 8005284:	4614      	mov	r4, r2
 8005286:	18d5      	adds	r5, r2, r3
 8005288:	42ac      	cmp	r4, r5
 800528a:	d101      	bne.n	8005290 <__sfputs_r+0x12>
 800528c:	2000      	movs	r0, #0
 800528e:	e007      	b.n	80052a0 <__sfputs_r+0x22>
 8005290:	463a      	mov	r2, r7
 8005292:	4630      	mov	r0, r6
 8005294:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005298:	f7ff ffdc 	bl	8005254 <__sfputc_r>
 800529c:	1c43      	adds	r3, r0, #1
 800529e:	d1f3      	bne.n	8005288 <__sfputs_r+0xa>
 80052a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080052a4 <_vfiprintf_r>:
 80052a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a8:	460d      	mov	r5, r1
 80052aa:	4614      	mov	r4, r2
 80052ac:	4698      	mov	r8, r3
 80052ae:	4606      	mov	r6, r0
 80052b0:	b09d      	sub	sp, #116	; 0x74
 80052b2:	b118      	cbz	r0, 80052bc <_vfiprintf_r+0x18>
 80052b4:	6983      	ldr	r3, [r0, #24]
 80052b6:	b90b      	cbnz	r3, 80052bc <_vfiprintf_r+0x18>
 80052b8:	f000 fb14 	bl	80058e4 <__sinit>
 80052bc:	4b89      	ldr	r3, [pc, #548]	; (80054e4 <_vfiprintf_r+0x240>)
 80052be:	429d      	cmp	r5, r3
 80052c0:	d11b      	bne.n	80052fa <_vfiprintf_r+0x56>
 80052c2:	6875      	ldr	r5, [r6, #4]
 80052c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80052c6:	07d9      	lsls	r1, r3, #31
 80052c8:	d405      	bmi.n	80052d6 <_vfiprintf_r+0x32>
 80052ca:	89ab      	ldrh	r3, [r5, #12]
 80052cc:	059a      	lsls	r2, r3, #22
 80052ce:	d402      	bmi.n	80052d6 <_vfiprintf_r+0x32>
 80052d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80052d2:	f000 fba5 	bl	8005a20 <__retarget_lock_acquire_recursive>
 80052d6:	89ab      	ldrh	r3, [r5, #12]
 80052d8:	071b      	lsls	r3, r3, #28
 80052da:	d501      	bpl.n	80052e0 <_vfiprintf_r+0x3c>
 80052dc:	692b      	ldr	r3, [r5, #16]
 80052de:	b9eb      	cbnz	r3, 800531c <_vfiprintf_r+0x78>
 80052e0:	4629      	mov	r1, r5
 80052e2:	4630      	mov	r0, r6
 80052e4:	f000 f96e 	bl	80055c4 <__swsetup_r>
 80052e8:	b1c0      	cbz	r0, 800531c <_vfiprintf_r+0x78>
 80052ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80052ec:	07dc      	lsls	r4, r3, #31
 80052ee:	d50e      	bpl.n	800530e <_vfiprintf_r+0x6a>
 80052f0:	f04f 30ff 	mov.w	r0, #4294967295
 80052f4:	b01d      	add	sp, #116	; 0x74
 80052f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052fa:	4b7b      	ldr	r3, [pc, #492]	; (80054e8 <_vfiprintf_r+0x244>)
 80052fc:	429d      	cmp	r5, r3
 80052fe:	d101      	bne.n	8005304 <_vfiprintf_r+0x60>
 8005300:	68b5      	ldr	r5, [r6, #8]
 8005302:	e7df      	b.n	80052c4 <_vfiprintf_r+0x20>
 8005304:	4b79      	ldr	r3, [pc, #484]	; (80054ec <_vfiprintf_r+0x248>)
 8005306:	429d      	cmp	r5, r3
 8005308:	bf08      	it	eq
 800530a:	68f5      	ldreq	r5, [r6, #12]
 800530c:	e7da      	b.n	80052c4 <_vfiprintf_r+0x20>
 800530e:	89ab      	ldrh	r3, [r5, #12]
 8005310:	0598      	lsls	r0, r3, #22
 8005312:	d4ed      	bmi.n	80052f0 <_vfiprintf_r+0x4c>
 8005314:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005316:	f000 fb84 	bl	8005a22 <__retarget_lock_release_recursive>
 800531a:	e7e9      	b.n	80052f0 <_vfiprintf_r+0x4c>
 800531c:	2300      	movs	r3, #0
 800531e:	9309      	str	r3, [sp, #36]	; 0x24
 8005320:	2320      	movs	r3, #32
 8005322:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005326:	2330      	movs	r3, #48	; 0x30
 8005328:	f04f 0901 	mov.w	r9, #1
 800532c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005330:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80054f0 <_vfiprintf_r+0x24c>
 8005334:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005338:	4623      	mov	r3, r4
 800533a:	469a      	mov	sl, r3
 800533c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005340:	b10a      	cbz	r2, 8005346 <_vfiprintf_r+0xa2>
 8005342:	2a25      	cmp	r2, #37	; 0x25
 8005344:	d1f9      	bne.n	800533a <_vfiprintf_r+0x96>
 8005346:	ebba 0b04 	subs.w	fp, sl, r4
 800534a:	d00b      	beq.n	8005364 <_vfiprintf_r+0xc0>
 800534c:	465b      	mov	r3, fp
 800534e:	4622      	mov	r2, r4
 8005350:	4629      	mov	r1, r5
 8005352:	4630      	mov	r0, r6
 8005354:	f7ff ff93 	bl	800527e <__sfputs_r>
 8005358:	3001      	adds	r0, #1
 800535a:	f000 80aa 	beq.w	80054b2 <_vfiprintf_r+0x20e>
 800535e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005360:	445a      	add	r2, fp
 8005362:	9209      	str	r2, [sp, #36]	; 0x24
 8005364:	f89a 3000 	ldrb.w	r3, [sl]
 8005368:	2b00      	cmp	r3, #0
 800536a:	f000 80a2 	beq.w	80054b2 <_vfiprintf_r+0x20e>
 800536e:	2300      	movs	r3, #0
 8005370:	f04f 32ff 	mov.w	r2, #4294967295
 8005374:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005378:	f10a 0a01 	add.w	sl, sl, #1
 800537c:	9304      	str	r3, [sp, #16]
 800537e:	9307      	str	r3, [sp, #28]
 8005380:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005384:	931a      	str	r3, [sp, #104]	; 0x68
 8005386:	4654      	mov	r4, sl
 8005388:	2205      	movs	r2, #5
 800538a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800538e:	4858      	ldr	r0, [pc, #352]	; (80054f0 <_vfiprintf_r+0x24c>)
 8005390:	f7ff f914 	bl	80045bc <memchr>
 8005394:	9a04      	ldr	r2, [sp, #16]
 8005396:	b9d8      	cbnz	r0, 80053d0 <_vfiprintf_r+0x12c>
 8005398:	06d1      	lsls	r1, r2, #27
 800539a:	bf44      	itt	mi
 800539c:	2320      	movmi	r3, #32
 800539e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053a2:	0713      	lsls	r3, r2, #28
 80053a4:	bf44      	itt	mi
 80053a6:	232b      	movmi	r3, #43	; 0x2b
 80053a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053ac:	f89a 3000 	ldrb.w	r3, [sl]
 80053b0:	2b2a      	cmp	r3, #42	; 0x2a
 80053b2:	d015      	beq.n	80053e0 <_vfiprintf_r+0x13c>
 80053b4:	4654      	mov	r4, sl
 80053b6:	2000      	movs	r0, #0
 80053b8:	f04f 0c0a 	mov.w	ip, #10
 80053bc:	9a07      	ldr	r2, [sp, #28]
 80053be:	4621      	mov	r1, r4
 80053c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053c4:	3b30      	subs	r3, #48	; 0x30
 80053c6:	2b09      	cmp	r3, #9
 80053c8:	d94e      	bls.n	8005468 <_vfiprintf_r+0x1c4>
 80053ca:	b1b0      	cbz	r0, 80053fa <_vfiprintf_r+0x156>
 80053cc:	9207      	str	r2, [sp, #28]
 80053ce:	e014      	b.n	80053fa <_vfiprintf_r+0x156>
 80053d0:	eba0 0308 	sub.w	r3, r0, r8
 80053d4:	fa09 f303 	lsl.w	r3, r9, r3
 80053d8:	4313      	orrs	r3, r2
 80053da:	46a2      	mov	sl, r4
 80053dc:	9304      	str	r3, [sp, #16]
 80053de:	e7d2      	b.n	8005386 <_vfiprintf_r+0xe2>
 80053e0:	9b03      	ldr	r3, [sp, #12]
 80053e2:	1d19      	adds	r1, r3, #4
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	9103      	str	r1, [sp, #12]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	bfbb      	ittet	lt
 80053ec:	425b      	neglt	r3, r3
 80053ee:	f042 0202 	orrlt.w	r2, r2, #2
 80053f2:	9307      	strge	r3, [sp, #28]
 80053f4:	9307      	strlt	r3, [sp, #28]
 80053f6:	bfb8      	it	lt
 80053f8:	9204      	strlt	r2, [sp, #16]
 80053fa:	7823      	ldrb	r3, [r4, #0]
 80053fc:	2b2e      	cmp	r3, #46	; 0x2e
 80053fe:	d10c      	bne.n	800541a <_vfiprintf_r+0x176>
 8005400:	7863      	ldrb	r3, [r4, #1]
 8005402:	2b2a      	cmp	r3, #42	; 0x2a
 8005404:	d135      	bne.n	8005472 <_vfiprintf_r+0x1ce>
 8005406:	9b03      	ldr	r3, [sp, #12]
 8005408:	3402      	adds	r4, #2
 800540a:	1d1a      	adds	r2, r3, #4
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	9203      	str	r2, [sp, #12]
 8005410:	2b00      	cmp	r3, #0
 8005412:	bfb8      	it	lt
 8005414:	f04f 33ff 	movlt.w	r3, #4294967295
 8005418:	9305      	str	r3, [sp, #20]
 800541a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005500 <_vfiprintf_r+0x25c>
 800541e:	2203      	movs	r2, #3
 8005420:	4650      	mov	r0, sl
 8005422:	7821      	ldrb	r1, [r4, #0]
 8005424:	f7ff f8ca 	bl	80045bc <memchr>
 8005428:	b140      	cbz	r0, 800543c <_vfiprintf_r+0x198>
 800542a:	2340      	movs	r3, #64	; 0x40
 800542c:	eba0 000a 	sub.w	r0, r0, sl
 8005430:	fa03 f000 	lsl.w	r0, r3, r0
 8005434:	9b04      	ldr	r3, [sp, #16]
 8005436:	3401      	adds	r4, #1
 8005438:	4303      	orrs	r3, r0
 800543a:	9304      	str	r3, [sp, #16]
 800543c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005440:	2206      	movs	r2, #6
 8005442:	482c      	ldr	r0, [pc, #176]	; (80054f4 <_vfiprintf_r+0x250>)
 8005444:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005448:	f7ff f8b8 	bl	80045bc <memchr>
 800544c:	2800      	cmp	r0, #0
 800544e:	d03f      	beq.n	80054d0 <_vfiprintf_r+0x22c>
 8005450:	4b29      	ldr	r3, [pc, #164]	; (80054f8 <_vfiprintf_r+0x254>)
 8005452:	bb1b      	cbnz	r3, 800549c <_vfiprintf_r+0x1f8>
 8005454:	9b03      	ldr	r3, [sp, #12]
 8005456:	3307      	adds	r3, #7
 8005458:	f023 0307 	bic.w	r3, r3, #7
 800545c:	3308      	adds	r3, #8
 800545e:	9303      	str	r3, [sp, #12]
 8005460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005462:	443b      	add	r3, r7
 8005464:	9309      	str	r3, [sp, #36]	; 0x24
 8005466:	e767      	b.n	8005338 <_vfiprintf_r+0x94>
 8005468:	460c      	mov	r4, r1
 800546a:	2001      	movs	r0, #1
 800546c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005470:	e7a5      	b.n	80053be <_vfiprintf_r+0x11a>
 8005472:	2300      	movs	r3, #0
 8005474:	f04f 0c0a 	mov.w	ip, #10
 8005478:	4619      	mov	r1, r3
 800547a:	3401      	adds	r4, #1
 800547c:	9305      	str	r3, [sp, #20]
 800547e:	4620      	mov	r0, r4
 8005480:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005484:	3a30      	subs	r2, #48	; 0x30
 8005486:	2a09      	cmp	r2, #9
 8005488:	d903      	bls.n	8005492 <_vfiprintf_r+0x1ee>
 800548a:	2b00      	cmp	r3, #0
 800548c:	d0c5      	beq.n	800541a <_vfiprintf_r+0x176>
 800548e:	9105      	str	r1, [sp, #20]
 8005490:	e7c3      	b.n	800541a <_vfiprintf_r+0x176>
 8005492:	4604      	mov	r4, r0
 8005494:	2301      	movs	r3, #1
 8005496:	fb0c 2101 	mla	r1, ip, r1, r2
 800549a:	e7f0      	b.n	800547e <_vfiprintf_r+0x1da>
 800549c:	ab03      	add	r3, sp, #12
 800549e:	9300      	str	r3, [sp, #0]
 80054a0:	462a      	mov	r2, r5
 80054a2:	4630      	mov	r0, r6
 80054a4:	4b15      	ldr	r3, [pc, #84]	; (80054fc <_vfiprintf_r+0x258>)
 80054a6:	a904      	add	r1, sp, #16
 80054a8:	f7fd fe1c 	bl	80030e4 <_printf_float>
 80054ac:	4607      	mov	r7, r0
 80054ae:	1c78      	adds	r0, r7, #1
 80054b0:	d1d6      	bne.n	8005460 <_vfiprintf_r+0x1bc>
 80054b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80054b4:	07d9      	lsls	r1, r3, #31
 80054b6:	d405      	bmi.n	80054c4 <_vfiprintf_r+0x220>
 80054b8:	89ab      	ldrh	r3, [r5, #12]
 80054ba:	059a      	lsls	r2, r3, #22
 80054bc:	d402      	bmi.n	80054c4 <_vfiprintf_r+0x220>
 80054be:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80054c0:	f000 faaf 	bl	8005a22 <__retarget_lock_release_recursive>
 80054c4:	89ab      	ldrh	r3, [r5, #12]
 80054c6:	065b      	lsls	r3, r3, #25
 80054c8:	f53f af12 	bmi.w	80052f0 <_vfiprintf_r+0x4c>
 80054cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80054ce:	e711      	b.n	80052f4 <_vfiprintf_r+0x50>
 80054d0:	ab03      	add	r3, sp, #12
 80054d2:	9300      	str	r3, [sp, #0]
 80054d4:	462a      	mov	r2, r5
 80054d6:	4630      	mov	r0, r6
 80054d8:	4b08      	ldr	r3, [pc, #32]	; (80054fc <_vfiprintf_r+0x258>)
 80054da:	a904      	add	r1, sp, #16
 80054dc:	f7fe f89e 	bl	800361c <_printf_i>
 80054e0:	e7e4      	b.n	80054ac <_vfiprintf_r+0x208>
 80054e2:	bf00      	nop
 80054e4:	080060e4 	.word	0x080060e4
 80054e8:	08006104 	.word	0x08006104
 80054ec:	080060c4 	.word	0x080060c4
 80054f0:	08005f6c 	.word	0x08005f6c
 80054f4:	08005f76 	.word	0x08005f76
 80054f8:	080030e5 	.word	0x080030e5
 80054fc:	0800527f 	.word	0x0800527f
 8005500:	08005f72 	.word	0x08005f72

08005504 <__swbuf_r>:
 8005504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005506:	460e      	mov	r6, r1
 8005508:	4614      	mov	r4, r2
 800550a:	4605      	mov	r5, r0
 800550c:	b118      	cbz	r0, 8005516 <__swbuf_r+0x12>
 800550e:	6983      	ldr	r3, [r0, #24]
 8005510:	b90b      	cbnz	r3, 8005516 <__swbuf_r+0x12>
 8005512:	f000 f9e7 	bl	80058e4 <__sinit>
 8005516:	4b21      	ldr	r3, [pc, #132]	; (800559c <__swbuf_r+0x98>)
 8005518:	429c      	cmp	r4, r3
 800551a:	d12b      	bne.n	8005574 <__swbuf_r+0x70>
 800551c:	686c      	ldr	r4, [r5, #4]
 800551e:	69a3      	ldr	r3, [r4, #24]
 8005520:	60a3      	str	r3, [r4, #8]
 8005522:	89a3      	ldrh	r3, [r4, #12]
 8005524:	071a      	lsls	r2, r3, #28
 8005526:	d52f      	bpl.n	8005588 <__swbuf_r+0x84>
 8005528:	6923      	ldr	r3, [r4, #16]
 800552a:	b36b      	cbz	r3, 8005588 <__swbuf_r+0x84>
 800552c:	6923      	ldr	r3, [r4, #16]
 800552e:	6820      	ldr	r0, [r4, #0]
 8005530:	b2f6      	uxtb	r6, r6
 8005532:	1ac0      	subs	r0, r0, r3
 8005534:	6963      	ldr	r3, [r4, #20]
 8005536:	4637      	mov	r7, r6
 8005538:	4283      	cmp	r3, r0
 800553a:	dc04      	bgt.n	8005546 <__swbuf_r+0x42>
 800553c:	4621      	mov	r1, r4
 800553e:	4628      	mov	r0, r5
 8005540:	f000 f93c 	bl	80057bc <_fflush_r>
 8005544:	bb30      	cbnz	r0, 8005594 <__swbuf_r+0x90>
 8005546:	68a3      	ldr	r3, [r4, #8]
 8005548:	3001      	adds	r0, #1
 800554a:	3b01      	subs	r3, #1
 800554c:	60a3      	str	r3, [r4, #8]
 800554e:	6823      	ldr	r3, [r4, #0]
 8005550:	1c5a      	adds	r2, r3, #1
 8005552:	6022      	str	r2, [r4, #0]
 8005554:	701e      	strb	r6, [r3, #0]
 8005556:	6963      	ldr	r3, [r4, #20]
 8005558:	4283      	cmp	r3, r0
 800555a:	d004      	beq.n	8005566 <__swbuf_r+0x62>
 800555c:	89a3      	ldrh	r3, [r4, #12]
 800555e:	07db      	lsls	r3, r3, #31
 8005560:	d506      	bpl.n	8005570 <__swbuf_r+0x6c>
 8005562:	2e0a      	cmp	r6, #10
 8005564:	d104      	bne.n	8005570 <__swbuf_r+0x6c>
 8005566:	4621      	mov	r1, r4
 8005568:	4628      	mov	r0, r5
 800556a:	f000 f927 	bl	80057bc <_fflush_r>
 800556e:	b988      	cbnz	r0, 8005594 <__swbuf_r+0x90>
 8005570:	4638      	mov	r0, r7
 8005572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005574:	4b0a      	ldr	r3, [pc, #40]	; (80055a0 <__swbuf_r+0x9c>)
 8005576:	429c      	cmp	r4, r3
 8005578:	d101      	bne.n	800557e <__swbuf_r+0x7a>
 800557a:	68ac      	ldr	r4, [r5, #8]
 800557c:	e7cf      	b.n	800551e <__swbuf_r+0x1a>
 800557e:	4b09      	ldr	r3, [pc, #36]	; (80055a4 <__swbuf_r+0xa0>)
 8005580:	429c      	cmp	r4, r3
 8005582:	bf08      	it	eq
 8005584:	68ec      	ldreq	r4, [r5, #12]
 8005586:	e7ca      	b.n	800551e <__swbuf_r+0x1a>
 8005588:	4621      	mov	r1, r4
 800558a:	4628      	mov	r0, r5
 800558c:	f000 f81a 	bl	80055c4 <__swsetup_r>
 8005590:	2800      	cmp	r0, #0
 8005592:	d0cb      	beq.n	800552c <__swbuf_r+0x28>
 8005594:	f04f 37ff 	mov.w	r7, #4294967295
 8005598:	e7ea      	b.n	8005570 <__swbuf_r+0x6c>
 800559a:	bf00      	nop
 800559c:	080060e4 	.word	0x080060e4
 80055a0:	08006104 	.word	0x08006104
 80055a4:	080060c4 	.word	0x080060c4

080055a8 <__ascii_wctomb>:
 80055a8:	4603      	mov	r3, r0
 80055aa:	4608      	mov	r0, r1
 80055ac:	b141      	cbz	r1, 80055c0 <__ascii_wctomb+0x18>
 80055ae:	2aff      	cmp	r2, #255	; 0xff
 80055b0:	d904      	bls.n	80055bc <__ascii_wctomb+0x14>
 80055b2:	228a      	movs	r2, #138	; 0x8a
 80055b4:	f04f 30ff 	mov.w	r0, #4294967295
 80055b8:	601a      	str	r2, [r3, #0]
 80055ba:	4770      	bx	lr
 80055bc:	2001      	movs	r0, #1
 80055be:	700a      	strb	r2, [r1, #0]
 80055c0:	4770      	bx	lr
	...

080055c4 <__swsetup_r>:
 80055c4:	4b32      	ldr	r3, [pc, #200]	; (8005690 <__swsetup_r+0xcc>)
 80055c6:	b570      	push	{r4, r5, r6, lr}
 80055c8:	681d      	ldr	r5, [r3, #0]
 80055ca:	4606      	mov	r6, r0
 80055cc:	460c      	mov	r4, r1
 80055ce:	b125      	cbz	r5, 80055da <__swsetup_r+0x16>
 80055d0:	69ab      	ldr	r3, [r5, #24]
 80055d2:	b913      	cbnz	r3, 80055da <__swsetup_r+0x16>
 80055d4:	4628      	mov	r0, r5
 80055d6:	f000 f985 	bl	80058e4 <__sinit>
 80055da:	4b2e      	ldr	r3, [pc, #184]	; (8005694 <__swsetup_r+0xd0>)
 80055dc:	429c      	cmp	r4, r3
 80055de:	d10f      	bne.n	8005600 <__swsetup_r+0x3c>
 80055e0:	686c      	ldr	r4, [r5, #4]
 80055e2:	89a3      	ldrh	r3, [r4, #12]
 80055e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80055e8:	0719      	lsls	r1, r3, #28
 80055ea:	d42c      	bmi.n	8005646 <__swsetup_r+0x82>
 80055ec:	06dd      	lsls	r5, r3, #27
 80055ee:	d411      	bmi.n	8005614 <__swsetup_r+0x50>
 80055f0:	2309      	movs	r3, #9
 80055f2:	6033      	str	r3, [r6, #0]
 80055f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80055f8:	f04f 30ff 	mov.w	r0, #4294967295
 80055fc:	81a3      	strh	r3, [r4, #12]
 80055fe:	e03e      	b.n	800567e <__swsetup_r+0xba>
 8005600:	4b25      	ldr	r3, [pc, #148]	; (8005698 <__swsetup_r+0xd4>)
 8005602:	429c      	cmp	r4, r3
 8005604:	d101      	bne.n	800560a <__swsetup_r+0x46>
 8005606:	68ac      	ldr	r4, [r5, #8]
 8005608:	e7eb      	b.n	80055e2 <__swsetup_r+0x1e>
 800560a:	4b24      	ldr	r3, [pc, #144]	; (800569c <__swsetup_r+0xd8>)
 800560c:	429c      	cmp	r4, r3
 800560e:	bf08      	it	eq
 8005610:	68ec      	ldreq	r4, [r5, #12]
 8005612:	e7e6      	b.n	80055e2 <__swsetup_r+0x1e>
 8005614:	0758      	lsls	r0, r3, #29
 8005616:	d512      	bpl.n	800563e <__swsetup_r+0x7a>
 8005618:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800561a:	b141      	cbz	r1, 800562e <__swsetup_r+0x6a>
 800561c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005620:	4299      	cmp	r1, r3
 8005622:	d002      	beq.n	800562a <__swsetup_r+0x66>
 8005624:	4630      	mov	r0, r6
 8005626:	f7ff fb75 	bl	8004d14 <_free_r>
 800562a:	2300      	movs	r3, #0
 800562c:	6363      	str	r3, [r4, #52]	; 0x34
 800562e:	89a3      	ldrh	r3, [r4, #12]
 8005630:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005634:	81a3      	strh	r3, [r4, #12]
 8005636:	2300      	movs	r3, #0
 8005638:	6063      	str	r3, [r4, #4]
 800563a:	6923      	ldr	r3, [r4, #16]
 800563c:	6023      	str	r3, [r4, #0]
 800563e:	89a3      	ldrh	r3, [r4, #12]
 8005640:	f043 0308 	orr.w	r3, r3, #8
 8005644:	81a3      	strh	r3, [r4, #12]
 8005646:	6923      	ldr	r3, [r4, #16]
 8005648:	b94b      	cbnz	r3, 800565e <__swsetup_r+0x9a>
 800564a:	89a3      	ldrh	r3, [r4, #12]
 800564c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005650:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005654:	d003      	beq.n	800565e <__swsetup_r+0x9a>
 8005656:	4621      	mov	r1, r4
 8005658:	4630      	mov	r0, r6
 800565a:	f000 fa07 	bl	8005a6c <__smakebuf_r>
 800565e:	89a0      	ldrh	r0, [r4, #12]
 8005660:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005664:	f010 0301 	ands.w	r3, r0, #1
 8005668:	d00a      	beq.n	8005680 <__swsetup_r+0xbc>
 800566a:	2300      	movs	r3, #0
 800566c:	60a3      	str	r3, [r4, #8]
 800566e:	6963      	ldr	r3, [r4, #20]
 8005670:	425b      	negs	r3, r3
 8005672:	61a3      	str	r3, [r4, #24]
 8005674:	6923      	ldr	r3, [r4, #16]
 8005676:	b943      	cbnz	r3, 800568a <__swsetup_r+0xc6>
 8005678:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800567c:	d1ba      	bne.n	80055f4 <__swsetup_r+0x30>
 800567e:	bd70      	pop	{r4, r5, r6, pc}
 8005680:	0781      	lsls	r1, r0, #30
 8005682:	bf58      	it	pl
 8005684:	6963      	ldrpl	r3, [r4, #20]
 8005686:	60a3      	str	r3, [r4, #8]
 8005688:	e7f4      	b.n	8005674 <__swsetup_r+0xb0>
 800568a:	2000      	movs	r0, #0
 800568c:	e7f7      	b.n	800567e <__swsetup_r+0xba>
 800568e:	bf00      	nop
 8005690:	2000000c 	.word	0x2000000c
 8005694:	080060e4 	.word	0x080060e4
 8005698:	08006104 	.word	0x08006104
 800569c:	080060c4 	.word	0x080060c4

080056a0 <abort>:
 80056a0:	2006      	movs	r0, #6
 80056a2:	b508      	push	{r3, lr}
 80056a4:	f000 fa52 	bl	8005b4c <raise>
 80056a8:	2001      	movs	r0, #1
 80056aa:	f7fb fccb 	bl	8001044 <_exit>
	...

080056b0 <__sflush_r>:
 80056b0:	898a      	ldrh	r2, [r1, #12]
 80056b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056b6:	4605      	mov	r5, r0
 80056b8:	0710      	lsls	r0, r2, #28
 80056ba:	460c      	mov	r4, r1
 80056bc:	d458      	bmi.n	8005770 <__sflush_r+0xc0>
 80056be:	684b      	ldr	r3, [r1, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	dc05      	bgt.n	80056d0 <__sflush_r+0x20>
 80056c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	dc02      	bgt.n	80056d0 <__sflush_r+0x20>
 80056ca:	2000      	movs	r0, #0
 80056cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80056d2:	2e00      	cmp	r6, #0
 80056d4:	d0f9      	beq.n	80056ca <__sflush_r+0x1a>
 80056d6:	2300      	movs	r3, #0
 80056d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80056dc:	682f      	ldr	r7, [r5, #0]
 80056de:	602b      	str	r3, [r5, #0]
 80056e0:	d032      	beq.n	8005748 <__sflush_r+0x98>
 80056e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80056e4:	89a3      	ldrh	r3, [r4, #12]
 80056e6:	075a      	lsls	r2, r3, #29
 80056e8:	d505      	bpl.n	80056f6 <__sflush_r+0x46>
 80056ea:	6863      	ldr	r3, [r4, #4]
 80056ec:	1ac0      	subs	r0, r0, r3
 80056ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80056f0:	b10b      	cbz	r3, 80056f6 <__sflush_r+0x46>
 80056f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80056f4:	1ac0      	subs	r0, r0, r3
 80056f6:	2300      	movs	r3, #0
 80056f8:	4602      	mov	r2, r0
 80056fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80056fc:	4628      	mov	r0, r5
 80056fe:	6a21      	ldr	r1, [r4, #32]
 8005700:	47b0      	blx	r6
 8005702:	1c43      	adds	r3, r0, #1
 8005704:	89a3      	ldrh	r3, [r4, #12]
 8005706:	d106      	bne.n	8005716 <__sflush_r+0x66>
 8005708:	6829      	ldr	r1, [r5, #0]
 800570a:	291d      	cmp	r1, #29
 800570c:	d82c      	bhi.n	8005768 <__sflush_r+0xb8>
 800570e:	4a2a      	ldr	r2, [pc, #168]	; (80057b8 <__sflush_r+0x108>)
 8005710:	40ca      	lsrs	r2, r1
 8005712:	07d6      	lsls	r6, r2, #31
 8005714:	d528      	bpl.n	8005768 <__sflush_r+0xb8>
 8005716:	2200      	movs	r2, #0
 8005718:	6062      	str	r2, [r4, #4]
 800571a:	6922      	ldr	r2, [r4, #16]
 800571c:	04d9      	lsls	r1, r3, #19
 800571e:	6022      	str	r2, [r4, #0]
 8005720:	d504      	bpl.n	800572c <__sflush_r+0x7c>
 8005722:	1c42      	adds	r2, r0, #1
 8005724:	d101      	bne.n	800572a <__sflush_r+0x7a>
 8005726:	682b      	ldr	r3, [r5, #0]
 8005728:	b903      	cbnz	r3, 800572c <__sflush_r+0x7c>
 800572a:	6560      	str	r0, [r4, #84]	; 0x54
 800572c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800572e:	602f      	str	r7, [r5, #0]
 8005730:	2900      	cmp	r1, #0
 8005732:	d0ca      	beq.n	80056ca <__sflush_r+0x1a>
 8005734:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005738:	4299      	cmp	r1, r3
 800573a:	d002      	beq.n	8005742 <__sflush_r+0x92>
 800573c:	4628      	mov	r0, r5
 800573e:	f7ff fae9 	bl	8004d14 <_free_r>
 8005742:	2000      	movs	r0, #0
 8005744:	6360      	str	r0, [r4, #52]	; 0x34
 8005746:	e7c1      	b.n	80056cc <__sflush_r+0x1c>
 8005748:	6a21      	ldr	r1, [r4, #32]
 800574a:	2301      	movs	r3, #1
 800574c:	4628      	mov	r0, r5
 800574e:	47b0      	blx	r6
 8005750:	1c41      	adds	r1, r0, #1
 8005752:	d1c7      	bne.n	80056e4 <__sflush_r+0x34>
 8005754:	682b      	ldr	r3, [r5, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d0c4      	beq.n	80056e4 <__sflush_r+0x34>
 800575a:	2b1d      	cmp	r3, #29
 800575c:	d001      	beq.n	8005762 <__sflush_r+0xb2>
 800575e:	2b16      	cmp	r3, #22
 8005760:	d101      	bne.n	8005766 <__sflush_r+0xb6>
 8005762:	602f      	str	r7, [r5, #0]
 8005764:	e7b1      	b.n	80056ca <__sflush_r+0x1a>
 8005766:	89a3      	ldrh	r3, [r4, #12]
 8005768:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800576c:	81a3      	strh	r3, [r4, #12]
 800576e:	e7ad      	b.n	80056cc <__sflush_r+0x1c>
 8005770:	690f      	ldr	r7, [r1, #16]
 8005772:	2f00      	cmp	r7, #0
 8005774:	d0a9      	beq.n	80056ca <__sflush_r+0x1a>
 8005776:	0793      	lsls	r3, r2, #30
 8005778:	bf18      	it	ne
 800577a:	2300      	movne	r3, #0
 800577c:	680e      	ldr	r6, [r1, #0]
 800577e:	bf08      	it	eq
 8005780:	694b      	ldreq	r3, [r1, #20]
 8005782:	eba6 0807 	sub.w	r8, r6, r7
 8005786:	600f      	str	r7, [r1, #0]
 8005788:	608b      	str	r3, [r1, #8]
 800578a:	f1b8 0f00 	cmp.w	r8, #0
 800578e:	dd9c      	ble.n	80056ca <__sflush_r+0x1a>
 8005790:	4643      	mov	r3, r8
 8005792:	463a      	mov	r2, r7
 8005794:	4628      	mov	r0, r5
 8005796:	6a21      	ldr	r1, [r4, #32]
 8005798:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800579a:	47b0      	blx	r6
 800579c:	2800      	cmp	r0, #0
 800579e:	dc06      	bgt.n	80057ae <__sflush_r+0xfe>
 80057a0:	89a3      	ldrh	r3, [r4, #12]
 80057a2:	f04f 30ff 	mov.w	r0, #4294967295
 80057a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057aa:	81a3      	strh	r3, [r4, #12]
 80057ac:	e78e      	b.n	80056cc <__sflush_r+0x1c>
 80057ae:	4407      	add	r7, r0
 80057b0:	eba8 0800 	sub.w	r8, r8, r0
 80057b4:	e7e9      	b.n	800578a <__sflush_r+0xda>
 80057b6:	bf00      	nop
 80057b8:	20400001 	.word	0x20400001

080057bc <_fflush_r>:
 80057bc:	b538      	push	{r3, r4, r5, lr}
 80057be:	690b      	ldr	r3, [r1, #16]
 80057c0:	4605      	mov	r5, r0
 80057c2:	460c      	mov	r4, r1
 80057c4:	b913      	cbnz	r3, 80057cc <_fflush_r+0x10>
 80057c6:	2500      	movs	r5, #0
 80057c8:	4628      	mov	r0, r5
 80057ca:	bd38      	pop	{r3, r4, r5, pc}
 80057cc:	b118      	cbz	r0, 80057d6 <_fflush_r+0x1a>
 80057ce:	6983      	ldr	r3, [r0, #24]
 80057d0:	b90b      	cbnz	r3, 80057d6 <_fflush_r+0x1a>
 80057d2:	f000 f887 	bl	80058e4 <__sinit>
 80057d6:	4b14      	ldr	r3, [pc, #80]	; (8005828 <_fflush_r+0x6c>)
 80057d8:	429c      	cmp	r4, r3
 80057da:	d11b      	bne.n	8005814 <_fflush_r+0x58>
 80057dc:	686c      	ldr	r4, [r5, #4]
 80057de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d0ef      	beq.n	80057c6 <_fflush_r+0xa>
 80057e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80057e8:	07d0      	lsls	r0, r2, #31
 80057ea:	d404      	bmi.n	80057f6 <_fflush_r+0x3a>
 80057ec:	0599      	lsls	r1, r3, #22
 80057ee:	d402      	bmi.n	80057f6 <_fflush_r+0x3a>
 80057f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057f2:	f000 f915 	bl	8005a20 <__retarget_lock_acquire_recursive>
 80057f6:	4628      	mov	r0, r5
 80057f8:	4621      	mov	r1, r4
 80057fa:	f7ff ff59 	bl	80056b0 <__sflush_r>
 80057fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005800:	4605      	mov	r5, r0
 8005802:	07da      	lsls	r2, r3, #31
 8005804:	d4e0      	bmi.n	80057c8 <_fflush_r+0xc>
 8005806:	89a3      	ldrh	r3, [r4, #12]
 8005808:	059b      	lsls	r3, r3, #22
 800580a:	d4dd      	bmi.n	80057c8 <_fflush_r+0xc>
 800580c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800580e:	f000 f908 	bl	8005a22 <__retarget_lock_release_recursive>
 8005812:	e7d9      	b.n	80057c8 <_fflush_r+0xc>
 8005814:	4b05      	ldr	r3, [pc, #20]	; (800582c <_fflush_r+0x70>)
 8005816:	429c      	cmp	r4, r3
 8005818:	d101      	bne.n	800581e <_fflush_r+0x62>
 800581a:	68ac      	ldr	r4, [r5, #8]
 800581c:	e7df      	b.n	80057de <_fflush_r+0x22>
 800581e:	4b04      	ldr	r3, [pc, #16]	; (8005830 <_fflush_r+0x74>)
 8005820:	429c      	cmp	r4, r3
 8005822:	bf08      	it	eq
 8005824:	68ec      	ldreq	r4, [r5, #12]
 8005826:	e7da      	b.n	80057de <_fflush_r+0x22>
 8005828:	080060e4 	.word	0x080060e4
 800582c:	08006104 	.word	0x08006104
 8005830:	080060c4 	.word	0x080060c4

08005834 <std>:
 8005834:	2300      	movs	r3, #0
 8005836:	b510      	push	{r4, lr}
 8005838:	4604      	mov	r4, r0
 800583a:	e9c0 3300 	strd	r3, r3, [r0]
 800583e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005842:	6083      	str	r3, [r0, #8]
 8005844:	8181      	strh	r1, [r0, #12]
 8005846:	6643      	str	r3, [r0, #100]	; 0x64
 8005848:	81c2      	strh	r2, [r0, #14]
 800584a:	6183      	str	r3, [r0, #24]
 800584c:	4619      	mov	r1, r3
 800584e:	2208      	movs	r2, #8
 8005850:	305c      	adds	r0, #92	; 0x5c
 8005852:	f7fd fba1 	bl	8002f98 <memset>
 8005856:	4b05      	ldr	r3, [pc, #20]	; (800586c <std+0x38>)
 8005858:	6224      	str	r4, [r4, #32]
 800585a:	6263      	str	r3, [r4, #36]	; 0x24
 800585c:	4b04      	ldr	r3, [pc, #16]	; (8005870 <std+0x3c>)
 800585e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005860:	4b04      	ldr	r3, [pc, #16]	; (8005874 <std+0x40>)
 8005862:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005864:	4b04      	ldr	r3, [pc, #16]	; (8005878 <std+0x44>)
 8005866:	6323      	str	r3, [r4, #48]	; 0x30
 8005868:	bd10      	pop	{r4, pc}
 800586a:	bf00      	nop
 800586c:	08005b85 	.word	0x08005b85
 8005870:	08005ba7 	.word	0x08005ba7
 8005874:	08005bdf 	.word	0x08005bdf
 8005878:	08005c03 	.word	0x08005c03

0800587c <_cleanup_r>:
 800587c:	4901      	ldr	r1, [pc, #4]	; (8005884 <_cleanup_r+0x8>)
 800587e:	f000 b8af 	b.w	80059e0 <_fwalk_reent>
 8005882:	bf00      	nop
 8005884:	080057bd 	.word	0x080057bd

08005888 <__sfmoreglue>:
 8005888:	b570      	push	{r4, r5, r6, lr}
 800588a:	2568      	movs	r5, #104	; 0x68
 800588c:	1e4a      	subs	r2, r1, #1
 800588e:	4355      	muls	r5, r2
 8005890:	460e      	mov	r6, r1
 8005892:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005896:	f7ff fa89 	bl	8004dac <_malloc_r>
 800589a:	4604      	mov	r4, r0
 800589c:	b140      	cbz	r0, 80058b0 <__sfmoreglue+0x28>
 800589e:	2100      	movs	r1, #0
 80058a0:	e9c0 1600 	strd	r1, r6, [r0]
 80058a4:	300c      	adds	r0, #12
 80058a6:	60a0      	str	r0, [r4, #8]
 80058a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80058ac:	f7fd fb74 	bl	8002f98 <memset>
 80058b0:	4620      	mov	r0, r4
 80058b2:	bd70      	pop	{r4, r5, r6, pc}

080058b4 <__sfp_lock_acquire>:
 80058b4:	4801      	ldr	r0, [pc, #4]	; (80058bc <__sfp_lock_acquire+0x8>)
 80058b6:	f000 b8b3 	b.w	8005a20 <__retarget_lock_acquire_recursive>
 80058ba:	bf00      	nop
 80058bc:	20000288 	.word	0x20000288

080058c0 <__sfp_lock_release>:
 80058c0:	4801      	ldr	r0, [pc, #4]	; (80058c8 <__sfp_lock_release+0x8>)
 80058c2:	f000 b8ae 	b.w	8005a22 <__retarget_lock_release_recursive>
 80058c6:	bf00      	nop
 80058c8:	20000288 	.word	0x20000288

080058cc <__sinit_lock_acquire>:
 80058cc:	4801      	ldr	r0, [pc, #4]	; (80058d4 <__sinit_lock_acquire+0x8>)
 80058ce:	f000 b8a7 	b.w	8005a20 <__retarget_lock_acquire_recursive>
 80058d2:	bf00      	nop
 80058d4:	20000283 	.word	0x20000283

080058d8 <__sinit_lock_release>:
 80058d8:	4801      	ldr	r0, [pc, #4]	; (80058e0 <__sinit_lock_release+0x8>)
 80058da:	f000 b8a2 	b.w	8005a22 <__retarget_lock_release_recursive>
 80058de:	bf00      	nop
 80058e0:	20000283 	.word	0x20000283

080058e4 <__sinit>:
 80058e4:	b510      	push	{r4, lr}
 80058e6:	4604      	mov	r4, r0
 80058e8:	f7ff fff0 	bl	80058cc <__sinit_lock_acquire>
 80058ec:	69a3      	ldr	r3, [r4, #24]
 80058ee:	b11b      	cbz	r3, 80058f8 <__sinit+0x14>
 80058f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058f4:	f7ff bff0 	b.w	80058d8 <__sinit_lock_release>
 80058f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80058fc:	6523      	str	r3, [r4, #80]	; 0x50
 80058fe:	4b13      	ldr	r3, [pc, #76]	; (800594c <__sinit+0x68>)
 8005900:	4a13      	ldr	r2, [pc, #76]	; (8005950 <__sinit+0x6c>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	62a2      	str	r2, [r4, #40]	; 0x28
 8005906:	42a3      	cmp	r3, r4
 8005908:	bf08      	it	eq
 800590a:	2301      	moveq	r3, #1
 800590c:	4620      	mov	r0, r4
 800590e:	bf08      	it	eq
 8005910:	61a3      	streq	r3, [r4, #24]
 8005912:	f000 f81f 	bl	8005954 <__sfp>
 8005916:	6060      	str	r0, [r4, #4]
 8005918:	4620      	mov	r0, r4
 800591a:	f000 f81b 	bl	8005954 <__sfp>
 800591e:	60a0      	str	r0, [r4, #8]
 8005920:	4620      	mov	r0, r4
 8005922:	f000 f817 	bl	8005954 <__sfp>
 8005926:	2200      	movs	r2, #0
 8005928:	2104      	movs	r1, #4
 800592a:	60e0      	str	r0, [r4, #12]
 800592c:	6860      	ldr	r0, [r4, #4]
 800592e:	f7ff ff81 	bl	8005834 <std>
 8005932:	2201      	movs	r2, #1
 8005934:	2109      	movs	r1, #9
 8005936:	68a0      	ldr	r0, [r4, #8]
 8005938:	f7ff ff7c 	bl	8005834 <std>
 800593c:	2202      	movs	r2, #2
 800593e:	2112      	movs	r1, #18
 8005940:	68e0      	ldr	r0, [r4, #12]
 8005942:	f7ff ff77 	bl	8005834 <std>
 8005946:	2301      	movs	r3, #1
 8005948:	61a3      	str	r3, [r4, #24]
 800594a:	e7d1      	b.n	80058f0 <__sinit+0xc>
 800594c:	08005d44 	.word	0x08005d44
 8005950:	0800587d 	.word	0x0800587d

08005954 <__sfp>:
 8005954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005956:	4607      	mov	r7, r0
 8005958:	f7ff ffac 	bl	80058b4 <__sfp_lock_acquire>
 800595c:	4b1e      	ldr	r3, [pc, #120]	; (80059d8 <__sfp+0x84>)
 800595e:	681e      	ldr	r6, [r3, #0]
 8005960:	69b3      	ldr	r3, [r6, #24]
 8005962:	b913      	cbnz	r3, 800596a <__sfp+0x16>
 8005964:	4630      	mov	r0, r6
 8005966:	f7ff ffbd 	bl	80058e4 <__sinit>
 800596a:	3648      	adds	r6, #72	; 0x48
 800596c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005970:	3b01      	subs	r3, #1
 8005972:	d503      	bpl.n	800597c <__sfp+0x28>
 8005974:	6833      	ldr	r3, [r6, #0]
 8005976:	b30b      	cbz	r3, 80059bc <__sfp+0x68>
 8005978:	6836      	ldr	r6, [r6, #0]
 800597a:	e7f7      	b.n	800596c <__sfp+0x18>
 800597c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005980:	b9d5      	cbnz	r5, 80059b8 <__sfp+0x64>
 8005982:	4b16      	ldr	r3, [pc, #88]	; (80059dc <__sfp+0x88>)
 8005984:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005988:	60e3      	str	r3, [r4, #12]
 800598a:	6665      	str	r5, [r4, #100]	; 0x64
 800598c:	f000 f847 	bl	8005a1e <__retarget_lock_init_recursive>
 8005990:	f7ff ff96 	bl	80058c0 <__sfp_lock_release>
 8005994:	2208      	movs	r2, #8
 8005996:	4629      	mov	r1, r5
 8005998:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800599c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80059a0:	6025      	str	r5, [r4, #0]
 80059a2:	61a5      	str	r5, [r4, #24]
 80059a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80059a8:	f7fd faf6 	bl	8002f98 <memset>
 80059ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80059b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80059b4:	4620      	mov	r0, r4
 80059b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059b8:	3468      	adds	r4, #104	; 0x68
 80059ba:	e7d9      	b.n	8005970 <__sfp+0x1c>
 80059bc:	2104      	movs	r1, #4
 80059be:	4638      	mov	r0, r7
 80059c0:	f7ff ff62 	bl	8005888 <__sfmoreglue>
 80059c4:	4604      	mov	r4, r0
 80059c6:	6030      	str	r0, [r6, #0]
 80059c8:	2800      	cmp	r0, #0
 80059ca:	d1d5      	bne.n	8005978 <__sfp+0x24>
 80059cc:	f7ff ff78 	bl	80058c0 <__sfp_lock_release>
 80059d0:	230c      	movs	r3, #12
 80059d2:	603b      	str	r3, [r7, #0]
 80059d4:	e7ee      	b.n	80059b4 <__sfp+0x60>
 80059d6:	bf00      	nop
 80059d8:	08005d44 	.word	0x08005d44
 80059dc:	ffff0001 	.word	0xffff0001

080059e0 <_fwalk_reent>:
 80059e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059e4:	4606      	mov	r6, r0
 80059e6:	4688      	mov	r8, r1
 80059e8:	2700      	movs	r7, #0
 80059ea:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80059ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80059f2:	f1b9 0901 	subs.w	r9, r9, #1
 80059f6:	d505      	bpl.n	8005a04 <_fwalk_reent+0x24>
 80059f8:	6824      	ldr	r4, [r4, #0]
 80059fa:	2c00      	cmp	r4, #0
 80059fc:	d1f7      	bne.n	80059ee <_fwalk_reent+0xe>
 80059fe:	4638      	mov	r0, r7
 8005a00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a04:	89ab      	ldrh	r3, [r5, #12]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d907      	bls.n	8005a1a <_fwalk_reent+0x3a>
 8005a0a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a0e:	3301      	adds	r3, #1
 8005a10:	d003      	beq.n	8005a1a <_fwalk_reent+0x3a>
 8005a12:	4629      	mov	r1, r5
 8005a14:	4630      	mov	r0, r6
 8005a16:	47c0      	blx	r8
 8005a18:	4307      	orrs	r7, r0
 8005a1a:	3568      	adds	r5, #104	; 0x68
 8005a1c:	e7e9      	b.n	80059f2 <_fwalk_reent+0x12>

08005a1e <__retarget_lock_init_recursive>:
 8005a1e:	4770      	bx	lr

08005a20 <__retarget_lock_acquire_recursive>:
 8005a20:	4770      	bx	lr

08005a22 <__retarget_lock_release_recursive>:
 8005a22:	4770      	bx	lr

08005a24 <__swhatbuf_r>:
 8005a24:	b570      	push	{r4, r5, r6, lr}
 8005a26:	460e      	mov	r6, r1
 8005a28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a2c:	4614      	mov	r4, r2
 8005a2e:	2900      	cmp	r1, #0
 8005a30:	461d      	mov	r5, r3
 8005a32:	b096      	sub	sp, #88	; 0x58
 8005a34:	da07      	bge.n	8005a46 <__swhatbuf_r+0x22>
 8005a36:	2300      	movs	r3, #0
 8005a38:	602b      	str	r3, [r5, #0]
 8005a3a:	89b3      	ldrh	r3, [r6, #12]
 8005a3c:	061a      	lsls	r2, r3, #24
 8005a3e:	d410      	bmi.n	8005a62 <__swhatbuf_r+0x3e>
 8005a40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a44:	e00e      	b.n	8005a64 <__swhatbuf_r+0x40>
 8005a46:	466a      	mov	r2, sp
 8005a48:	f000 f902 	bl	8005c50 <_fstat_r>
 8005a4c:	2800      	cmp	r0, #0
 8005a4e:	dbf2      	blt.n	8005a36 <__swhatbuf_r+0x12>
 8005a50:	9a01      	ldr	r2, [sp, #4]
 8005a52:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005a56:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005a5a:	425a      	negs	r2, r3
 8005a5c:	415a      	adcs	r2, r3
 8005a5e:	602a      	str	r2, [r5, #0]
 8005a60:	e7ee      	b.n	8005a40 <__swhatbuf_r+0x1c>
 8005a62:	2340      	movs	r3, #64	; 0x40
 8005a64:	2000      	movs	r0, #0
 8005a66:	6023      	str	r3, [r4, #0]
 8005a68:	b016      	add	sp, #88	; 0x58
 8005a6a:	bd70      	pop	{r4, r5, r6, pc}

08005a6c <__smakebuf_r>:
 8005a6c:	898b      	ldrh	r3, [r1, #12]
 8005a6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005a70:	079d      	lsls	r5, r3, #30
 8005a72:	4606      	mov	r6, r0
 8005a74:	460c      	mov	r4, r1
 8005a76:	d507      	bpl.n	8005a88 <__smakebuf_r+0x1c>
 8005a78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005a7c:	6023      	str	r3, [r4, #0]
 8005a7e:	6123      	str	r3, [r4, #16]
 8005a80:	2301      	movs	r3, #1
 8005a82:	6163      	str	r3, [r4, #20]
 8005a84:	b002      	add	sp, #8
 8005a86:	bd70      	pop	{r4, r5, r6, pc}
 8005a88:	466a      	mov	r2, sp
 8005a8a:	ab01      	add	r3, sp, #4
 8005a8c:	f7ff ffca 	bl	8005a24 <__swhatbuf_r>
 8005a90:	9900      	ldr	r1, [sp, #0]
 8005a92:	4605      	mov	r5, r0
 8005a94:	4630      	mov	r0, r6
 8005a96:	f7ff f989 	bl	8004dac <_malloc_r>
 8005a9a:	b948      	cbnz	r0, 8005ab0 <__smakebuf_r+0x44>
 8005a9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005aa0:	059a      	lsls	r2, r3, #22
 8005aa2:	d4ef      	bmi.n	8005a84 <__smakebuf_r+0x18>
 8005aa4:	f023 0303 	bic.w	r3, r3, #3
 8005aa8:	f043 0302 	orr.w	r3, r3, #2
 8005aac:	81a3      	strh	r3, [r4, #12]
 8005aae:	e7e3      	b.n	8005a78 <__smakebuf_r+0xc>
 8005ab0:	4b0d      	ldr	r3, [pc, #52]	; (8005ae8 <__smakebuf_r+0x7c>)
 8005ab2:	62b3      	str	r3, [r6, #40]	; 0x28
 8005ab4:	89a3      	ldrh	r3, [r4, #12]
 8005ab6:	6020      	str	r0, [r4, #0]
 8005ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005abc:	81a3      	strh	r3, [r4, #12]
 8005abe:	9b00      	ldr	r3, [sp, #0]
 8005ac0:	6120      	str	r0, [r4, #16]
 8005ac2:	6163      	str	r3, [r4, #20]
 8005ac4:	9b01      	ldr	r3, [sp, #4]
 8005ac6:	b15b      	cbz	r3, 8005ae0 <__smakebuf_r+0x74>
 8005ac8:	4630      	mov	r0, r6
 8005aca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ace:	f000 f8d1 	bl	8005c74 <_isatty_r>
 8005ad2:	b128      	cbz	r0, 8005ae0 <__smakebuf_r+0x74>
 8005ad4:	89a3      	ldrh	r3, [r4, #12]
 8005ad6:	f023 0303 	bic.w	r3, r3, #3
 8005ada:	f043 0301 	orr.w	r3, r3, #1
 8005ade:	81a3      	strh	r3, [r4, #12]
 8005ae0:	89a0      	ldrh	r0, [r4, #12]
 8005ae2:	4305      	orrs	r5, r0
 8005ae4:	81a5      	strh	r5, [r4, #12]
 8005ae6:	e7cd      	b.n	8005a84 <__smakebuf_r+0x18>
 8005ae8:	0800587d 	.word	0x0800587d

08005aec <_malloc_usable_size_r>:
 8005aec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005af0:	1f18      	subs	r0, r3, #4
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	bfbc      	itt	lt
 8005af6:	580b      	ldrlt	r3, [r1, r0]
 8005af8:	18c0      	addlt	r0, r0, r3
 8005afa:	4770      	bx	lr

08005afc <_raise_r>:
 8005afc:	291f      	cmp	r1, #31
 8005afe:	b538      	push	{r3, r4, r5, lr}
 8005b00:	4604      	mov	r4, r0
 8005b02:	460d      	mov	r5, r1
 8005b04:	d904      	bls.n	8005b10 <_raise_r+0x14>
 8005b06:	2316      	movs	r3, #22
 8005b08:	6003      	str	r3, [r0, #0]
 8005b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b0e:	bd38      	pop	{r3, r4, r5, pc}
 8005b10:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005b12:	b112      	cbz	r2, 8005b1a <_raise_r+0x1e>
 8005b14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005b18:	b94b      	cbnz	r3, 8005b2e <_raise_r+0x32>
 8005b1a:	4620      	mov	r0, r4
 8005b1c:	f000 f830 	bl	8005b80 <_getpid_r>
 8005b20:	462a      	mov	r2, r5
 8005b22:	4601      	mov	r1, r0
 8005b24:	4620      	mov	r0, r4
 8005b26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b2a:	f000 b817 	b.w	8005b5c <_kill_r>
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d00a      	beq.n	8005b48 <_raise_r+0x4c>
 8005b32:	1c59      	adds	r1, r3, #1
 8005b34:	d103      	bne.n	8005b3e <_raise_r+0x42>
 8005b36:	2316      	movs	r3, #22
 8005b38:	6003      	str	r3, [r0, #0]
 8005b3a:	2001      	movs	r0, #1
 8005b3c:	e7e7      	b.n	8005b0e <_raise_r+0x12>
 8005b3e:	2400      	movs	r4, #0
 8005b40:	4628      	mov	r0, r5
 8005b42:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005b46:	4798      	blx	r3
 8005b48:	2000      	movs	r0, #0
 8005b4a:	e7e0      	b.n	8005b0e <_raise_r+0x12>

08005b4c <raise>:
 8005b4c:	4b02      	ldr	r3, [pc, #8]	; (8005b58 <raise+0xc>)
 8005b4e:	4601      	mov	r1, r0
 8005b50:	6818      	ldr	r0, [r3, #0]
 8005b52:	f7ff bfd3 	b.w	8005afc <_raise_r>
 8005b56:	bf00      	nop
 8005b58:	2000000c 	.word	0x2000000c

08005b5c <_kill_r>:
 8005b5c:	b538      	push	{r3, r4, r5, lr}
 8005b5e:	2300      	movs	r3, #0
 8005b60:	4d06      	ldr	r5, [pc, #24]	; (8005b7c <_kill_r+0x20>)
 8005b62:	4604      	mov	r4, r0
 8005b64:	4608      	mov	r0, r1
 8005b66:	4611      	mov	r1, r2
 8005b68:	602b      	str	r3, [r5, #0]
 8005b6a:	f7fb fa5b 	bl	8001024 <_kill>
 8005b6e:	1c43      	adds	r3, r0, #1
 8005b70:	d102      	bne.n	8005b78 <_kill_r+0x1c>
 8005b72:	682b      	ldr	r3, [r5, #0]
 8005b74:	b103      	cbz	r3, 8005b78 <_kill_r+0x1c>
 8005b76:	6023      	str	r3, [r4, #0]
 8005b78:	bd38      	pop	{r3, r4, r5, pc}
 8005b7a:	bf00      	nop
 8005b7c:	2000027c 	.word	0x2000027c

08005b80 <_getpid_r>:
 8005b80:	f7fb ba49 	b.w	8001016 <_getpid>

08005b84 <__sread>:
 8005b84:	b510      	push	{r4, lr}
 8005b86:	460c      	mov	r4, r1
 8005b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b8c:	f000 f894 	bl	8005cb8 <_read_r>
 8005b90:	2800      	cmp	r0, #0
 8005b92:	bfab      	itete	ge
 8005b94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005b96:	89a3      	ldrhlt	r3, [r4, #12]
 8005b98:	181b      	addge	r3, r3, r0
 8005b9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005b9e:	bfac      	ite	ge
 8005ba0:	6563      	strge	r3, [r4, #84]	; 0x54
 8005ba2:	81a3      	strhlt	r3, [r4, #12]
 8005ba4:	bd10      	pop	{r4, pc}

08005ba6 <__swrite>:
 8005ba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005baa:	461f      	mov	r7, r3
 8005bac:	898b      	ldrh	r3, [r1, #12]
 8005bae:	4605      	mov	r5, r0
 8005bb0:	05db      	lsls	r3, r3, #23
 8005bb2:	460c      	mov	r4, r1
 8005bb4:	4616      	mov	r6, r2
 8005bb6:	d505      	bpl.n	8005bc4 <__swrite+0x1e>
 8005bb8:	2302      	movs	r3, #2
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bc0:	f000 f868 	bl	8005c94 <_lseek_r>
 8005bc4:	89a3      	ldrh	r3, [r4, #12]
 8005bc6:	4632      	mov	r2, r6
 8005bc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bcc:	81a3      	strh	r3, [r4, #12]
 8005bce:	4628      	mov	r0, r5
 8005bd0:	463b      	mov	r3, r7
 8005bd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bda:	f000 b817 	b.w	8005c0c <_write_r>

08005bde <__sseek>:
 8005bde:	b510      	push	{r4, lr}
 8005be0:	460c      	mov	r4, r1
 8005be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005be6:	f000 f855 	bl	8005c94 <_lseek_r>
 8005bea:	1c43      	adds	r3, r0, #1
 8005bec:	89a3      	ldrh	r3, [r4, #12]
 8005bee:	bf15      	itete	ne
 8005bf0:	6560      	strne	r0, [r4, #84]	; 0x54
 8005bf2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005bf6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005bfa:	81a3      	strheq	r3, [r4, #12]
 8005bfc:	bf18      	it	ne
 8005bfe:	81a3      	strhne	r3, [r4, #12]
 8005c00:	bd10      	pop	{r4, pc}

08005c02 <__sclose>:
 8005c02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c06:	f000 b813 	b.w	8005c30 <_close_r>
	...

08005c0c <_write_r>:
 8005c0c:	b538      	push	{r3, r4, r5, lr}
 8005c0e:	4604      	mov	r4, r0
 8005c10:	4608      	mov	r0, r1
 8005c12:	4611      	mov	r1, r2
 8005c14:	2200      	movs	r2, #0
 8005c16:	4d05      	ldr	r5, [pc, #20]	; (8005c2c <_write_r+0x20>)
 8005c18:	602a      	str	r2, [r5, #0]
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	f7fb fa39 	bl	8001092 <_write>
 8005c20:	1c43      	adds	r3, r0, #1
 8005c22:	d102      	bne.n	8005c2a <_write_r+0x1e>
 8005c24:	682b      	ldr	r3, [r5, #0]
 8005c26:	b103      	cbz	r3, 8005c2a <_write_r+0x1e>
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
 8005c2c:	2000027c 	.word	0x2000027c

08005c30 <_close_r>:
 8005c30:	b538      	push	{r3, r4, r5, lr}
 8005c32:	2300      	movs	r3, #0
 8005c34:	4d05      	ldr	r5, [pc, #20]	; (8005c4c <_close_r+0x1c>)
 8005c36:	4604      	mov	r4, r0
 8005c38:	4608      	mov	r0, r1
 8005c3a:	602b      	str	r3, [r5, #0]
 8005c3c:	f7fb fa45 	bl	80010ca <_close>
 8005c40:	1c43      	adds	r3, r0, #1
 8005c42:	d102      	bne.n	8005c4a <_close_r+0x1a>
 8005c44:	682b      	ldr	r3, [r5, #0]
 8005c46:	b103      	cbz	r3, 8005c4a <_close_r+0x1a>
 8005c48:	6023      	str	r3, [r4, #0]
 8005c4a:	bd38      	pop	{r3, r4, r5, pc}
 8005c4c:	2000027c 	.word	0x2000027c

08005c50 <_fstat_r>:
 8005c50:	b538      	push	{r3, r4, r5, lr}
 8005c52:	2300      	movs	r3, #0
 8005c54:	4d06      	ldr	r5, [pc, #24]	; (8005c70 <_fstat_r+0x20>)
 8005c56:	4604      	mov	r4, r0
 8005c58:	4608      	mov	r0, r1
 8005c5a:	4611      	mov	r1, r2
 8005c5c:	602b      	str	r3, [r5, #0]
 8005c5e:	f7fb fa3f 	bl	80010e0 <_fstat>
 8005c62:	1c43      	adds	r3, r0, #1
 8005c64:	d102      	bne.n	8005c6c <_fstat_r+0x1c>
 8005c66:	682b      	ldr	r3, [r5, #0]
 8005c68:	b103      	cbz	r3, 8005c6c <_fstat_r+0x1c>
 8005c6a:	6023      	str	r3, [r4, #0]
 8005c6c:	bd38      	pop	{r3, r4, r5, pc}
 8005c6e:	bf00      	nop
 8005c70:	2000027c 	.word	0x2000027c

08005c74 <_isatty_r>:
 8005c74:	b538      	push	{r3, r4, r5, lr}
 8005c76:	2300      	movs	r3, #0
 8005c78:	4d05      	ldr	r5, [pc, #20]	; (8005c90 <_isatty_r+0x1c>)
 8005c7a:	4604      	mov	r4, r0
 8005c7c:	4608      	mov	r0, r1
 8005c7e:	602b      	str	r3, [r5, #0]
 8005c80:	f7fb fa3d 	bl	80010fe <_isatty>
 8005c84:	1c43      	adds	r3, r0, #1
 8005c86:	d102      	bne.n	8005c8e <_isatty_r+0x1a>
 8005c88:	682b      	ldr	r3, [r5, #0]
 8005c8a:	b103      	cbz	r3, 8005c8e <_isatty_r+0x1a>
 8005c8c:	6023      	str	r3, [r4, #0]
 8005c8e:	bd38      	pop	{r3, r4, r5, pc}
 8005c90:	2000027c 	.word	0x2000027c

08005c94 <_lseek_r>:
 8005c94:	b538      	push	{r3, r4, r5, lr}
 8005c96:	4604      	mov	r4, r0
 8005c98:	4608      	mov	r0, r1
 8005c9a:	4611      	mov	r1, r2
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	4d05      	ldr	r5, [pc, #20]	; (8005cb4 <_lseek_r+0x20>)
 8005ca0:	602a      	str	r2, [r5, #0]
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	f7fb fa35 	bl	8001112 <_lseek>
 8005ca8:	1c43      	adds	r3, r0, #1
 8005caa:	d102      	bne.n	8005cb2 <_lseek_r+0x1e>
 8005cac:	682b      	ldr	r3, [r5, #0]
 8005cae:	b103      	cbz	r3, 8005cb2 <_lseek_r+0x1e>
 8005cb0:	6023      	str	r3, [r4, #0]
 8005cb2:	bd38      	pop	{r3, r4, r5, pc}
 8005cb4:	2000027c 	.word	0x2000027c

08005cb8 <_read_r>:
 8005cb8:	b538      	push	{r3, r4, r5, lr}
 8005cba:	4604      	mov	r4, r0
 8005cbc:	4608      	mov	r0, r1
 8005cbe:	4611      	mov	r1, r2
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	4d05      	ldr	r5, [pc, #20]	; (8005cd8 <_read_r+0x20>)
 8005cc4:	602a      	str	r2, [r5, #0]
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	f7fb f9c6 	bl	8001058 <_read>
 8005ccc:	1c43      	adds	r3, r0, #1
 8005cce:	d102      	bne.n	8005cd6 <_read_r+0x1e>
 8005cd0:	682b      	ldr	r3, [r5, #0]
 8005cd2:	b103      	cbz	r3, 8005cd6 <_read_r+0x1e>
 8005cd4:	6023      	str	r3, [r4, #0]
 8005cd6:	bd38      	pop	{r3, r4, r5, pc}
 8005cd8:	2000027c 	.word	0x2000027c

08005cdc <_init>:
 8005cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cde:	bf00      	nop
 8005ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ce2:	bc08      	pop	{r3}
 8005ce4:	469e      	mov	lr, r3
 8005ce6:	4770      	bx	lr

08005ce8 <_fini>:
 8005ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cea:	bf00      	nop
 8005cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cee:	bc08      	pop	{r3}
 8005cf0:	469e      	mov	lr, r3
 8005cf2:	4770      	bx	lr
