#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  1 10:29:00 2022
# Process ID: 2264
# Current directory: C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19312 C:\Users\mertc\Desktop\BLG222E-Project2\BLG-Project1\BLG-Project1.xpr
# Log file: C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/vivado.log
# Journal file: C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 740.809 ; gain = 29.246
update_compile_order -fileset sources_1
set_property top HardwiredControlUnit [current_fileset]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: HardwiredControlUnit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 891.586 ; gain = 95.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HardwiredControlUnit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1391]
INFO: [Synth 8-638] synthesizing module 'CombinationalControlUnit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:724]
WARNING: [Synth 8-151] case item 4'b0001 is unreachable [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:943]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:943]
INFO: [Synth 8-256] done synthesizing module 'CombinationalControlUnit' (1#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:724]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1448]
INFO: [Synth 8-638] synthesizing module 'ALUSystem' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:594]
INFO: [Synth 8-638] synthesizing module 'PART2_a' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:396]
INFO: [Synth 8-638] synthesizing module 'PART1_8bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:307]
INFO: [Synth 8-638] synthesizing module 'MUX2_1_8bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:79]
INFO: [Synth 8-256] done synthesizing module 'MUX2_1_8bit' (2#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:79]
INFO: [Synth 8-638] synthesizing module 'Adder_Substractor_8bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:226]
INFO: [Synth 8-638] synthesizing module 'Full_Adder_1bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:189]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder_1bit' (3#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:189]
INFO: [Synth 8-256] done synthesizing module 'Adder_Substractor_8bit' (4#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:226]
INFO: [Synth 8-638] synthesizing module 'D_Flip_Flop' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:39]
INFO: [Synth 8-638] synthesizing module 'D_Latch' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_Latch' (5#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_Flip_Flop' (6#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:39]
INFO: [Synth 8-256] done synthesizing module 'PART1_8bit' (7#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:307]
INFO: [Synth 8-638] synthesizing module 'MUX4_1_8bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:97]
INFO: [Synth 8-256] done synthesizing module 'MUX4_1_8bit' (8#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:97]
INFO: [Synth 8-256] done synthesizing module 'PART2_a' (9#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:396]
INFO: [Synth 8-638] synthesizing module 'PART2_b' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:423]
INFO: [Synth 8-256] done synthesizing module 'PART2_b' (10#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:423]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:569]
INFO: [Synth 8-3876] $readmem data file 'RAM.mem' is read successfully [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:580]
INFO: [Synth 8-256] done synthesizing module 'Memory' (11#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:569]
INFO: [Synth 8-638] synthesizing module 'PART2_c' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:448]
INFO: [Synth 8-638] synthesizing module 'MUX2_1_16bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:163]
INFO: [Synth 8-256] done synthesizing module 'MUX2_1_16bit' (12#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:163]
INFO: [Synth 8-638] synthesizing module 'Adder_Substractor_16bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:256]
INFO: [Synth 8-256] done synthesizing module 'Adder_Substractor_16bit' (13#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:256]
INFO: [Synth 8-638] synthesizing module 'PART1_16bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:347]
INFO: [Synth 8-256] done synthesizing module 'PART1_16bit' (14#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:347]
INFO: [Synth 8-256] done synthesizing module 'PART2_c' (15#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:448]
INFO: [Synth 8-638] synthesizing module 'PART3' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:493]
INFO: [Synth 8-638] synthesizing module 'MUX2_1_1bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:54]
INFO: [Synth 8-256] done synthesizing module 'MUX2_1_1bit' (16#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:54]
INFO: [Synth 8-638] synthesizing module 'MUX16_4_8bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:127]
INFO: [Synth 8-256] done synthesizing module 'MUX16_4_8bit' (17#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:127]
INFO: [Synth 8-638] synthesizing module 'ZCNO_register' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:270]
INFO: [Synth 8-638] synthesizing module 'MUX2_1_4bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:65]
INFO: [Synth 8-256] done synthesizing module 'MUX2_1_4bit' (18#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:65]
INFO: [Synth 8-638] synthesizing module 'Adder_Substractor_4bit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:204]
INFO: [Synth 8-256] done synthesizing module 'Adder_Substractor_4bit' (19#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:204]
INFO: [Synth 8-256] done synthesizing module 'ZCNO_register' (20#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:270]
INFO: [Synth 8-256] done synthesizing module 'PART3' (21#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:493]
INFO: [Synth 8-256] done synthesizing module 'ALUSystem' (22#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:594]
INFO: [Synth 8-638] synthesizing module 'Decoder_16_1' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:687]
INFO: [Synth 8-256] done synthesizing module 'Decoder_16_1' (23#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:687]
INFO: [Synth 8-638] synthesizing module 'SequenceCounter' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:650]
INFO: [Synth 8-256] done synthesizing module 'SequenceCounter' (24#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:650]
INFO: [Synth 8-638] synthesizing module 'Decoder_8_1' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:666]
INFO: [Synth 8-256] done synthesizing module 'Decoder_8_1' (25#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:666]
INFO: [Synth 8-256] done synthesizing module 'HardwiredControlUnit' (26#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1391]
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port T5
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port T6
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port SRCREG2[3]
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port C
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port N
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port O
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 950.777 ; gain = 154.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin combUnit:REGSEL[1] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:REGSEL[0] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:DESTREG[3] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:DESTREG[2] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:DESTREG[1] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:DESTREG[0] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:SRCREG1[3] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:SRCREG1[2] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:SRCREG1[1] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:SRCREG1[0] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:SRCREG2[2] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:SRCREG2[1] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:SRCREG2[0] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:AddressMode to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin combUnit:Z to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1440]
WARNING: [Synth 8-3295] tying undriven pin IR_DECODE:s[3] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1452]
WARNING: [Synth 8-3295] tying undriven pin IR_DECODE:s[2] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1452]
WARNING: [Synth 8-3295] tying undriven pin IR_DECODE:s[1] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1452]
WARNING: [Synth 8-3295] tying undriven pin IR_DECODE:s[0] to constant 0 [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1452]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 950.777 ; gain = 154.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1293.719 ; gain = 497.305
58 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1293.719 ; gain = 497.305
set_property top SequenceCounter [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SequenceCounter' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:650]
INFO: [Synth 8-256] done synthesizing module 'SequenceCounter' (1#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:650]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1332.199 ; gain = 38.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1332.199 ; gain = 38.062
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.199 ; gain = 38.062
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module MUX2_1_4bit
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_4bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module ZCNO_register
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-311] analyzing module Decoder_8_1
INFO: [VRFC 10-311] analyzing module Decoder_16_1
INFO: [VRFC 10-311] analyzing module CombinationalControlUnit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module lasttest
INFO: [VRFC 10-311] analyzing module SequenceCounterTest
INFO: [VRFC 10-311] analyzing module HardwiredControlUnitTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CombinationalControlUnit
Compiling module xil_defaultlib.MUX2_1_8bit
Compiling module xil_defaultlib.Full_Adder_1bit
Compiling module xil_defaultlib.Adder_Substractor_8bit
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.PART1_8bit
Compiling module xil_defaultlib.MUX4_1_8bit
Compiling module xil_defaultlib.PART2_a
Compiling module xil_defaultlib.PART2_b
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2_1_16bit
Compiling module xil_defaultlib.Adder_Substractor_16bit
Compiling module xil_defaultlib.PART1_16bit
Compiling module xil_defaultlib.PART2_c
Compiling module xil_defaultlib.MUX2_1_1bit
Compiling module xil_defaultlib.MUX16_4_8bit
Compiling module xil_defaultlib.MUX2_1_4bit
Compiling module xil_defaultlib.Adder_Substractor_4bit
Compiling module xil_defaultlib.ZCNO_register
Compiling module xil_defaultlib.PART3
Compiling module xil_defaultlib.ALUSystem
Compiling module xil_defaultlib.Decoder_16_1
Compiling module xil_defaultlib.SequenceCounter
Compiling module xil_defaultlib.Decoder_8_1
Compiling module xil_defaultlib.HardwiredControlUnit
Compiling module xil_defaultlib.HardwiredControlUnitTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot HardwiredControlUnitTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.199 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3920 ns
WARNING: Too many words specified in data file RAM.mem
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3920 ns
WARNING: Too many words specified in data file RAM.mem
restart
INFO: [Simtcl 6-17] Simulation restarted
run 274 ns
WARNING: Too many words specified in data file RAM.mem
run 150 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3920 ns
WARNING: Too many words specified in data file RAM.mem
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module MUX2_1_4bit
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_4bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module ZCNO_register
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-311] analyzing module Decoder_8_1
INFO: [VRFC 10-311] analyzing module Decoder_16_1
INFO: [VRFC 10-311] analyzing module CombinationalControlUnit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module lasttest
INFO: [VRFC 10-311] analyzing module SequenceCounterTest
INFO: [VRFC 10-311] analyzing module HardwiredControlUnitTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-93] PART2_a is not declared under prefix ALU_Sys [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1470]
ERROR: [VRFC 10-93] PART2_a is not declared under prefix ALU_Sys [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1471]
ERROR: [VRFC 10-93] PART2_a is not declared under prefix ALU_Sys [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1472]
ERROR: [VRFC 10-93] PART2_a is not declared under prefix ALU_Sys [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1473]
ERROR: [VRFC 10-93] PART2_b is not declared under prefix ALU_Sys [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1474]
ERROR: [VRFC 10-93] PART2_b is not declared under prefix ALU_Sys [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1475]
ERROR: [VRFC 10-93] PART2_b is not declared under prefix ALU_Sys [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1476]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module MUX2_1_4bit
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_4bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module ZCNO_register
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-311] analyzing module Decoder_8_1
INFO: [VRFC 10-311] analyzing module Decoder_16_1
INFO: [VRFC 10-311] analyzing module CombinationalControlUnit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module lasttest
INFO: [VRFC 10-311] analyzing module SequenceCounterTest
INFO: [VRFC 10-311] analyzing module HardwiredControlUnitTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CombinationalControlUnit
Compiling module xil_defaultlib.MUX2_1_8bit
Compiling module xil_defaultlib.Full_Adder_1bit
Compiling module xil_defaultlib.Adder_Substractor_8bit
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.PART1_8bit
Compiling module xil_defaultlib.MUX4_1_8bit
Compiling module xil_defaultlib.PART2_a
Compiling module xil_defaultlib.PART2_b
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2_1_16bit
Compiling module xil_defaultlib.Adder_Substractor_16bit
Compiling module xil_defaultlib.PART1_16bit
Compiling module xil_defaultlib.PART2_c
Compiling module xil_defaultlib.MUX2_1_1bit
Compiling module xil_defaultlib.MUX16_4_8bit
Compiling module xil_defaultlib.MUX2_1_4bit
Compiling module xil_defaultlib.Adder_Substractor_4bit
Compiling module xil_defaultlib.ZCNO_register
Compiling module xil_defaultlib.PART3
Compiling module xil_defaultlib.ALUSystem
Compiling module xil_defaultlib.Decoder_16_1
Compiling module xil_defaultlib.SequenceCounter
Compiling module xil_defaultlib.Decoder_8_1
Compiling module xil_defaultlib.HardwiredControlUnit
Compiling module xil_defaultlib.HardwiredControlUnitTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot HardwiredControlUnitTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1332.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module MUX2_1_4bit
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_4bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module ZCNO_register
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-311] analyzing module Decoder_8_1
INFO: [VRFC 10-311] analyzing module Decoder_16_1
INFO: [VRFC 10-311] analyzing module CombinationalControlUnit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
ERROR: [VRFC 10-2109] no definition for port Reset [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1391]
ERROR: [VRFC 10-91] R1 is not declared [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1391]
ERROR: [VRFC 10-1040] module HardwiredControlUnit ignored due to previous errors [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:1391]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module MUX2_1_4bit
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_4bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module ZCNO_register
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-311] analyzing module Decoder_8_1
INFO: [VRFC 10-311] analyzing module Decoder_16_1
INFO: [VRFC 10-311] analyzing module CombinationalControlUnit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module lasttest
INFO: [VRFC 10-311] analyzing module SequenceCounterTest
INFO: [VRFC 10-311] analyzing module HardwiredControlUnitTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CombinationalControlUnit
Compiling module xil_defaultlib.MUX2_1_8bit
Compiling module xil_defaultlib.Full_Adder_1bit
Compiling module xil_defaultlib.Adder_Substractor_8bit
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.PART1_8bit
Compiling module xil_defaultlib.MUX4_1_8bit
Compiling module xil_defaultlib.PART2_a
Compiling module xil_defaultlib.PART2_b
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2_1_16bit
Compiling module xil_defaultlib.Adder_Substractor_16bit
Compiling module xil_defaultlib.PART1_16bit
Compiling module xil_defaultlib.PART2_c
Compiling module xil_defaultlib.MUX2_1_1bit
Compiling module xil_defaultlib.MUX16_4_8bit
Compiling module xil_defaultlib.MUX2_1_4bit
Compiling module xil_defaultlib.Adder_Substractor_4bit
Compiling module xil_defaultlib.ZCNO_register
Compiling module xil_defaultlib.PART3
Compiling module xil_defaultlib.ALUSystem
Compiling module xil_defaultlib.Decoder_16_1
Compiling module xil_defaultlib.SequenceCounter
Compiling module xil_defaultlib.Decoder_8_1
Compiling module xil_defaultlib.HardwiredControlUnit
Compiling module xil_defaultlib.HardwiredControlUnitTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot HardwiredControlUnitTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1332.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'HardwiredControlUnitTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj HardwiredControlUnitTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_Flip_Flop
INFO: [VRFC 10-311] analyzing module MUX2_1_1bit
INFO: [VRFC 10-311] analyzing module MUX2_1_4bit
INFO: [VRFC 10-311] analyzing module MUX2_1_8bit
INFO: [VRFC 10-311] analyzing module MUX4_1_8bit
INFO: [VRFC 10-311] analyzing module MUX16_4_8bit
INFO: [VRFC 10-311] analyzing module MUX2_1_16bit
INFO: [VRFC 10-311] analyzing module Full_Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_4bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_8bit
INFO: [VRFC 10-311] analyzing module Adder_Substractor_16bit
INFO: [VRFC 10-311] analyzing module ZCNO_register
INFO: [VRFC 10-311] analyzing module PART1_8bit
INFO: [VRFC 10-311] analyzing module PART1_16bit
INFO: [VRFC 10-311] analyzing module PART2_a
INFO: [VRFC 10-311] analyzing module PART2_b
INFO: [VRFC 10-311] analyzing module PART2_c
INFO: [VRFC 10-311] analyzing module PART3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-311] analyzing module Decoder_8_1
INFO: [VRFC 10-311] analyzing module Decoder_16_1
INFO: [VRFC 10-311] analyzing module CombinationalControlUnit
INFO: [VRFC 10-311] analyzing module HardwiredControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sim_1/new/simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_8bit_test
INFO: [VRFC 10-311] analyzing module part1_16bit_test
INFO: [VRFC 10-311] analyzing module PART2_a_test
INFO: [VRFC 10-311] analyzing module PART2_b_test
INFO: [VRFC 10-311] analyzing module PART2_c_test
INFO: [VRFC 10-311] analyzing module PART3_test
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module lasttest
INFO: [VRFC 10-311] analyzing module SequenceCounterTest
INFO: [VRFC 10-311] analyzing module HardwiredControlUnitTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f97be7fe3a3244819be057ad0ade57cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HardwiredControlUnitTest_behav xil_defaultlib.HardwiredControlUnitTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CombinationalControlUnit
Compiling module xil_defaultlib.MUX2_1_8bit
Compiling module xil_defaultlib.Full_Adder_1bit
Compiling module xil_defaultlib.Adder_Substractor_8bit
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_Flip_Flop
Compiling module xil_defaultlib.PART1_8bit
Compiling module xil_defaultlib.MUX4_1_8bit
Compiling module xil_defaultlib.PART2_a
Compiling module xil_defaultlib.PART2_b
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MUX2_1_16bit
Compiling module xil_defaultlib.Adder_Substractor_16bit
Compiling module xil_defaultlib.PART1_16bit
Compiling module xil_defaultlib.PART2_c
Compiling module xil_defaultlib.MUX2_1_1bit
Compiling module xil_defaultlib.MUX16_4_8bit
Compiling module xil_defaultlib.MUX2_1_4bit
Compiling module xil_defaultlib.Adder_Substractor_4bit
Compiling module xil_defaultlib.ZCNO_register
Compiling module xil_defaultlib.PART3
Compiling module xil_defaultlib.ALUSystem
Compiling module xil_defaultlib.Decoder_16_1
Compiling module xil_defaultlib.SequenceCounter
Compiling module xil_defaultlib.Decoder_8_1
Compiling module xil_defaultlib.HardwiredControlUnit
Compiling module xil_defaultlib.HardwiredControlUnitTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot HardwiredControlUnitTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "HardwiredControlUnitTest_behav -key {Behavioral:sim_1:Functional:HardwiredControlUnitTest} -tclbatch {HardwiredControlUnitTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source HardwiredControlUnitTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file RAM.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'HardwiredControlUnitTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1332.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 12:41:43 2022...
