Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Jul  6 23:28:44 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.481        0.000                      0               119533        0.014        0.000                      0               119533        9.020        0.000                       0                 49360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.481        0.000                      0               119533        0.014        0.000                      0               119533        9.020        0.000                       0                 49360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/stddev_4_reg_10252_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1153_reg_81754_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.684ns  (logic 0.518ns (3.785%)  route 13.166ns (96.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 23.037 - 20.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.668     2.962    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X46Y4          FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/stddev_4_reg_10252_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     3.480 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/stddev_4_reg_10252_reg[2]/Q
                         net (fo=61, routed)         13.166    16.646    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1602_fu_42500_p1[4]
    DSP48_X3Y48          DSP48E1                                      r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1153_reg_81754_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.858    23.037    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    DSP48_X3Y48          DSP48E1                                      r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1153_reg_81754_reg/CLK
                         clock pessimism              0.115    23.152    
                         clock uncertainty           -0.302    22.850    
    DSP48_X3Y48          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    19.128    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1153_reg_81754_reg
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                         -16.646    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/stddev_4_reg_10252_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1217_reg_81804_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.536ns  (logic 0.518ns (3.827%)  route 13.018ns (96.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 23.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.668     2.962    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X46Y4          FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/stddev_4_reg_10252_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     3.480 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/stddev_4_reg_10252_reg[2]/Q
                         net (fo=61, routed)         13.018    16.498    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1602_fu_42500_p1[4]
    DSP48_X3Y47          DSP48E1                                      r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1217_reg_81804_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.860    23.039    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1217_reg_81804_reg/CLK
                         clock pessimism              0.115    23.154    
                         clock uncertainty           -0.302    22.852    
    DSP48_X3Y47          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    19.130    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1217_reg_81804_reg
  -------------------------------------------------------------------
                         required time                         19.130    
                         arrival time                         -16.498    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/stddev_4_reg_10252_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1121_reg_81744_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.536ns  (logic 0.518ns (3.827%)  route 13.018ns (96.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 23.042 - 20.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.668     2.962    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X46Y4          FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/stddev_4_reg_10252_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     3.480 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/stddev_4_reg_10252_reg[2]/Q
                         net (fo=61, routed)         13.018    16.498    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1602_fu_42500_p1[4]
    DSP48_X3Y46          DSP48E1                                      r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1121_reg_81744_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.863    23.042    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    DSP48_X3Y46          DSP48E1                                      r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1121_reg_81744_reg/CLK
                         clock pessimism              0.115    23.157    
                         clock uncertainty           -0.302    22.855    
    DSP48_X3Y46          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    19.133    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1121_reg_81744_reg
  -------------------------------------------------------------------
                         required time                         19.133    
                         arrival time                         -16.498    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.359ns  (logic 0.456ns (2.787%)  route 15.903ns (97.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.739 - 20.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.042     3.336    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X107Y129       FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y129       FDRE (Prop_fdre_C_Q)         0.456     3.792 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/Q
                         net (fo=507, routed)        15.903    19.695    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_state12
    SLICE_X69Y49         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.559    22.739    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X69Y49         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[9]/C
                         clock pessimism              0.115    22.853    
                         clock uncertainty           -0.302    22.551    
    SLICE_X69Y49         FDRE (Setup_fdre_C_CE)      -0.205    22.346    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[9]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                         -19.695    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.187ns  (logic 0.456ns (2.817%)  route 15.731ns (97.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.042     3.336    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X107Y129       FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y129       FDRE (Prop_fdre_C_Q)         0.456     3.792 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/Q
                         net (fo=507, routed)        15.731    19.523    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_state12
    SLICE_X67Y46         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.557    22.736    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X67Y46         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[0]/C
                         clock pessimism              0.115    22.851    
                         clock uncertainty           -0.302    22.549    
    SLICE_X67Y46         FDRE (Setup_fdre_C_CE)      -0.205    22.344    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[0]
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                         -19.523    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.187ns  (logic 0.456ns (2.817%)  route 15.731ns (97.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.042     3.336    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X107Y129       FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y129       FDRE (Prop_fdre_C_Q)         0.456     3.792 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/Q
                         net (fo=507, routed)        15.731    19.523    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_state12
    SLICE_X67Y46         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.557    22.736    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X67Y46         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[4]/C
                         clock pessimism              0.115    22.851    
                         clock uncertainty           -0.302    22.549    
    SLICE_X67Y46         FDRE (Setup_fdre_C_CE)      -0.205    22.344    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[4]
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                         -19.523    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.187ns  (logic 0.456ns (2.817%)  route 15.731ns (97.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.042     3.336    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X107Y129       FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y129       FDRE (Prop_fdre_C_Q)         0.456     3.792 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/Q
                         net (fo=507, routed)        15.731    19.523    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_state12
    SLICE_X67Y46         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.557    22.736    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X67Y46         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[8]/C
                         clock pessimism              0.115    22.851    
                         clock uncertainty           -0.302    22.549    
    SLICE_X67Y46         FDRE (Setup_fdre_C_CE)      -0.205    22.344    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[8]
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                         -19.523    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln2146_reg_82725_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.347ns  (logic 0.456ns (2.789%)  route 15.891ns (97.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 23.044 - 20.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.802     3.096    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X97Y5          FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5          FDRE (Prop_fdre_C_Q)         0.456     3.552 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[16]/Q
                         net (fo=1044, routed)       15.891    19.443    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_state17
    DSP48_X3Y54          DSP48E1                                      r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln2146_reg_82725_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.865    23.044    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    DSP48_X3Y54          DSP48E1                                      r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln2146_reg_82725_reg/CLK
                         clock pessimism              0.115    23.159    
                         clock uncertainty           -0.302    22.857    
    DSP48_X3Y54          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524    22.333    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln2146_reg_82725_reg
  -------------------------------------------------------------------
                         required time                         22.333    
                         arrival time                         -19.443    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.811ns  (logic 0.456ns (2.884%)  route 15.355ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.042     3.336    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X107Y129       FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y129       FDRE (Prop_fdre_C_Q)         0.456     3.792 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/Q
                         net (fo=507, routed)        15.355    19.147    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_state12
    SLICE_X64Y41         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.556    22.736    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X64Y41         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[10]/C
                         clock pessimism              0.115    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X64Y41         FDRE (Setup_fdre_C_CE)      -0.205    22.343    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[10]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                         -19.147    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.811ns  (logic 0.456ns (2.884%)  route 15.355ns (97.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.042     3.336    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X107Y129       FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y129       FDRE (Prop_fdre_C_Q)         0.456     3.792 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_reg[11]/Q
                         net (fo=507, routed)        15.355    19.147    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_CS_fsm_state12
    SLICE_X64Y41         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.556    22.736    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X64Y41         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[2]/C
                         clock pessimism              0.115    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X64Y41         FDRE (Setup_fdre_C_CE)      -0.205    22.343    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/zext_ln1245_1_reg_81825_reg[2]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                         -19.147    
  -------------------------------------------------------------------
                         slack                                  3.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/add_ln2963_21_reg_81225_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE1I_3_46_0_fu_8906_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.525%)  route 0.207ns (59.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.556     0.891    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X51Y11         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/add_ln2963_21_reg_81225_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/add_ln2963_21_reg_81225_reg[8]/Q
                         net (fo=1, routed)           0.207     1.239    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/add_ln2963_21_reg_81225[8]
    SLICE_X49Y12         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE1I_3_46_0_fu_8906_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.825     1.191    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X49Y12         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE1I_3_46_0_fu_8906_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.070     1.226    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE1I_3_46_0_fu_8906_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_9_0_fu_3054_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.428ns (84.120%)  route 0.081ns (15.880%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.609     0.945    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X105Y97        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_9_0_fu_3054_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_9_0_fu_3054_reg[7]/Q
                         net (fo=1, routed)           0.080     1.166    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_9_0_fu_3054[7]
    SLICE_X104Y97        LUT2 (Prop_lut2_I1_O)        0.045     1.211 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623[7]_i_3/O
                         net (fo=1, routed)           0.000     1.211    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623[7]_i_3_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.320 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.320    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.360 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.400 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.453 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.453    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_fu_35200_p2[16]
    SLICE_X104Y100       FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.966     1.332    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X104Y100       FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623_reg[16]/C
                         clock pessimism             -0.035     1.297    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.134     1.431    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_409_reg_79623_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_0_12_0_fu_4642_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_405_reg_77040_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.392ns (81.944%)  route 0.086ns (18.056%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.580     0.916    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X60Y99         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_0_12_0_fu_4642_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_0_12_0_fu_4642_reg[4]/Q
                         net (fo=1, routed)           0.086     1.142    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_0_12_0_fu_4642[4]
    SLICE_X61Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.187 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_405_reg_77040[7]_i_6/O
                         net (fo=1, routed)           0.000     1.187    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_405_reg_77040[7]_i_6_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.339 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_405_reg_77040_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.340    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_405_reg_77040_reg[7]_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.394 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_405_reg_77040_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.394    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_405_fu_27227_p2[8]
    SLICE_X61Y100        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_405_reg_77040_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.935     1.301    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X61Y100        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_405_reg_77040_reg[8]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_405_reg_77040_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_17_0_fu_3022_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_reg_79671_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.424ns (82.845%)  route 0.088ns (17.155%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.609     0.945    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X99Y98         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_17_0_fu_3022_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.141     1.086 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_17_0_fu_3022_reg[0]/Q
                         net (fo=1, routed)           0.087     1.173    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_17_0_fu_3022[0]
    SLICE_X98Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.218 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_reg_79671[3]_i_6/O
                         net (fo=1, routed)           0.000     1.218    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_reg_79671[3]_i_6_n_0
    SLICE_X98Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.363 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_reg_79671_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.363    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_reg_79671_reg[3]_i_1_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.403 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_reg_79671_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.403    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_reg_79671_reg[7]_i_1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.456 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_reg_79671_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.456    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_fu_35360_p2[8]
    SLICE_X98Y100        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_reg_79671_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.965     1.331    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X98Y100        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_reg_79671_reg[8]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134     1.430    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_II_417_reg_79671_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/trunc_ln1085_reg_81610_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/final_sum_1_reg_81728_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.256ns (64.902%)  route 0.138ns (35.098%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.563     0.899    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X37Y49         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/trunc_ln1085_reg_81610_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/trunc_ln1085_reg_81610_reg[15]/Q
                         net (fo=4, routed)           0.138     1.178    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_shl9_fu_40777_p3[29]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.223 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/final_sum_1_reg_81728[30]_i_9/O
                         net (fo=1, routed)           0.000     1.223    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/final_sum_1_reg_81728[30]_i_9_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.293 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/final_sum_1_reg_81728_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.293    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/final_sum_1_fu_40797_p249_out[27]
    SLICE_X39Y50         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/final_sum_1_reg_81728_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.825     1.191    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X39Y50         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/final_sum_1_reg_81728_reg[27]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.266    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/final_sum_1_reg_81728_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_39_0_fu_1774_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/add_ln2964_13_reg_81150_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.256ns (61.002%)  route 0.164ns (38.998%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.553     0.889    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X49Y19         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_39_0_fu_1774_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_39_0_fu_1774_reg[16]/Q
                         net (fo=2, routed)           0.164     1.193    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2SI_10_39_0_fu_1774[16]
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.308 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/add_ln2964_13_reg_81150_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.308    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/add_ln2964_13_fu_39739_p2[16]
    SLICE_X50Y18         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/add_ln2964_13_reg_81150_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.816     1.182    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X50Y18         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/add_ln2964_13_reg_81150_reg[16]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.134     1.281    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/add_ln2964_13_reg_81150_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_0_15_0_fu_4630_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_406_reg_77058_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.308ns (63.741%)  route 0.175ns (36.259%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.577     0.913    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X31Y98         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_0_15_0_fu_4630_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_0_15_0_fu_4630_reg[14]/Q
                         net (fo=3, routed)           0.175     1.228    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_0_15_0_fu_4630[14]
    SLICE_X28Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.341 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_406_reg_77058_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.342    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_406_reg_77058_reg[15]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.396 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_406_reg_77058_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.396    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_406_fu_27284_p2[16]
    SLICE_X28Y100        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_406_reg_77058_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.931     1.297    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X28Y100        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_406_reg_77058_reg[16]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_406_reg_77058_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_20_0_fu_3010_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_641_reg_79691_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.348ns (81.157%)  route 0.081ns (18.843%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.590     0.926    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X83Y49         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_20_0_fu_3010_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_20_0_fu_3010_reg[7]/Q
                         net (fo=1, routed)           0.080     1.147    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_16_20_0_fu_3010[7]
    SLICE_X82Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.192 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_641_reg_79691[7]_i_3/O
                         net (fo=1, routed)           0.000     1.192    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_641_reg_79691[7]_i_3_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.301 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_641_reg_79691_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.301    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_641_reg_79691_reg[7]_i_1_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.354 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_641_reg_79691_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.354    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_641_fu_35420_p2[8]
    SLICE_X82Y50         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_641_reg_79691_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.853     1.219    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X82Y50         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_641_reg_79691_reg[8]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X82Y50         FDRE (Hold_fdre_C_D)         0.134     1.323    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_641_reg_79691_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_20_23_0_fu_2598_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_708_reg_80348_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.274ns (66.220%)  route 0.140ns (33.780%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.637     0.973    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X112Y50        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_20_23_0_fu_2598_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_20_23_0_fu_2598_reg[13]/Q
                         net (fo=3, routed)           0.140     1.276    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_20_23_0_fu_2598[13]
    SLICE_X111Y49        LUT2 (Prop_lut2_I0_O)        0.045     1.321 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_708_reg_80348[15]_i_5/O
                         net (fo=1, routed)           0.000     1.321    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_708_reg_80348[15]_i_5_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.386 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_708_reg_80348_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.386    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_708_fu_37496_p2[13]
    SLICE_X111Y49        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_708_reg_80348_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.914     1.280    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X111Y49        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_708_reg_80348_reg[13]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.105     1.355    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_708_reg_80348_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_10_2_0_fu_3682_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_545_reg_78600_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.348ns (67.329%)  route 0.169ns (32.671%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.578     0.914    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X57Y99         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_10_2_0_fu_3682_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_10_2_0_fu_3682_reg[11]/Q
                         net (fo=1, routed)           0.168     1.223    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/p_ZZ12processImagefiiPiS_S_S_S_PA320_h6MySizeE2II_10_2_0_fu_3682[11]
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.268 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_545_reg_78600[11]_i_3/O
                         net (fo=1, routed)           0.000     1.268    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_545_reg_78600[11]_i_3_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.377 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_545_reg_78600_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.377    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_545_reg_78600_reg[11]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.430 r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_545_reg_78600_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.430    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_545_fu_32036_p2[12]
    SLICE_X58Y100        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_545_reg_78600_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.934     1.300    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/ap_clk
    SLICE_X58Y100        FDRE                                         r  design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_545_reg_78600_reg[12]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134     1.399    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/a_545_reg_78600_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y50    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_imageScalerL1_imageScalerL1_1_fu_284/p_1_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y44    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_imageScalerL1_imageScalerL1_1_fu_284/tmp_23_reg_436_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y17    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1346_reg_82021_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y3     design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1378_reg_82026_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y42    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1410_reg_82056_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y53    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1442_reg_82237_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y9     design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1474_reg_82081_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y11    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1506_reg_82267_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y11    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1570_reg_82292_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y22    design_2_i/detectFaces_0/inst/grp_processImage_fu_295/mul_ln1698_reg_82377_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y123  <hidden>
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y123  <hidden>
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y123  <hidden>
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y123  <hidden>
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y102  <hidden>



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 0.124ns (2.773%)  route 4.348ns (97.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           4.348     4.348    design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X98Y149        LUT1 (Prop_lut1_I0_O)        0.124     4.472 r  design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.472    design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X98Y149        FDRE                                         r  design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.783     2.962    design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X98Y149        FDRE                                         r  design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.045ns (2.305%)  route 1.907ns (97.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.907     1.907    design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X98Y149        LUT1 (Prop_lut1_I0_O)        0.045     1.952 r  design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.952    design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X98Y149        FDRE                                         r  design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.965     1.331    design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X98Y149        FDRE                                         r  design_2_i/rst_ps7_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           207 Endpoints
Min Delay           207 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.121ns  (logic 0.802ns (11.262%)  route 6.319ns (88.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.649     2.943    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X38Y24         FDRE                                         r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=109, routed)         5.520     8.941    design_2_i/detectFaces_0/inst/result_y_Scale_U/Q[0]
    SLICE_X2Y40          LUT2 (Prop_lut2_I1_O)        0.324     9.265 r  design_2_i/detectFaces_0/inst/result_y_Scale_U/result_y_d0[9]_INST_0/O
                         net (fo=1, routed)           0.799    10.064    design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X0Y34          FDRE                                         r  design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.653     2.832    design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y34          FDRE                                         r  design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 0.773ns (11.044%)  route 6.226ns (88.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.649     2.943    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X38Y24         FDRE                                         r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=109, routed)         5.006     8.427    design_2_i/detectFaces_0/inst/result_y_Scale_U/Q[0]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.295     8.722 r  design_2_i/detectFaces_0/inst/result_y_Scale_U/result_y_d0[20]_INST_0/O
                         net (fo=1, routed)           1.220     9.942    design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[20]
    SLICE_X0Y39          FDRE                                         r  design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.657     2.836    design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y39          FDRE                                         r  design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.893ns  (logic 0.795ns (11.533%)  route 6.098ns (88.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.649     2.943    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X38Y24         FDRE                                         r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=109, routed)         4.962     8.383    design_2_i/detectFaces_0/inst/result_y_Scale_U/Q[0]
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.317     8.700 r  design_2_i/detectFaces_0/inst/result_y_Scale_U/result_y_d0[29]_INST_0/O
                         net (fo=1, routed)           1.137     9.836    design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X20Y24         FDRE                                         r  design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.562     2.741    design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y24         FDRE                                         r  design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.878ns  (logic 0.766ns (11.136%)  route 6.112ns (88.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.649     2.943    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X38Y24         FDRE                                         r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=109, routed)         4.622     8.043    design_2_i/detectFaces_0/inst/result_y_Scale_U/Q[0]
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.288     8.331 r  design_2_i/detectFaces_0/inst/result_y_Scale_U/result_y_d0[15]_INST_0/O
                         net (fo=1, routed)           1.490     9.821    design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X0Y38          FDRE                                         r  design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.656     2.835    design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y38          FDRE                                         r  design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.877ns  (logic 0.799ns (11.619%)  route 6.078ns (88.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.649     2.943    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X38Y24         FDRE                                         r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=109, routed)         4.590     8.011    design_2_i/detectFaces_0/inst/result_h_Scale_U/result_h_d0[31][0]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.321     8.332 r  design_2_i/detectFaces_0/inst/result_h_Scale_U/result_h_d0[5]_INST_0/O
                         net (fo=2, routed)           1.488     9.820    design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X1Y44          FDRE                                         r  design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.659     2.839    design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y44          FDRE                                         r  design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.846ns  (logic 0.773ns (11.292%)  route 6.073ns (88.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.649     2.943    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X38Y24         FDRE                                         r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=109, routed)         4.577     7.998    design_2_i/detectFaces_0/inst/result_h_Scale_U/result_h_d0[31][0]
    SLICE_X23Y35         LUT2 (Prop_lut2_I1_O)        0.295     8.293 r  design_2_i/detectFaces_0/inst/result_h_Scale_U/result_h_d0[8]_INST_0/O
                         net (fo=2, routed)           1.496     9.789    design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X0Y42          FDRE                                         r  design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.658     2.837    design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y42          FDRE                                         r  design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/i_fu_38_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.708ns  (logic 0.882ns (13.148%)  route 5.826ns (86.852%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.742     3.036    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/ap_clk
    SLICE_X30Y13         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/i_fu_38_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     3.554 r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/i_fu_38_reg[4]/Q
                         net (fo=6, routed)           1.442     4.996    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/flow_control_loop_pipe_sequential_init_U/i_fu_38_reg[0][4]
    SLICE_X36Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.120 r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/flow_control_loop_pipe_sequential_init_U/result_h_we0_INST_0_i_2/O
                         net (fo=4, routed)           1.063     6.183    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/flow_control_loop_pipe_sequential_init_U/result_h_we0_INST_0_i_2_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.307 r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/flow_control_loop_pipe_sequential_init_U/result_h_we0_INST_0_i_1/O
                         net (fo=8, routed)           0.908     7.215    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2839_3_fu_268/result_x_we0_0[0]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.116     7.331 r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2839_3_fu_268/result_h_we0_INST_0/O
                         net (fo=4, routed)           2.414     9.744    design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X0Y2           FDRE                                         r  design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.660     2.839    design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y2           FDRE                                         r  design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.715ns  (logic 0.773ns (11.511%)  route 5.942ns (88.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.649     2.943    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X38Y24         FDRE                                         r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=109, routed)         4.962     8.383    design_2_i/detectFaces_0/inst/result_y_Scale_U/Q[0]
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.295     8.678 r  design_2_i/detectFaces_0/inst/result_y_Scale_U/result_y_d0[28]_INST_0/O
                         net (fo=1, routed)           0.981     9.658    design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X41Y35         FDRE                                         r  design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.490     2.669    design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y35         FDRE                                         r  design_2_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.711ns  (logic 0.801ns (11.936%)  route 5.910ns (88.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.649     2.943    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X38Y24         FDRE                                         r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=109, routed)         4.577     7.998    design_2_i/detectFaces_0/inst/result_h_Scale_U/result_h_d0[31][0]
    SLICE_X23Y35         LUT2 (Prop_lut2_I1_O)        0.323     8.321 r  design_2_i/detectFaces_0/inst/result_h_Scale_U/result_h_d0[9]_INST_0/O
                         net (fo=2, routed)           1.333     9.654    design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X0Y37          FDRE                                         r  design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.655     2.834    design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y37          FDRE                                         r  design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/i_fu_38_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 0.882ns (13.428%)  route 5.686ns (86.572%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.742     3.036    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/ap_clk
    SLICE_X30Y13         FDRE                                         r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/i_fu_38_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.518     3.554 r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/i_fu_38_reg[4]/Q
                         net (fo=6, routed)           1.442     4.996    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/flow_control_loop_pipe_sequential_init_U/i_fu_38_reg[0][4]
    SLICE_X36Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.120 r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/flow_control_loop_pipe_sequential_init_U/result_h_we0_INST_0_i_2/O
                         net (fo=4, routed)           1.063     6.183    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/flow_control_loop_pipe_sequential_init_U/result_h_we0_INST_0_i_2_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.307 r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2778_2_fu_256/flow_control_loop_pipe_sequential_init_U/result_h_we0_INST_0_i_1/O
                         net (fo=8, routed)           0.908     7.215    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2839_3_fu_268/result_x_we0_0[0]
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.116     7.331 r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2839_3_fu_268/result_h_we0_INST_0/O
                         net (fo=4, routed)           2.274     9.604    design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X0Y3           FDRE                                         r  design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.659     2.839    design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y3           FDRE                                         r  design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.618     0.954    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X3Y18          FDRE                                         r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.095 r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[31]/Q
                         net (fo=1, routed)           0.096     1.191    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X1Y18          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.886     1.252    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y18          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.883%)  route 0.114ns (47.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.624     0.960    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X1Y7           FDRE                                         r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128     1.088 r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[29]/Q
                         net (fo=1, routed)           0.114     1.202    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X1Y9           FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.894     1.260    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y9           FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.618     0.954    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X3Y18          FDRE                                         r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.095 r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[30]/Q
                         net (fo=1, routed)           0.107     1.202    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X3Y17          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.887     1.253    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y17          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.616     0.952    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X4Y20          FDRE                                         r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164     1.116 r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[1]/Q
                         net (fo=1, routed)           0.104     1.220    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X5Y20          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.883     1.249    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y20          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.703%)  route 0.111ns (40.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.616     0.952    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X4Y20          FDRE                                         r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164     1.116 r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[23]/Q
                         net (fo=1, routed)           0.111     1.226    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X3Y20          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.884     1.250    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y20          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.623     0.959    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X0Y11          FDRE                                         r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.164     1.123 r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[28]/Q
                         net (fo=1, routed)           0.108     1.231    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X1Y12          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.891     1.257    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y12          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.905%)  route 0.114ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.623     0.959    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X0Y11          FDRE                                         r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.164     1.123 r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[2]/Q
                         net (fo=1, routed)           0.114     1.237    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X0Y13          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.890     1.256    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.397%)  route 0.156ns (52.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.618     0.954    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X3Y18          FDRE                                         r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.095 r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[27]/Q
                         net (fo=1, routed)           0.156     1.251    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X0Y17          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.887     1.253    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y17          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.804%)  route 0.153ns (48.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.616     0.952    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X4Y20          FDRE                                         r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164     1.116 r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[24]/Q
                         net (fo=1, routed)           0.153     1.268    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[24]
    SLICE_X1Y18          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.886     1.252    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y18          FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.467%)  route 0.169ns (54.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.623     0.959    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X3Y10          FDRE                                         r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.100 r  design_2_i/detectFaces_0/inst/storemerge_reg_235_reg[15]/Q
                         net (fo=1, routed)           0.169     1.269    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X4Y8           FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       0.893     1.259    design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y8           FDRE                                         r  design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           270 Endpoints
Min Delay           270 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            design_2_i/detectFaces_0/inst/counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.930ns  (logic 1.096ns (18.478%)  route 4.835ns (81.522%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           3.318     4.290    design_2_i/detectFaces_0/inst/ap_start
    SLICE_X38Y115        LUT3 (Prop_lut3_I1_O)        0.124     4.414 r  design_2_i/detectFaces_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.516     5.930    design_2_i/detectFaces_0/inst/sel
    SLICE_X31Y121        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.687     2.866    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X31Y121        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[28]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            design_2_i/detectFaces_0/inst/counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.930ns  (logic 1.096ns (18.478%)  route 4.835ns (81.522%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           3.318     4.290    design_2_i/detectFaces_0/inst/ap_start
    SLICE_X38Y115        LUT3 (Prop_lut3_I1_O)        0.124     4.414 r  design_2_i/detectFaces_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.516     5.930    design_2_i/detectFaces_0/inst/sel
    SLICE_X31Y121        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.687     2.866    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X31Y121        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[29]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            design_2_i/detectFaces_0/inst/counter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.930ns  (logic 1.096ns (18.478%)  route 4.835ns (81.522%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           3.318     4.290    design_2_i/detectFaces_0/inst/ap_start
    SLICE_X38Y115        LUT3 (Prop_lut3_I1_O)        0.124     4.414 r  design_2_i/detectFaces_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.516     5.930    design_2_i/detectFaces_0/inst/sel
    SLICE_X31Y121        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.687     2.866    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X31Y121        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[30]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            design_2_i/detectFaces_0/inst/counter_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.930ns  (logic 1.096ns (18.478%)  route 4.835ns (81.522%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           3.318     4.290    design_2_i/detectFaces_0/inst/ap_start
    SLICE_X38Y115        LUT3 (Prop_lut3_I1_O)        0.124     4.414 r  design_2_i/detectFaces_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.516     5.930    design_2_i/detectFaces_0/inst/sel
    SLICE_X31Y121        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.687     2.866    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X31Y121        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[31]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            design_2_i/detectFaces_0/inst/counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 1.096ns (18.927%)  route 4.694ns (81.073%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           3.318     4.290    design_2_i/detectFaces_0/inst/ap_start
    SLICE_X38Y115        LUT3 (Prop_lut3_I1_O)        0.124     4.414 r  design_2_i/detectFaces_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.375     5.790    design_2_i/detectFaces_0/inst/sel
    SLICE_X31Y120        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.688     2.867    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X31Y120        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[24]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            design_2_i/detectFaces_0/inst/counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 1.096ns (18.927%)  route 4.694ns (81.073%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           3.318     4.290    design_2_i/detectFaces_0/inst/ap_start
    SLICE_X38Y115        LUT3 (Prop_lut3_I1_O)        0.124     4.414 r  design_2_i/detectFaces_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.375     5.790    design_2_i/detectFaces_0/inst/sel
    SLICE_X31Y120        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.688     2.867    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X31Y120        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[25]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            design_2_i/detectFaces_0/inst/counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 1.096ns (18.927%)  route 4.694ns (81.073%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           3.318     4.290    design_2_i/detectFaces_0/inst/ap_start
    SLICE_X38Y115        LUT3 (Prop_lut3_I1_O)        0.124     4.414 r  design_2_i/detectFaces_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.375     5.790    design_2_i/detectFaces_0/inst/sel
    SLICE_X31Y120        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.688     2.867    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X31Y120        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[26]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            design_2_i/detectFaces_0/inst/counter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 1.096ns (18.927%)  route 4.694ns (81.073%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           3.318     4.290    design_2_i/detectFaces_0/inst/ap_start
    SLICE_X38Y115        LUT3 (Prop_lut3_I1_O)        0.124     4.414 r  design_2_i/detectFaces_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.375     5.790    design_2_i/detectFaces_0/inst/sel
    SLICE_X31Y120        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.688     2.867    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X31Y120        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[27]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.770ns  (logic 1.220ns (21.139%)  route 4.551ns (78.861%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           3.916     4.888    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2773_1_fu_247/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X45Y117        LUT2 (Prop_lut2_I0_O)        0.124     5.012 r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2773_1_fu_247/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2__1/O
                         net (fo=1, routed)           0.635     5.646    design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2773_1_fu_247/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2__1_n_0
    SLICE_X45Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.770 r  design_2_i/detectFaces_0/inst/grp_detectFaces_Pipeline_VITIS_LOOP_2773_1_fu_247/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1__1/O
                         net (fo=1, routed)           0.000     5.770    design_2_i/detectFaces_0/inst/ap_NS_fsm[1]
    SLICE_X45Y119        FDRE                                         r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.641     2.820    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X45Y119        FDRE                                         r  design_2_i/detectFaces_0/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            design_2_i/detectFaces_0/inst/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 1.096ns (19.433%)  route 4.543ns (80.567%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           3.318     4.290    design_2_i/detectFaces_0/inst/ap_start
    SLICE_X38Y115        LUT3 (Prop_lut3_I1_O)        0.124     4.414 r  design_2_i/detectFaces_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.225     5.639    design_2_i/detectFaces_0/inst/sel
    SLICE_X31Y119        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       1.688     2.867    design_2_i/detectFaces_0/inst/ap_clk
    SLICE_X31Y119        FDRE                                         r  design_2_i/detectFaces_0/inst/counter_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y55          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.064     3.358    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y55          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.064     3.358    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y55          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.064     3.358    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y55          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.064     3.358    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y55          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.064     3.358    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y55          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.064     3.358    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y55          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.064     3.358    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y55          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.064     3.358    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y55          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.064     3.358    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y55          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49376, routed)       2.064     3.358    <hidden>
    DSP48_X3Y56          DSP48E1                                      r  <hidden>





