/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  reg [27:0] celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_12z;
  wire [26:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[155:150] == in_data[180:175];
  assign celloutsig_0_16z = { celloutsig_0_5z[15:13], celloutsig_0_1z } <= celloutsig_0_2z[7:1];
  assign celloutsig_1_4z = { in_data[191], celloutsig_1_1z[2:1], celloutsig_1_1z[1] } <= in_data[115:112];
  assign celloutsig_1_6z = celloutsig_1_5z[8:0] <= in_data[122:114];
  assign celloutsig_0_0z = in_data[31:28] % { 1'h1, in_data[25:23] };
  assign celloutsig_0_1z = celloutsig_0_0z % { 1'h1, in_data[77:75] };
  assign celloutsig_1_3z = in_data[143:132] % { 1'h1, in_data[143:133] };
  assign celloutsig_0_2z = in_data[51:43] % { 1'h1, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_4z ? { celloutsig_1_5z[8:6], celloutsig_1_8z } : in_data[113:107];
  assign celloutsig_1_5z = celloutsig_1_3z[5] ? { in_data[163:162], celloutsig_1_0z, celloutsig_1_2z[2:1], celloutsig_1_2z[1], celloutsig_1_4z, celloutsig_1_1z[2:1], celloutsig_1_1z[1] } : { celloutsig_1_3z[10:6], 1'h0, celloutsig_1_3z[4], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_12z[10:4] = celloutsig_1_0z ? { in_data[152:147], 1'h1 } : in_data[182:176];
  assign celloutsig_1_13z = celloutsig_1_6z ? { in_data[124:113], celloutsig_1_10z, celloutsig_1_12z[10:4], celloutsig_1_8z } : { celloutsig_1_12z[10:4], celloutsig_1_8z[3], 1'h0, celloutsig_1_2z[2:1], celloutsig_1_2z[1], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_18z = ~ celloutsig_1_13z[8:4];
  assign celloutsig_1_8z = ~ in_data[191:188];
  assign celloutsig_0_5z = { in_data[58:45], celloutsig_0_0z } >> celloutsig_0_4z[20:3];
  assign celloutsig_0_15z = celloutsig_0_5z[8:3] >> { celloutsig_0_0z[1:0], celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_1z[1], celloutsig_1_1z[2:1], celloutsig_1_1z[1] } >> { celloutsig_1_1z[2:1], celloutsig_1_1z[1], celloutsig_1_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_4z = 28'h0000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_4z = { in_data[84:61], celloutsig_0_0z };
  assign { celloutsig_1_1z[1], celloutsig_1_1z[2] } = ~ { celloutsig_1_0z, in_data[132] };
  assign { celloutsig_1_2z[1], celloutsig_1_2z[2] } = ~ { celloutsig_1_1z[1], celloutsig_1_1z[2] };
  assign celloutsig_1_12z[3:0] = celloutsig_1_8z;
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign celloutsig_1_2z[0] = celloutsig_1_2z[1];
  assign { out_data[132:128], out_data[102:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
