{
  "design": {
    "design_info": {
      "boundary_crc": "0x5108B0EC6FE64AC2",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../nexys_a7.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "source_100mhz": {
        "system_clock": "",
        "system_reset": ""
      },
      "button_0": "",
      "si570_regs": "",
      "si570_compute": {
        "to_int": "",
        "to_float": "",
        "system_ila_0": "",
        "multiply": "",
        "divide": "",
        "fpu": "",
        "si570_math": ""
      }
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "CPU_RESETN"
          },
          "CLK_DOMAIN": {
            "value": "top_level_CLK100MHZ",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "BTNC": {
        "direction": "I"
      }
    },
    "components": {
      "source_100mhz": {
        "ports": {
          "CLK100MHZ": {
            "type": "clk",
            "direction": "I"
          },
          "clk_100mhz": {
            "type": "clk",
            "direction": "O"
          },
          "CPU_RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "system_clock": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "top_level_clk_wiz_0_0",
            "xci_path": "ip/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0.xci",
            "inst_hier_path": "source_100mhz/system_clock",
            "parameters": {
              "CLKOUT1_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFGCE"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_100mhz"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              },
              "USE_SAFE_CLOCK_STARTUP": {
                "value": "true"
              }
            }
          },
          "system_reset": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_level_proc_sys_reset_0_0",
            "xci_path": "ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0.xci",
            "inst_hier_path": "source_100mhz/system_reset"
          }
        },
        "nets": {
          "CLK100MHZ_1": {
            "ports": [
              "CLK100MHZ",
              "system_clock/clk_in1"
            ]
          },
          "CPU_RESETN_1": {
            "ports": [
              "CPU_RESETN",
              "system_reset/ext_reset_in"
            ]
          },
          "system_clock_clk_100mhz": {
            "ports": [
              "system_clock/clk_100mhz",
              "clk_100mhz",
              "system_reset/slowest_sync_clk"
            ]
          },
          "system_reset_peripheral_aresetn": {
            "ports": [
              "system_reset/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          }
        }
      },
      "button_0": {
        "vlnv": "xilinx.com:module_ref:button:1.0",
        "xci_name": "top_level_button_0_0",
        "xci_path": "ip/top_level_button_0_0/top_level_button_0_0.xci",
        "inst_hier_path": "button_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "button",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "PIN": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          }
        }
      },
      "si570_regs": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "top_level_xlconstant_0_0",
        "xci_path": "ip/top_level_xlconstant_0_0/top_level_xlconstant_0_0.xci",
        "inst_hier_path": "si570_regs",
        "parameters": {
          "CONST_VAL": {
            "value": "0x01C2BC011EB8"
          },
          "CONST_WIDTH": {
            "value": "48"
          }
        }
      },
      "si570_compute": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "start": {
            "direction": "I"
          },
          "si570_regs": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "done": {
            "direction": "O"
          },
          "si570_regs_out": {
            "direction": "O",
            "left": "47",
            "right": "0"
          }
        },
        "components": {
          "to_int": {
            "vlnv": "xilinx.com:ip:floating_point:7.1",
            "xci_name": "top_level_fp_to_float_0",
            "xci_path": "ip/top_level_fp_to_float_0/top_level_fp_to_float_0.xci",
            "inst_hier_path": "si570_compute/to_int",
            "parameters": {
              "A_Precision_Type": {
                "value": "Double"
              },
              "C_Accum_Input_Msb": {
                "value": "32"
              },
              "C_Accum_Lsb": {
                "value": "-31"
              },
              "C_Accum_Msb": {
                "value": "32"
              },
              "C_Latency": {
                "value": "7"
              },
              "C_Mult_Usage": {
                "value": "No_Usage"
              },
              "C_Rate": {
                "value": "1"
              },
              "C_Result_Exponent_Width": {
                "value": "64"
              },
              "C_Result_Fraction_Width": {
                "value": "0"
              },
              "Operation_Type": {
                "value": "Float_to_fixed"
              },
              "Result_Precision_Type": {
                "value": "Custom"
              }
            }
          },
          "to_float": {
            "vlnv": "xilinx.com:ip:floating_point:7.1",
            "xci_name": "top_level_floating_point_0_0",
            "xci_path": "ip/top_level_floating_point_0_0/top_level_floating_point_0_0.xci",
            "inst_hier_path": "si570_compute/to_float",
            "parameters": {
              "A_Precision_Type": {
                "value": "Uint64"
              },
              "C_A_Exponent_Width": {
                "value": "64"
              },
              "C_A_Fraction_Width": {
                "value": "0"
              },
              "C_Accum_Input_Msb": {
                "value": "32"
              },
              "C_Accum_Lsb": {
                "value": "-31"
              },
              "C_Accum_Msb": {
                "value": "32"
              },
              "C_Latency": {
                "value": "7"
              },
              "C_Mult_Usage": {
                "value": "No_Usage"
              },
              "C_Rate": {
                "value": "1"
              },
              "C_Result_Exponent_Width": {
                "value": "11"
              },
              "C_Result_Fraction_Width": {
                "value": "53"
              },
              "Operation_Type": {
                "value": "Fixed_to_float"
              },
              "Result_Precision_Type": {
                "value": "Double"
              }
            }
          },
          "system_ila_0": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "top_level_system_ila_0_2",
            "xci_path": "ip/top_level_system_ila_0_2/top_level_system_ila_0_2.xci",
            "inst_hier_path": "si570_compute/system_ila_0",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "2048"
              },
              "C_MON_TYPE": {
                "value": "NATIVE"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "1"
              },
              "C_NUM_OF_PROBES": {
                "value": "20"
              },
              "C_PROBE10_TYPE": {
                "value": "0"
              },
              "C_PROBE11_TYPE": {
                "value": "0"
              },
              "C_PROBE12_TYPE": {
                "value": "0"
              },
              "C_PROBE13_TYPE": {
                "value": "0"
              },
              "C_PROBE14_TYPE": {
                "value": "0"
              },
              "C_PROBE15_TYPE": {
                "value": "0"
              },
              "C_PROBE16_TYPE": {
                "value": "0"
              },
              "C_PROBE17_TYPE": {
                "value": "0"
              },
              "C_PROBE18_TYPE": {
                "value": "0"
              },
              "C_PROBE19_TYPE": {
                "value": "0"
              },
              "C_PROBE7_TYPE": {
                "value": "0"
              },
              "C_PROBE8_TYPE": {
                "value": "0"
              },
              "C_PROBE9_TYPE": {
                "value": "0"
              },
              "C_SLOT_0_APC_EN": {
                "value": "0"
              },
              "C_SLOT_0_AXI_DATA_SEL": {
                "value": "1"
              },
              "C_SLOT_0_AXI_TRIG_SEL": {
                "value": "1"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_0_TYPE": {
                "value": "0"
              },
              "C_SLOT_1_APC_EN": {
                "value": "0"
              },
              "C_SLOT_1_AXI_DATA_SEL": {
                "value": "1"
              },
              "C_SLOT_1_AXI_TRIG_SEL": {
                "value": "1"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_TYPE": {
                "value": "0"
              },
              "C_SLOT_2_APC_EN": {
                "value": "0"
              },
              "C_SLOT_2_AXI_DATA_SEL": {
                "value": "1"
              },
              "C_SLOT_2_AXI_TRIG_SEL": {
                "value": "1"
              },
              "C_SLOT_2_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_2_TYPE": {
                "value": "0"
              },
              "C_SLOT_3_APC_EN": {
                "value": "0"
              },
              "C_SLOT_3_AXI_DATA_SEL": {
                "value": "1"
              },
              "C_SLOT_3_AXI_TRIG_SEL": {
                "value": "1"
              },
              "C_SLOT_3_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_3_TYPE": {
                "value": "0"
              },
              "C_SLOT_4_APC_EN": {
                "value": "0"
              },
              "C_SLOT_4_AXI_DATA_SEL": {
                "value": "1"
              },
              "C_SLOT_4_AXI_TRIG_SEL": {
                "value": "1"
              },
              "C_SLOT_4_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              }
            }
          },
          "multiply": {
            "vlnv": "xilinx.com:ip:floating_point:7.1",
            "xci_name": "top_level_floating_point_0_1",
            "xci_path": "ip/top_level_floating_point_0_1/top_level_floating_point_0_1.xci",
            "inst_hier_path": "si570_compute/multiply",
            "parameters": {
              "A_Precision_Type": {
                "value": "Double"
              },
              "C_Accum_Input_Msb": {
                "value": "32"
              },
              "C_Accum_Lsb": {
                "value": "-31"
              },
              "C_Accum_Msb": {
                "value": "32"
              },
              "C_Latency": {
                "value": "16"
              },
              "C_Mult_Usage": {
                "value": "Full_Usage"
              },
              "C_Rate": {
                "value": "1"
              },
              "C_Result_Exponent_Width": {
                "value": "11"
              },
              "C_Result_Fraction_Width": {
                "value": "53"
              },
              "Operation_Type": {
                "value": "Multiply"
              },
              "Result_Precision_Type": {
                "value": "Double"
              }
            }
          },
          "divide": {
            "vlnv": "xilinx.com:ip:floating_point:7.1",
            "xci_name": "top_level_fp_multiply_0",
            "xci_path": "ip/top_level_fp_multiply_0/top_level_fp_multiply_0.xci",
            "inst_hier_path": "si570_compute/divide",
            "parameters": {
              "A_Precision_Type": {
                "value": "Double"
              },
              "C_Accum_Input_Msb": {
                "value": "32"
              },
              "C_Accum_Lsb": {
                "value": "-31"
              },
              "C_Accum_Msb": {
                "value": "32"
              },
              "C_Latency": {
                "value": "58"
              },
              "C_Mult_Usage": {
                "value": "No_Usage"
              },
              "C_Rate": {
                "value": "1"
              },
              "C_Result_Exponent_Width": {
                "value": "11"
              },
              "C_Result_Fraction_Width": {
                "value": "53"
              },
              "Operation_Type": {
                "value": "Divide"
              },
              "Result_Precision_Type": {
                "value": "Double"
              }
            }
          },
          "fpu": {
            "vlnv": "xilinx.com:module_ref:fpu:1.0",
            "xci_name": "top_level_fpu_0_0",
            "xci_path": "ip/top_level_fpu_0_0/top_level_fpu_0_0.xci",
            "inst_hier_path": "si570_compute/fpu",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fpu",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "divide_A": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "divide_A_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "divide_A_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "divide_A_tready",
                    "direction": "I"
                  }
                }
              },
              "divide_B": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "divide_B_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "divide_B_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "divide_B_tready",
                    "direction": "I"
                  }
                }
              },
              "divide_RESULT": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency width format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type generated dependency fractwidth format long minimum {} maximum {}} value 53}}}}} TDATA_WIDTH 64 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_underflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value underflow} enabled {attribs {resolve_type generated dependency underflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency underflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value overflow} enabled {attribs {resolve_type generated dependency overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_invalid_op {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value invalid_op} enabled {attribs {resolve_type generated dependency invalid_op_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency invalid_op_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency invalid_op_bitoffset format long minimum {} maximum {}} value 0}}} field_div_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value div_by_zero} enabled {attribs {resolve_type generated dependency div_by_zero_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency div_by_zero_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency div_by_zero_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_input_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_input_overflow} enabled {attribs {resolve_type generated dependency accum_input_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_input_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_input_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_overflow} enabled {attribs {resolve_type generated dependency accum_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency a_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_c_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value c_tuser} enabled {attribs {resolve_type generated dependency c_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency c_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency c_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_operation_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value operation_tuser} enabled {attribs {resolve_type generated dependency operation_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency operation_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency operation_tuser_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "divide_RESULT_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "divide_RESULT_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "divide_RESULT_tready",
                    "direction": "O"
                  }
                }
              },
              "multiply_A": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "multiply_A_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "multiply_A_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "multiply_A_tready",
                    "direction": "I"
                  }
                }
              },
              "multiply_B": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "multiply_B_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "multiply_B_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "multiply_B_tready",
                    "direction": "I"
                  }
                }
              },
              "multiply_RESULT": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency width format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type generated dependency fractwidth format long minimum {} maximum {}} value 53}}}}} TDATA_WIDTH 64 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_underflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value underflow} enabled {attribs {resolve_type generated dependency underflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency underflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value overflow} enabled {attribs {resolve_type generated dependency overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_invalid_op {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value invalid_op} enabled {attribs {resolve_type generated dependency invalid_op_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency invalid_op_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency invalid_op_bitoffset format long minimum {} maximum {}} value 0}}} field_div_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value div_by_zero} enabled {attribs {resolve_type generated dependency div_by_zero_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency div_by_zero_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency div_by_zero_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_input_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_input_overflow} enabled {attribs {resolve_type generated dependency accum_input_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_input_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_input_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_overflow} enabled {attribs {resolve_type generated dependency accum_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency a_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_c_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value c_tuser} enabled {attribs {resolve_type generated dependency c_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency c_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency c_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_operation_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value operation_tuser} enabled {attribs {resolve_type generated dependency operation_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency operation_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency operation_tuser_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "multiply_RESULT_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "multiply_RESULT_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "multiply_RESULT_tready",
                    "direction": "O"
                  }
                }
              },
              "tofloat_A": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "tofloat_A_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "tofloat_A_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "tofloat_A_tready",
                    "direction": "I"
                  }
                }
              },
              "tofloat_RESULT": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency width format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type generated dependency fractwidth format long minimum {} maximum {}} value 53}}}}} TDATA_WIDTH 64 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_underflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value underflow} enabled {attribs {resolve_type generated dependency underflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency underflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value overflow} enabled {attribs {resolve_type generated dependency overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_invalid_op {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value invalid_op} enabled {attribs {resolve_type generated dependency invalid_op_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency invalid_op_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency invalid_op_bitoffset format long minimum {} maximum {}} value 0}}} field_div_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value div_by_zero} enabled {attribs {resolve_type generated dependency div_by_zero_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency div_by_zero_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency div_by_zero_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_input_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_input_overflow} enabled {attribs {resolve_type generated dependency accum_input_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_input_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_input_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_overflow} enabled {attribs {resolve_type generated dependency accum_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency a_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_c_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value c_tuser} enabled {attribs {resolve_type generated dependency c_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency c_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency c_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_operation_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value operation_tuser} enabled {attribs {resolve_type generated dependency operation_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency operation_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency operation_tuser_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "tofloat_RESULT_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "tofloat_RESULT_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "tofloat_RESULT_tready",
                    "direction": "O"
                  }
                }
              },
              "toint_A": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "toint_A_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "toint_A_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "toint_A_tready",
                    "direction": "I"
                  }
                }
              },
              "toint_RESULT": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency width format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} TDATA_WIDTH 64 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_underflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value underflow} enabled {attribs {resolve_type generated dependency underflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency underflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value overflow} enabled {attribs {resolve_type generated dependency overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_invalid_op {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value invalid_op} enabled {attribs {resolve_type generated dependency invalid_op_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency invalid_op_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency invalid_op_bitoffset format long minimum {} maximum {}} value 0}}} field_div_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value div_by_zero} enabled {attribs {resolve_type generated dependency div_by_zero_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency div_by_zero_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency div_by_zero_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_input_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_input_overflow} enabled {attribs {resolve_type generated dependency accum_input_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_input_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_input_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_accum_overflow {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value accum_overflow} enabled {attribs {resolve_type generated dependency accum_overflow_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency accum_overflow_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency accum_overflow_bitoffset format long minimum {} maximum {}} value 0}}} field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency a_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_c_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value c_tuser} enabled {attribs {resolve_type generated dependency c_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency c_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency c_tuser_bitoffset format long minimum {} maximum {}} value 0}}} field_operation_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value operation_tuser} enabled {attribs {resolve_type generated dependency operation_tuser_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency operation_tuser_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency operation_tuser_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "toint_RESULT_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "toint_RESULT_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "toint_RESULT_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "divide_A:divide_B:divide_RESULT:multiply_A:multiply_B:multiply_RESULT:tofloat_A:tofloat_RESULT:toint_A:toint_RESULT",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "done": {
                "direction": "O"
              },
              "OPER": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "A": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "B": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RESULT": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          },
          "si570_math": {
            "vlnv": "xilinx.com:module_ref:si570_math:1.0",
            "xci_name": "top_level_si570_math_0_0",
            "xci_path": "ip/top_level_si570_math_0_0/top_level_si570_math_0_0.xci",
            "inst_hier_path": "si570_compute/si570_math",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "si570_math",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/source_100mhz/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "si570_regs_in": {
                "direction": "I",
                "left": "47",
                "right": "0"
              },
              "start": {
                "direction": "I"
              },
              "done": {
                "direction": "O"
              },
              "si570_regs_out": {
                "direction": "O",
                "left": "47",
                "right": "0"
              },
              "A": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "B": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "OP": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "RESULT": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "fpu_done": {
                "direction": "I"
              },
              "fp_2_power_28": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_old_nominal_hz": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_old_N1xHS_DIV": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_old_RFREQ_REG": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_old_RFREQ": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_old_fdco": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_xtal": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_new_fdco": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_new_nominal_hz": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_new_N1xHS_DIV": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_new_RFREQ": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_new_RFREQ_shifted": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "fp_new_RFREQ_REG": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "fp_divide_M_AXIS_RESULT": {
            "interface_ports": [
              "divide/M_AXIS_RESULT",
              "fpu/divide_RESULT"
            ]
          },
          "fp_multiply_M_AXIS_RESULT": {
            "interface_ports": [
              "multiply/M_AXIS_RESULT",
              "fpu/multiply_RESULT"
            ]
          },
          "fp_to_float_M_AXIS_RESULT": {
            "interface_ports": [
              "to_float/M_AXIS_RESULT",
              "fpu/tofloat_RESULT"
            ]
          },
          "fpu_divide_A": {
            "interface_ports": [
              "divide/S_AXIS_A",
              "fpu/divide_A"
            ]
          },
          "fpu_divide_B": {
            "interface_ports": [
              "divide/S_AXIS_B",
              "fpu/divide_B"
            ]
          },
          "fpu_multiply_A": {
            "interface_ports": [
              "multiply/S_AXIS_A",
              "fpu/multiply_A"
            ]
          },
          "fpu_multiply_B": {
            "interface_ports": [
              "multiply/S_AXIS_B",
              "fpu/multiply_B"
            ]
          },
          "fpu_tofloat_A": {
            "interface_ports": [
              "to_float/S_AXIS_A",
              "fpu/tofloat_A"
            ]
          },
          "fpu_toint_A": {
            "interface_ports": [
              "fpu/toint_A",
              "to_int/S_AXIS_A"
            ]
          },
          "to_int_M_AXIS_RESULT": {
            "interface_ports": [
              "to_int/M_AXIS_RESULT",
              "fpu/toint_RESULT"
            ]
          }
        },
        "nets": {
          "button_0_Q": {
            "ports": [
              "start",
              "si570_math/start"
            ]
          },
          "fp_2_power_28": {
            "ports": [
              "si570_math/fp_2_power_28",
              "system_ila_0/probe19"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_new_N1xHS_DIV": {
            "ports": [
              "si570_math/fp_new_N1xHS_DIV",
              "system_ila_0/probe8"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_new_RFREQ": {
            "ports": [
              "si570_math/fp_new_RFREQ",
              "system_ila_0/probe10"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_new_RFREQ_REG": {
            "ports": [
              "si570_math/fp_new_RFREQ_REG",
              "system_ila_0/probe11"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_new_RFREQ_shifted": {
            "ports": [
              "si570_math/fp_new_RFREQ_shifted",
              "system_ila_0/probe12"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_new_fdco": {
            "ports": [
              "si570_math/fp_new_fdco",
              "system_ila_0/probe7"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_new_nominal_hz": {
            "ports": [
              "si570_math/fp_new_nominal_hz",
              "system_ila_0/probe9"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_old_N1xHS_DIV": {
            "ports": [
              "si570_math/fp_old_N1xHS_DIV",
              "system_ila_0/probe14"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_old_RFREQ": {
            "ports": [
              "si570_math/fp_old_RFREQ",
              "system_ila_0/probe16"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_old_RFREQ_REG": {
            "ports": [
              "si570_math/fp_old_RFREQ_REG",
              "system_ila_0/probe17"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_old_fdco": {
            "ports": [
              "si570_math/fp_old_fdco",
              "system_ila_0/probe13"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_old_nominal_hz": {
            "ports": [
              "si570_math/fp_old_nominal_hz",
              "system_ila_0/probe15"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fp_xtal": {
            "ports": [
              "si570_math/fp_xtal",
              "system_ila_0/probe18"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fpu_RESULT": {
            "ports": [
              "fpu/RESULT",
              "system_ila_0/probe3",
              "si570_math/RESULT"
            ]
          },
          "fpu_done": {
            "ports": [
              "fpu/done",
              "system_ila_0/probe4",
              "si570_math/fpu_done"
            ]
          },
          "si570_math_0_A": {
            "ports": [
              "si570_math/A",
              "system_ila_0/probe1",
              "fpu/A"
            ]
          },
          "si570_math_0_B": {
            "ports": [
              "si570_math/B",
              "system_ila_0/probe2",
              "fpu/B"
            ]
          },
          "si570_math_0_OP": {
            "ports": [
              "si570_math/OP",
              "system_ila_0/probe0",
              "fpu/OPER"
            ]
          },
          "si570_math_done": {
            "ports": [
              "si570_math/done",
              "done",
              "system_ila_0/probe5"
            ]
          },
          "si570_math_si570_regs_out": {
            "ports": [
              "si570_math/si570_regs_out",
              "si570_regs_out",
              "system_ila_0/probe6"
            ]
          },
          "si570_regs_dout": {
            "ports": [
              "si570_regs",
              "si570_math/si570_regs_in"
            ]
          },
          "source_100mhz_clk_100mhz": {
            "ports": [
              "clk",
              "to_int/aclk",
              "to_float/aclk",
              "system_ila_0/clk",
              "multiply/aclk",
              "divide/aclk",
              "fpu/clk",
              "si570_math/clk"
            ]
          },
          "source_100mhz_peripheral_aresetn": {
            "ports": [
              "resetn",
              "fpu/resetn",
              "si570_math/resetn"
            ]
          }
        }
      }
    },
    "nets": {
      "CLK100MHZ_1": {
        "ports": [
          "CLK100MHZ",
          "source_100mhz/CLK100MHZ"
        ]
      },
      "CPU_RESETN_1": {
        "ports": [
          "CPU_RESETN",
          "source_100mhz/CPU_RESETN"
        ]
      },
      "PIN_0_1": {
        "ports": [
          "BTNC",
          "button_0/PIN"
        ]
      },
      "button_0_Q": {
        "ports": [
          "button_0/Q",
          "si570_compute/start"
        ]
      },
      "si570_regs_dout": {
        "ports": [
          "si570_regs/dout",
          "si570_compute/si570_regs"
        ]
      },
      "source_100mhz_clk_100mhz": {
        "ports": [
          "source_100mhz/clk_100mhz",
          "button_0/CLK",
          "si570_compute/clk"
        ]
      },
      "source_100mhz_peripheral_aresetn": {
        "ports": [
          "source_100mhz/peripheral_aresetn",
          "si570_compute/resetn"
        ]
      }
    }
  }
}