TimeQuest Timing Analyzer report for DE2_115
Sat Jan 02 21:17:06 2021
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 17. Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 18. Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_BCLK'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Summary
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 45. Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 47. Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 48. Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 49. Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 50. Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 51. Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Output Enable Times
 65. Minimum Output Enable Times
 66. Output Disable Times
 67. Minimum Output Disable Times
 68. Slow 1200mV 0C Model Metastability Summary
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 75. Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 76. Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 77. Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 78. Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 79. Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 80. Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 81. Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[1]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Propagation Delay
 93. Minimum Propagation Delay
 94. Output Enable Times
 95. Minimum Output Enable Times
 96. Output Disable Times
 97. Minimum Output Disable Times
 98. Fast 1200mV 0C Model Metastability Summary
 99. Multicorner Timing Analysis Summary
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Propagation Delay
105. Minimum Propagation Delay
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths
118. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115                                             ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.4%      ;
;     Processor 3            ;   7.7%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; test2/test2/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Jan 02 21:16:54 2021 ;
; src/DE2_115/DE2_115.sdc                                      ; OK     ; Sat Jan 02 21:16:54 2021 ;
+--------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; AUD_BCLK                         ; Base      ; 83.000 ; 12.05 MHz ; 0.000 ; 41.500 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { AUD_BCLK }                         ;
; CLOCK2_50                        ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK2_50 }                        ;
; CLOCK3_50                        ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK3_50 }                        ;
; CLOCK_50                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; my_qsys|altpll_0|sd1|pll7|inclk[0] ; { my_qsys|altpll_0|sd1|pll7|clk[0] } ;
; my_qsys|altpll_0|sd1|pll7|clk[1] ; Generated ; 13.333 ; 75.0 MHz  ; 0.000 ; 6.666  ; 50.00      ; 2         ; 3           ;       ;        ;           ;            ; false    ; CLOCK_50 ; my_qsys|altpll_0|sd1|pll7|inclk[0] ; { my_qsys|altpll_0|sd1|pll7|clk[1] } ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                     ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 45.56 MHz  ; 45.56 MHz       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;      ;
; 190.55 MHz ; 190.55 MHz      ; my_qsys|altpll_0|sd1|pll7|clk[1] ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 5.148 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 8.322 ; 0.000         ;
+----------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.289 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.402 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 9.200  ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 35.500 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                    ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 3.335 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 3.444 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 6.373  ; 0.000         ;
; CLOCK_50                         ; 9.819  ; 0.000         ;
; CLOCK2_50                        ; 16.000 ; 0.000         ;
; CLOCK3_50                        ; 16.000 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 19.705 ; 0.000         ;
; AUD_BCLK                         ; 78.790 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.148 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 8.002      ;
; 5.152 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 7.998      ;
; 5.506 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 7.644      ;
; 5.508 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 7.642      ;
; 5.627 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 7.523      ;
; 5.631 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 7.519      ;
; 6.067 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 7.083      ;
; 6.069 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 7.081      ;
; 6.546 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.154     ; 6.631      ;
; 6.550 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.154     ; 6.627      ;
; 6.907 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 6.243      ;
; 6.912 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 6.238      ;
; 6.918 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.154     ; 6.259      ;
; 6.920 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.154     ; 6.257      ;
; 7.388 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 5.762      ;
; 7.393 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.181     ; 5.757      ;
; 7.448 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.671      ;
; 7.467 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.652      ;
; 7.575 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.544      ;
; 7.580 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.539      ;
; 7.598 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.521      ;
; 7.599 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.520      ;
; 7.605 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.514      ;
; 7.617 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.502      ;
; 7.624 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.495      ;
; 7.630 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.162     ; 5.539      ;
; 7.663 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.456      ;
; 7.671 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.448      ;
; 7.707 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.412      ;
; 7.712 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.407      ;
; 7.730 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.389      ;
; 7.731 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.388      ;
; 7.737 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.382      ;
; 7.749 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.370      ;
; 7.756 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.363      ;
; 7.785 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.334      ;
; 7.795 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.324      ;
; 7.803 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.316      ;
; 7.815 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.304      ;
; 7.839 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.280      ;
; 7.840 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.279      ;
; 7.844 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.275      ;
; 7.862 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.257      ;
; 7.863 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.256      ;
; 7.869 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.250      ;
; 7.877 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.242      ;
; 7.878 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.241      ;
; 7.881 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.238      ;
; 7.888 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.231      ;
; 7.910 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.209      ;
; 7.916 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.203      ;
; 7.917 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.202      ;
; 7.927 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.192      ;
; 7.935 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.184      ;
; 7.947 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.172      ;
; 7.948 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.171      ;
; 7.967 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.152      ;
; 7.971 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.148      ;
; 7.972 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.147      ;
; 7.994 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.125      ;
; 8.001 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.118      ;
; 8.009 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.110      ;
; 8.010 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.109      ;
; 8.013 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.106      ;
; 8.020 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.099      ;
; 8.042 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.077      ;
; 8.048 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.071      ;
; 8.048 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.071      ;
; 8.049 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.070      ;
; 8.053 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.066      ;
; 8.059 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.060      ;
; 8.067 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.052      ;
; 8.072 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.152     ; 5.107      ;
; 8.079 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.040      ;
; 8.080 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.039      ;
; 8.085 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.068     ; 5.178      ;
; 8.099 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.020      ;
; 8.103 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.016      ;
; 8.104 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 5.015      ;
; 8.113 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.068     ; 5.150      ;
; 8.141 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.978      ;
; 8.142 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.977      ;
; 8.174 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.945      ;
; 8.180 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.939      ;
; 8.180 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.939      ;
; 8.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.938      ;
; 8.188 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.931      ;
; 8.191 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.928      ;
; 8.191 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.928      ;
; 8.191 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.928      ;
; 8.211 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.908      ;
; 8.212 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.152     ; 4.967      ;
; 8.212 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.152     ; 4.967      ;
; 8.212 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.907      ;
; 8.217 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.068     ; 5.046      ;
; 8.231 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.888      ;
; 8.236 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 4.883      ;
; 8.245 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.068     ; 5.018      ;
; 8.251 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[6]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.197     ; 4.883      ;
; 8.257 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.152     ; 4.922      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 8.322  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.205     ; 4.805      ;
; 8.324  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.205     ; 4.803      ;
; 8.325  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.205     ; 4.802      ;
; 8.330  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.205     ; 4.797      ;
; 8.333  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.205     ; 4.794      ;
; 8.367  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 4.763      ;
; 8.369  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 4.761      ;
; 8.370  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 4.760      ;
; 8.375  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 4.755      ;
; 8.378  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 4.752      ;
; 9.006  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.194     ; 4.132      ;
; 9.007  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.194     ; 4.131      ;
; 9.010  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.194     ; 4.128      ;
; 9.051  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.191     ; 4.090      ;
; 9.052  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.191     ; 4.089      ;
; 9.055  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.191     ; 4.086      ;
; 9.266  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.211     ; 3.855      ;
; 9.268  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.211     ; 3.853      ;
; 9.269  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.211     ; 3.852      ;
; 9.274  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.211     ; 3.847      ;
; 9.277  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.211     ; 3.844      ;
; 9.595  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.558      ;
; 9.596  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.557      ;
; 9.597  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.556      ;
; 9.598  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.555      ;
; 9.599  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.554      ;
; 9.600  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.553      ;
; 9.601  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.552      ;
; 9.602  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.551      ;
; 9.602  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.551      ;
; 9.603  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.550      ;
; 9.628  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.525      ;
; 9.633  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.520      ;
; 9.633  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.520      ;
; 9.635  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 3.518      ;
; 9.640  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.516      ;
; 9.641  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.515      ;
; 9.642  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.514      ;
; 9.643  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.513      ;
; 9.644  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.512      ;
; 9.645  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.511      ;
; 9.646  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.510      ;
; 9.647  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.509      ;
; 9.647  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.509      ;
; 9.648  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.508      ;
; 9.673  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.483      ;
; 9.678  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.478      ;
; 9.678  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.478      ;
; 9.680  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 3.476      ;
; 9.774  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.211     ; 3.347      ;
; 9.776  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.211     ; 3.345      ;
; 9.777  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.211     ; 3.344      ;
; 9.782  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.211     ; 3.339      ;
; 9.785  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.211     ; 3.336      ;
; 9.820  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.184     ; 3.328      ;
; 9.822  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.184     ; 3.326      ;
; 9.852  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.181     ; 3.299      ;
; 9.853  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.181     ; 3.298      ;
; 9.950  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.200     ; 3.182      ;
; 9.951  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.200     ; 3.181      ;
; 9.954  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.200     ; 3.178      ;
; 10.012 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 3.118      ;
; 10.014 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 3.116      ;
; 10.015 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 3.115      ;
; 10.020 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 3.110      ;
; 10.023 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 3.107      ;
; 10.264 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.205     ; 2.863      ;
; 10.266 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.205     ; 2.861      ;
; 10.267 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.205     ; 2.860      ;
; 10.272 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.205     ; 2.855      ;
; 10.275 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.205     ; 2.852      ;
; 10.285 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.181     ; 2.866      ;
; 10.286 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 2.844      ;
; 10.287 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.181     ; 2.864      ;
; 10.288 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 2.842      ;
; 10.289 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 2.841      ;
; 10.294 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 2.836      ;
; 10.295 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.191     ; 2.846      ;
; 10.297 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.202     ; 2.833      ;
; 10.380 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.191     ; 2.761      ;
; 10.458 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.200     ; 2.674      ;
; 10.459 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.200     ; 2.673      ;
; 10.462 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.200     ; 2.670      ;
; 10.500 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.184     ; 2.648      ;
; 10.502 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.184     ; 2.646      ;
; 10.523 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.181     ; 2.628      ;
; 10.525 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.181     ; 2.626      ;
; 10.539 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.185     ; 2.608      ;
; 10.540 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.185     ; 2.607      ;
; 10.541 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.185     ; 2.606      ;
; 10.542 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.185     ; 2.605      ;
; 10.543 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.185     ; 2.604      ;
; 10.544 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.185     ; 2.603      ;
; 10.545 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.185     ; 2.602      ;
; 10.546 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.185     ; 2.601      ;
; 10.546 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.185     ; 2.601      ;
; 10.547 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.185     ; 2.600      ;
; 10.566 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 2.590      ;
; 10.567 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 2.589      ;
; 10.567 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.176     ; 2.589      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.289 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.001        ; 0.197      ; 0.693      ;
; 0.289 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.001        ; 0.197      ; 0.693      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.BLUR                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.BLUR                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_cycle                                                                                         ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_cycle                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.MAX                                                                                         ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.MAX                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_overrun                                              ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_overrun                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|break_detect                                            ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|break_detect                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|framing_error                                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|framing_error                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_char_ready                                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_char_ready                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FIRST_ROW                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FIRST_ROW                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[63]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[63]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[7]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[7]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[6]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[6]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[5]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[5]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[4]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[4]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[3]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[3]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[2]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[2]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[1]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[1]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[0]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[0]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.DIV                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.DIV                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.IDLE                                                                           ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.IDLE                                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[19]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[19]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[14]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[14]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[12]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[12]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                                                                                                ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                                                                                                ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.FINISH                                                                       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.FINISH                                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_read_r                                                                         ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_read_r                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.GET_DATA                                                                     ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.GET_DATA                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_address_r[3]                                                                   ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_address_r[3]                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[0]                                                                         ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[0]                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[1]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[1]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[0]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[0]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[4]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[4]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[18]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[18]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[15]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[15]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[13]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[13]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[0]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[0]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.OUTPUT_ZERO                                                                                 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.OUTPUT_ZERO                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.WAIT                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.WAIT                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                                                                                                ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FINISH                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FINISH                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[0]                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[0]                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.LOAD_RIGHT                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.LOAD_RIGHT                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[2]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[2]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[7]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[7]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[6]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[6]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[17]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[17]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[16]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[16]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[11]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[11]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|rgb_cnt[1]                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|rgb_cnt[1]                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.OUT                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.OUT                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0] ; rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.410 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|rgb_cnt[0]                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|rgb_cnt[0]                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.421 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.IDLE                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.WAIT                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.686      ;
; 0.428 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|v_count[20]                                                                                       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|v_count[20]                                                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|h_count[20]                                                                                       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|h_count[20]                                                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|break_detect                                            ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|readdata[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[19]                                                                        ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[19]                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[1]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[1]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.433 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[39][18]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][18]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.701      ;
; 0.433 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][15]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][15]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.701      ;
; 0.433 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][14]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][14]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.700      ;
; 0.433 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][4]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][4]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.700      ;
; 0.433 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[7]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[7]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[31][10]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[30][10]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.701      ;
; 0.433 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[2][3]                                                                                     ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][3]                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.700      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][14]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][14]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[113][10]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[112][10]                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[111][16]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[110][16]                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[119][5]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[118][5]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[77][2]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[76][2]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[67][2]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[66][2]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[77][1]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[76][1]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[45][18]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[44][18]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.702      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][13]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][13]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.702      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[13][12]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[12][12]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.702      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[33][9]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[32][9]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][8]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[52][8]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[51][8]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][8]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][7]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][7]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][5]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][5]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[13][17]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[12][17]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[28][14]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[27][14]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.430 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.432 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.698      ;
; 0.445 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.711      ;
; 0.475 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.740      ;
; 0.607 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.873      ;
; 0.614 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.879      ;
; 0.659 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.928      ;
; 0.668 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.933      ;
; 0.674 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.940      ;
; 0.680 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.946      ;
; 0.687 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.952      ;
; 0.692 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.958      ;
; 0.695 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.961      ;
; 0.696 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.962      ;
; 0.742 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 1.010      ;
; 0.794 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 1.057      ;
; 0.796 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 1.059      ;
; 0.822 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.088      ;
; 0.827 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.093      ;
; 0.832 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.098      ;
; 0.841 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.107      ;
; 0.842 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.108      ;
; 0.865 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.131      ;
; 0.866 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.132      ;
; 0.867 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.133      ;
; 0.872 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 1.140      ;
; 0.906 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.088      ; 1.180      ;
; 0.944 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 1.212      ;
; 0.951 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.090      ; 1.227      ;
; 0.952 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[6]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.192      ; 1.349      ;
; 0.959 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.225      ;
; 0.963 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.224      ;
; 0.973 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.239      ;
; 1.015 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 1.280      ;
; 1.047 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[6]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.192      ; 1.444      ;
; 1.080 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.346      ;
; 1.084 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.345      ;
; 1.085 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.351      ;
; 1.089 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.350      ;
; 1.094 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.360      ;
; 1.104 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.365      ;
; 1.121 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.387      ;
; 1.123 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 1.388      ;
; 1.136 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.402      ;
; 1.141 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.407      ;
; 1.141 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.407      ;
; 1.141 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.407      ;
; 1.150 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.416      ;
; 1.151 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.412      ;
; 1.155 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.421      ;
; 1.191 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.098      ; 1.475      ;
; 1.191 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.098      ; 1.475      ;
; 1.206 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.472      ;
; 1.210 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.471      ;
; 1.215 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.476      ;
; 1.216 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.477      ;
; 1.225 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.486      ;
; 1.230 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.491      ;
; 1.232 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 1.497      ;
; 1.239 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.505      ;
; 1.246 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.512      ;
; 1.247 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.513      ;
; 1.250 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.516      ;
; 1.256 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.522      ;
; 1.261 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 1.526      ;
; 1.261 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 1.526      ;
; 1.261 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 1.526      ;
; 1.262 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.528      ;
; 1.267 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.533      ;
; 1.267 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.533      ;
; 1.272 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.533      ;
; 1.276 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.542      ;
; 1.277 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.538      ;
; 1.281 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.547      ;
; 1.304 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[6]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.192      ; 1.701      ;
; 1.308 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.195      ; 1.708      ;
; 1.314 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.195      ; 1.714      ;
; 1.323 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 1.591      ;
; 1.324 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 1.592      ;
; 1.336 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.597      ;
; 1.337 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.598      ;
; 1.341 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.602      ;
; 1.342 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.603      ;
; 1.351 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.612      ;
; 1.356 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.617      ;
; 1.365 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.631      ;
; 1.372 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.638      ;
; 1.373 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.639      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 9.200 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.244     ; 3.887      ;
; 9.200 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.244     ; 3.887      ;
; 9.200 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.244     ; 3.887      ;
; 9.200 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.244     ; 3.887      ;
; 9.200 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.244     ; 3.887      ;
; 9.200 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.244     ; 3.887      ;
; 9.200 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.244     ; 3.887      ;
; 9.200 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.244     ; 3.887      ;
; 9.200 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.244     ; 3.887      ;
; 9.200 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.244     ; 3.887      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.240     ; 3.890      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.240     ; 3.890      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.240     ; 3.890      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.240     ; 3.890      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.219     ; 3.911      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.219     ; 3.911      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.219     ; 3.911      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.219     ; 3.911      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.219     ; 3.911      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.219     ; 3.911      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.219     ; 3.911      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.219     ; 3.911      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.240     ; 3.890      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.240     ; 3.890      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.240     ; 3.890      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.240     ; 3.890      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.240     ; 3.890      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.240     ; 3.890      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 3.918      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.219     ; 3.911      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.217     ; 3.913      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.217     ; 3.913      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.909      ;
; 9.201 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.212     ; 3.918      ;
; 9.202 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.227     ; 3.902      ;
; 9.202 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.227     ; 3.902      ;
; 9.202 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.229     ; 3.900      ;
; 9.202 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.229     ; 3.900      ;
; 9.202 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.229     ; 3.900      ;
; 9.202 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.229     ; 3.900      ;
; 9.202 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.229     ; 3.900      ;
; 9.202 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.229     ; 3.900      ;
; 9.202 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.229     ; 3.900      ;
; 9.202 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.227     ; 3.902      ;
; 9.203 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.254     ; 3.874      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 35.500 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[10]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.155     ; 4.343      ;
; 35.500 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[9]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.155     ; 4.343      ;
; 35.500 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[9]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.155     ; 4.343      ;
; 35.500 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[1]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.155     ; 4.343      ;
; 35.519 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[19]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 4.398      ;
; 35.519 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[19]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 4.398      ;
; 35.519 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 4.398      ;
; 35.519 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[14]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 4.398      ;
; 35.523 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[18]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.149     ; 4.326      ;
; 35.523 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[17]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.149     ; 4.326      ;
; 35.523 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[16]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.149     ; 4.326      ;
; 35.523 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[15]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.149     ; 4.326      ;
; 35.525 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[13]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.332      ;
; 35.525 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[12]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.332      ;
; 35.525 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[11]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.332      ;
; 35.525 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[3]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.332      ;
; 35.526 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[8]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.144     ; 4.328      ;
; 35.526 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[5]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.144     ; 4.328      ;
; 35.532 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[7]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.132     ; 4.334      ;
; 35.532 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[7]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.132     ; 4.334      ;
; 35.532 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.132     ; 4.334      ;
; 35.532 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[6]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.132     ; 4.334      ;
; 35.532 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[4]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.132     ; 4.334      ;
; 35.540 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[4]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.132     ; 4.326      ;
; 35.540 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[2]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.132     ; 4.326      ;
; 35.540 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[2]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.132     ; 4.326      ;
; 35.540 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[0]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.132     ; 4.326      ;
; 35.540 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[0]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.132     ; 4.326      ;
; 35.931 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[0][14]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.955      ;
; 35.931 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[0][13]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.955      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[113][21]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.959      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[125][21]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.962      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[124][21]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.962      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[114][21]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.959      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[98][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.095     ; 3.971      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[97][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.095     ; 3.971      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[92][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.964      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[85][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.115     ; 3.951      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[81][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.115     ; 3.951      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[80][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.964      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[78][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.970      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[79][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.972      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[77][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.970      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[76][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.972      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.963      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.963      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.113     ; 3.953      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.113     ; 3.953      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[66][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.961      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[65][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.961      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[125][20]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.962      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[127][20]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.963      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[126][20]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.963      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[124][20]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.962      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[113][20]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.959      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[100][20]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.114     ; 3.952      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[89][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.113     ; 3.953      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[80][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.964      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[76][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.972      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.963      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.963      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.113     ; 3.953      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.114     ; 3.952      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[66][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.961      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[0][20]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.954      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[72][19]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.116     ; 3.950      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[76][19]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.117     ; 3.949      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[120][19]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.969      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[114][19]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.959      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[75][19]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.117     ; 3.949      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][19]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.972      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][19]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.954      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][19]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.954      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[79][19]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.972      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[115][19]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.117     ; 3.949      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[121][19]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.969      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[113][19]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.959      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[106][19]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.961      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[100][19]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.114     ; 3.952      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[85][19]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.115     ; 3.951      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][19]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.116     ; 3.950      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[16][19]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.972      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[0][19]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.954      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][18]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.956      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][18]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.956      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[5][18]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.113     ; 3.953      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][18]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.113     ; 3.953      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][18]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.113     ; 3.953      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[0][18]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.954      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][17]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.957      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][17]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.957      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[9][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 3.946      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[8][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 3.946      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.113     ; 3.953      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.113     ; 3.953      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.113     ; 3.953      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[127][17]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.114     ; 3.952      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[0][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.114     ; 3.952      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[5][15]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.113     ; 3.953      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[115][15]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.117     ; 3.949      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.335 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.164      ; 3.704      ;
; 3.335 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.164      ; 3.704      ;
; 3.335 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.164      ; 3.704      ;
; 3.335 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.180      ; 3.720      ;
; 3.335 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.180      ; 3.720      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.161      ; 3.702      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.161      ; 3.702      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.161      ; 3.702      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.161      ; 3.702      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.161      ; 3.702      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.146      ; 3.687      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.146      ; 3.687      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.146      ; 3.687      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.146      ; 3.687      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.146      ; 3.687      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.146      ; 3.687      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.146      ; 3.687      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.146      ; 3.687      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.146      ; 3.687      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.146      ; 3.687      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.135      ; 3.676      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.161      ; 3.702      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.161      ; 3.702      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.174      ; 3.715      ;
; 3.336 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.174      ; 3.715      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.693      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.693      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.693      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.693      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.172      ; 3.714      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.172      ; 3.714      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.172      ; 3.714      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.172      ; 3.714      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.172      ; 3.714      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.172      ; 3.714      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.172      ; 3.714      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.172      ; 3.714      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.693      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.693      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.693      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.693      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.693      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.693      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.172      ; 3.714      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
; 3.337 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 3.712      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                  ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[22][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.747      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.747      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[41][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[25][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[111][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.743      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.745      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[41][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.743      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.747      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[25][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[23][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.119      ; 3.749      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[22][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.747      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[20][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.119      ; 3.749      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[35][19]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.744      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][19]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.745      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[22][19]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.747      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[23][19]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.119      ; 3.749      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[34][19]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.744      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][19]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.743      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][19]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.745      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][17]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.736      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][15]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.745      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][15]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.745      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[34][15]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.744      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[35][15]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.744      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][13]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.743      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][10]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.745      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][10]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.745      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][10]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.737      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][10]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.737      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[35][10]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.744      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[34][10]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.744      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][9]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.737      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][9]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.737      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][7]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.743      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][7]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.736      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][6]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.736      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][6]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.737      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][6]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.737      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][6]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.743      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][5]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.737      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][5]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.736      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][5]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.737      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][5]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.743      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][4]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.736      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][4]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.736      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][3]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.736      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][3]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.736      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][3]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.747      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[25][3]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[22][3]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.747      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[41][2]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][2]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.743      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][2]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.747      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[25][2]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[111][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.743      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][1]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.747      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][1]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[41][1]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[25][1]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.745      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.117      ; 3.747      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[41][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.118      ; 3.748      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.743      ;
; 3.444 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[35][0]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.744      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[58][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[46][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.115      ; 3.746      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[44][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[43][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.119      ; 3.750      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[39][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.744      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[35][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.752      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[31][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[30][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.753      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[19][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.752      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.753      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[9][21]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.119      ; 3.750      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][21]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.744      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[58][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.736      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[44][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[46][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.738      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[47][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.738      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[43][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[42][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.745      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.119      ; 3.750      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.745      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[31][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.747      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[30][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.753      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[9][20]   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.119      ; 3.750      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][19]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.119      ; 3.750      ;
; 3.445 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[30][19]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.122      ; 3.753      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 6.373 ; 6.593        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ;
; 6.374 ; 6.594        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ;
; 6.375 ; 6.595        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                                           ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                                           ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ;
; 6.376 ; 6.596        ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                                           ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                                           ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ;
; 6.549 ; 6.737        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ;
; 6.550 ; 6.738        ; 0.188          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------+
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[11]              ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[1]               ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[3]               ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|green[0]                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|green[1]                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|green[2]                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|green[3]                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|green[4]                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|green[5]                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|green[6]                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|green[7]                   ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[11]~_emulated    ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[12]~_emulated    ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[13]~_emulated    ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[3]~_emulated     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[5]~_emulated     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[8]~_emulated     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[0]             ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[1]             ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[2]             ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[3]             ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[4]             ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[5]             ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[6]             ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[7]             ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[8]             ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[9]             ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[0]                 ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[1]                 ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[2]                 ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[3]                 ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[4]                 ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[5]                 ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[6]                 ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[7]                 ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[8]                 ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FINISH               ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.PREPARE              ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|store_addr[0]              ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|store_addr[1]              ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|store_addr[2]              ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|store_addr[3]              ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|store_addr[4]              ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|store_addr[5]              ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|store_addr[6]              ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|store_addr[7]              ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|store_addr[8]              ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|store_addr[9]              ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[10] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[11] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[12] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[13] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[14] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[15] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[16] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[17] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[18] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[19] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[2]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[3]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[5]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[6]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[7]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|red[0]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|red[1]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|red[2]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|red[3]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|red[4]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|red[5]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|red[6]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|red[7]                     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_read_addr[10]         ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_read_addr[11]         ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_read_addr[12]         ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_read_addr[13]         ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_read_addr[14]         ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_read_addr[15]         ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_read_addr[16]         ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_read_addr[17]         ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_read_addr[18]         ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_read_addr[19]         ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_write_addr[10]        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_write_addr[11]        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_write_addr[12]        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_write_addr[13]        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_write_addr[14]        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_write_addr[15]        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_write_addr[16]        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_write_addr[17]        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_write_addr[18]        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|sram_write_addr[19]        ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[10]~_emulated    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[1]~_emulated     ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[9]~_emulated     ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|output_ans[7]              ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[0]                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[1]                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[2]                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[3]                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[4]                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_BCLK'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 78.790 ; 83.000       ; 4.210          ; Port Rate ; AUD_BCLK ; Rise       ; AUD_BCLK ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 18.397 ; 18.866 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 18.348 ; 18.578 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 18.397 ; 18.866 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 17.886 ; 18.203 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 18.252 ; 18.794 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 17.849 ; 18.161 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 17.571 ; 18.187 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 17.221 ; 17.705 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 16.483 ; 17.130 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.488  ; 6.005  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.496  ; 5.964  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.573  ; 6.089  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.550  ; 6.030  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.076  ; 6.584  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.205  ; 6.793  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.781  ; 6.338  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.310  ; 6.934  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SW[*]        ; CLOCK_50   ; 5.355  ; 5.769  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 5.355  ; 5.769  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 10.099 ; 10.802 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.031  ; 6.690  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.001  ; 6.616  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.244  ; 6.834  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.008  ; 6.655  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.771  ; 8.366  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.534  ; 7.988  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.190  ; 7.733  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.166  ; 7.642  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.723  ; 7.278  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.663  ; 7.142  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.063  ; 7.552  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.875  ; 7.404  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.140  ; 7.692  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 8.403  ; 9.092  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.712  ; 10.280 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.099 ; 10.802 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; -4.616 ; -5.052 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -5.488 ; -6.091 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -5.379 ; -5.971 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -5.362 ; -5.886 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -5.403 ; -6.026 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -5.506 ; -6.110 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -5.163 ; -5.685 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -4.657 ; -5.208 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -5.194 ; -5.704 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -4.616 ; -5.093 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -4.623 ; -5.052 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -4.697 ; -5.173 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -4.678 ; -5.123 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -5.176 ; -5.655 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -5.297 ; -5.854 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -4.891 ; -5.411 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -5.396 ; -5.991 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SW[*]        ; CLOCK_50   ; -4.507 ; -4.896 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -4.507 ; -4.896 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -4.983 ; -5.577 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -5.000 ; -5.605 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -5.095 ; -5.676 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -5.331 ; -5.889 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -4.983 ; -5.577 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -6.758 ; -7.290 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -6.586 ; -7.021 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -6.198 ; -6.683 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -6.233 ; -6.691 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -5.471 ; -5.911 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -5.754 ; -6.209 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -6.140 ; -6.605 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -5.695 ; -6.137 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -6.153 ; -6.672 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -7.358 ; -7.984 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -8.616 ; -9.126 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -8.987 ; -9.626 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50   ; 14.372 ; 14.455 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 9.541  ; 9.458  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 11.953 ; 12.054 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 12.377 ; 12.307 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 9.153  ; 9.164  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 10.925 ; 10.911 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 14.372 ; 14.455 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 12.225 ; 12.022 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 11.306 ; 10.936 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 9.049  ; 9.007  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 11.306 ; 10.936 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 11.176 ; 10.667 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 8.820  ; 8.808  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 8.734  ; 8.820  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 10.130 ; 9.978  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 9.426  ; 9.532  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 10.481 ; 10.602 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 10.481 ; 10.602 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 10.137 ; 10.268 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 10.188 ; 10.315 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 10.204 ; 10.332 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 12.902 ; 12.572 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 11.406 ; 11.262 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 11.074 ; 11.036 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 12.902 ; 12.572 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 11.695 ; 11.640 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 11.788 ; 11.550 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 10.516 ; 10.515 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 10.897 ; 10.997 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 10.774 ; 10.884 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 10.773 ; 10.880 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 10.774 ; 10.884 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 10.764 ; 10.874 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 10.744 ; 10.852 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 11.152 ; 10.778 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 10.551 ; 10.373 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 9.131  ; 9.010  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 9.167  ; 8.947  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 10.021 ; 9.893  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 9.036  ; 8.972  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 11.152 ; 10.778 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 9.057  ; 9.295  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 9.246  ; 9.486  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 8.760  ; 8.980  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 8.695  ; 8.874  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 9.246  ; 9.486  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 9.109  ; 9.339  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 15.247 ; 14.662 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 11.212 ; 11.140 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 13.318 ; 13.079 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 12.702 ; 12.532 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 13.487 ; 13.311 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 13.336 ; 13.162 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 13.139 ; 13.083 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 12.547 ; 12.424 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 13.106 ; 13.051 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 13.335 ; 13.123 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 13.112 ; 12.672 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 13.568 ; 13.405 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 12.852 ; 12.622 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 15.247 ; 14.662 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 13.072 ; 12.849 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 11.649 ; 11.452 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 13.310 ; 12.927 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 11.533 ; 11.560 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 11.463 ; 11.404 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 11.609 ; 11.509 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 14.847 ; 14.262 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 11.331 ; 11.175 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.416  ; 8.361  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.679  ; 9.497  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 11.331 ; 11.175 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.360  ; 8.246  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 10.703 ; 10.612 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.393  ; 9.385  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 10.865 ; 10.897 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 10.236 ; 10.101 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.233  ; 8.992  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.412  ; 7.334  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 9.498  ; 9.264  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.271  ; 7.277  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.201  ; 9.172  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 10.310 ; 10.148 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 7.672  ; 7.621  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 9.214  ; 9.170  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 10.863 ; 10.654 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 12.373 ; 12.158 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[0]      ; CLOCK_50   ; 12.120 ; 11.933 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[1]      ; CLOCK_50   ; 12.373 ; 12.158 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[2]      ; CLOCK_50   ; 10.809 ; 10.663 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[3]      ; CLOCK_50   ; 11.943 ; 11.895 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 10.350 ; 10.315 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 10.962 ; 10.900 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 10.986 ; 10.889 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 12.302 ; 11.990 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50   ; 9.477  ; 9.342  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 2.809  ;        ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 9.058  ; 8.910  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[0]      ; CLOCK_50   ; 9.001  ; 8.803  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[1]      ; CLOCK_50   ; 8.826  ; 8.599  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[2]      ; CLOCK_50   ; 8.937  ; 8.812  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[3]      ; CLOCK_50   ; 8.236  ; 8.082  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 7.004  ; 7.017  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 8.974  ; 8.774  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 9.058  ; 8.910  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 8.384  ; 8.239  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 6.964  ; 7.115  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 9.187  ; 8.966  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[0]      ; CLOCK_50   ; 7.499  ; 7.311  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[1]      ; CLOCK_50   ; 7.849  ; 7.652  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[2]      ; CLOCK_50   ; 7.909  ; 7.717  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[3]      ; CLOCK_50   ; 7.905  ; 7.721  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 8.195  ; 8.039  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 5.718  ; 5.628  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 9.187  ; 8.966  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 6.677  ; 6.597  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.660  ; Fall       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 9.917  ; 9.453  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 7.351  ; 7.291  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.029  ; 8.814  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 8.122  ; 7.939  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.282  ; 8.108  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.565  ; 8.471  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.827  ; 7.836  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.385  ; 8.272  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.756  ; 8.659  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.216  ; 8.165  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.718  ; 7.396  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.978  ; 8.919  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.167  ; 6.978  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.917  ; 9.453  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.070  ; 6.927  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.225  ; 7.079  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.970  ; 7.589  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 7.218  ; 7.214  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.444  ; 7.392  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.051  ; 5.990  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.189  ; 8.708  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_B[*]       ; CLOCK_50   ; 11.912 ; 11.797 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 11.659 ; 11.572 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 11.912 ; 11.797 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 10.348 ; 10.302 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 11.482 ; 11.534 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 9.889  ; 9.954  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 10.501 ; 10.539 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 10.525 ; 10.528 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 11.841 ; 11.629 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 11.740 ; 11.711 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 11.682 ; 11.603 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 11.512 ; 11.405 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 11.617 ; 11.611 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 10.917 ; 10.851 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 9.690  ; 9.824  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 11.655 ; 11.574 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 11.740 ; 11.711 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 11.067 ; 11.042 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 11.869 ; 11.735 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 10.184 ; 10.116 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 10.534 ; 10.426 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 10.478 ; 10.300 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 10.473 ; 10.302 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 10.875 ; 10.806 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 8.401  ; 8.430  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 11.869 ; 11.735 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 9.361  ; 9.401  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50   ; 7.037  ; 7.056  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 8.156  ; 8.173  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 9.730  ; 9.875  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 10.123 ; 9.969  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 7.037  ; 7.056  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 8.671  ; 8.685  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 12.230 ; 12.192 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 10.676 ; 10.610 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 6.756  ; 6.724  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 6.985  ; 6.915  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 9.194  ; 8.896  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 9.001  ; 8.614  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 6.766  ; 6.724  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 6.756  ; 6.807  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 8.056  ; 7.849  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 7.374  ; 7.488  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 8.434  ; 8.578  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 8.769  ; 8.901  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 8.434  ; 8.578  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 8.484  ; 8.625  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 8.500  ; 8.641  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 7.556  ; 7.588  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 8.389  ; 8.254  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 8.087  ; 8.045  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 9.916  ; 9.504  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 8.674  ; 8.621  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 8.760  ; 8.593  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 7.556  ; 7.588  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 7.911  ; 8.064  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 8.521  ; 8.694  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 8.549  ; 8.720  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 8.551  ; 8.726  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 8.541  ; 8.716  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 8.521  ; 8.694  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 6.301  ; 6.139  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 7.696  ; 7.486  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 6.333  ; 6.177  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 6.364  ; 6.211  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 7.182  ; 7.020  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 6.301  ; 6.139  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 8.416  ; 7.944  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 6.315  ; 6.487  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 6.544  ; 6.734  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 6.605  ; 6.834  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 6.544  ; 6.734  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 7.072  ; 7.321  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 6.941  ; 7.180  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 6.009  ; 5.954  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.055  ; 6.014  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 8.695  ; 8.364  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.807  ; 7.516  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.334  ; 8.154  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.852  ; 8.674  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.453  ; 8.351  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.097  ; 7.008  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.390  ; 8.222  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.523  ; 8.367  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 8.423  ; 8.061  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.573  ; 8.412  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.211  ; 6.908  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.976  ; 9.480  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.169  ; 6.879  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.171  ; 6.066  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.076  ; 7.568  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.881  ; 6.798  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.134  ; 7.083  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.009  ; 5.954  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.200  ; 8.685  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.058  ; 5.059  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.229  ; 5.192  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.461  ; 6.300  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 6.961  ; 6.937  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.628  ; 5.525  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.023  ; 6.040  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.180  ; 6.172  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.463  ; 6.408  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.966  ; 5.865  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.164  ; 6.942  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.415  ; 5.352  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 7.193  ; 6.964  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.058  ; 5.059  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.907  ; 6.875  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 8.353  ; 8.222  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.873  ; 5.735  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 6.292  ; 6.119  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.695  ; 6.395  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 6.217  ; 6.154  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[0]      ; CLOCK_50   ; 7.592  ; 7.520  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[1]      ; CLOCK_50   ; 7.870  ; 7.722  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[2]      ; CLOCK_50   ; 6.217  ; 6.154  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[3]      ; CLOCK_50   ; 7.584  ; 7.636  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 7.401  ; 7.402  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 7.279  ; 7.325  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 6.610  ; 6.608  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 8.291  ; 8.081  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50   ; 7.790  ; 7.667  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 2.264  ;        ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 6.263  ; 6.268  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[0]      ; CLOCK_50   ; 8.180  ; 7.982  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[1]      ; CLOCK_50   ; 8.011  ; 7.785  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[2]      ; CLOCK_50   ; 8.118  ; 7.991  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[3]      ; CLOCK_50   ; 7.444  ; 7.289  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 6.263  ; 6.268  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 8.155  ; 7.956  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 8.234  ; 8.084  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 7.588  ; 7.441  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 6.237  ; 6.386  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 5.027  ; 4.934  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[0]      ; CLOCK_50   ; 6.737  ; 6.549  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[1]      ; CLOCK_50   ; 7.073  ; 6.877  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[2]      ; CLOCK_50   ; 7.133  ; 6.940  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[3]      ; CLOCK_50   ; 7.127  ; 6.943  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 7.406  ; 7.248  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 5.027  ; 4.934  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 8.358  ; 8.138  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 5.948  ; 5.863  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.117  ; Fall       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.366  ; 5.303  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.613  ; 6.550  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 8.166  ; 7.940  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.296  ; 7.103  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.507  ; 7.335  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.759  ; 7.656  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.072  ; 7.076  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.586  ; 7.465  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.944  ; 7.834  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.386  ; 7.319  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.043  ; 6.718  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.121  ; 8.049  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.381  ; 6.180  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.101  ; 8.628  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.289  ; 6.134  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.493  ; 6.349  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.234  ; 6.836  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.468  ; 6.450  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.683  ; 6.619  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 5.366  ; 5.303  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 8.401  ; 7.912  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_B[*]       ; CLOCK_50   ; 6.387  ; 6.410  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 7.820  ; 7.641  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 8.061  ; 7.855  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 6.570  ; 6.431  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 7.653  ; 7.607  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 6.387  ; 6.410  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 6.971  ; 6.969  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 6.742  ; 6.651  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 8.265  ; 8.022  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 7.020  ; 7.049  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 8.674  ; 8.509  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 8.796  ; 8.593  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 8.651  ; 8.561  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 8.188  ; 8.062  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 7.020  ; 7.049  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 8.910  ; 8.737  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 8.730  ; 8.618  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 8.120  ; 8.011  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 5.593  ; 5.539  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 6.753  ; 6.618  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 7.909  ; 7.743  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 7.374  ; 7.256  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 7.367  ; 7.257  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 8.209  ; 8.094  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 5.593  ; 5.539  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 9.175  ; 8.987  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 5.964  ; 5.932  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; SRAM_DQ[0]  ; VGA_B[0]    ; 13.075 ;        ;        ; 13.584 ;
; SRAM_DQ[1]  ; VGA_B[1]    ; 13.311 ;        ;        ; 13.757 ;
; SRAM_DQ[2]  ; VGA_B[2]    ; 11.431 ;        ;        ; 11.854 ;
; SRAM_DQ[3]  ; VGA_B[3]    ; 13.390 ;        ;        ; 14.024 ;
; SRAM_DQ[4]  ; HEX2[0]     ; 12.335 ; 12.272 ; 13.000 ; 12.958 ;
; SRAM_DQ[4]  ; HEX2[1]     ; 14.619 ; 14.190 ; 15.257 ; 14.887 ;
; SRAM_DQ[4]  ; HEX2[2]     ;        ; 14.063 ; 15.127 ;        ;
; SRAM_DQ[4]  ; HEX2[3]     ; 12.107 ; 12.074 ; 12.771 ; 12.759 ;
; SRAM_DQ[4]  ; HEX2[4]     ; 12.099 ;        ;        ; 12.771 ;
; SRAM_DQ[4]  ; HEX2[5]     ; 13.448 ;        ;        ; 13.929 ;
; SRAM_DQ[4]  ; HEX2[6]     ; 12.700 ;        ;        ; 13.483 ;
; SRAM_DQ[4]  ; VGA_B[4]    ; 12.908 ;        ;        ; 13.498 ;
; SRAM_DQ[5]  ; HEX2[0]     ; 12.039 ; 11.969 ; 12.537 ; 12.458 ;
; SRAM_DQ[5]  ; HEX2[1]     ; 14.350 ; 13.946 ; 14.848 ; 14.435 ;
; SRAM_DQ[5]  ; HEX2[2]     ; 14.140 ; 13.739 ; 14.638 ; 14.228 ;
; SRAM_DQ[5]  ; HEX2[3]     ; 11.814 ; 11.774 ; 12.311 ; 12.262 ;
; SRAM_DQ[5]  ; HEX2[4]     ; 11.798 ; 11.756 ; 12.295 ; 12.244 ;
; SRAM_DQ[5]  ; HEX2[5]     ; 13.158 ; 12.947 ; 13.656 ; 13.436 ;
; SRAM_DQ[5]  ; HEX2[6]     ; 12.442 ; 12.561 ; 12.930 ; 13.058 ;
; SRAM_DQ[5]  ; HEX3[0]     ; 13.231 ;        ;        ; 13.773 ;
; SRAM_DQ[5]  ; HEX3[3]     ; 12.887 ;        ;        ; 13.439 ;
; SRAM_DQ[5]  ; HEX3[4]     ; 12.938 ;        ;        ; 13.486 ;
; SRAM_DQ[5]  ; HEX3[5]     ; 12.954 ;        ;        ; 13.503 ;
; SRAM_DQ[5]  ; VGA_B[5]    ; 12.042 ;        ;        ; 12.561 ;
; SRAM_DQ[6]  ; HEX2[0]     ; 11.681 ; 11.610 ; 12.287 ; 12.253 ;
; SRAM_DQ[6]  ; HEX2[1]     ; 13.983 ;        ;        ; 14.220 ;
; SRAM_DQ[6]  ; HEX2[2]     ; 13.778 ; 13.376 ; 14.383 ; 14.018 ;
; SRAM_DQ[6]  ; HEX2[3]     ; 11.453 ; 11.412 ; 12.059 ; 12.055 ;
; SRAM_DQ[6]  ; HEX2[4]     ; 11.444 ;        ;        ; 12.044 ;
; SRAM_DQ[6]  ; HEX2[5]     ; 12.795 ; 12.583 ; 13.400 ; 13.224 ;
; SRAM_DQ[6]  ; HEX2[6]     ; 12.085 ; 12.205 ; 12.728 ; 12.810 ;
; SRAM_DQ[6]  ; HEX3[0]     ; 12.948 ;        ;        ; 13.501 ;
; SRAM_DQ[6]  ; HEX3[3]     ; 12.604 ;        ;        ; 13.167 ;
; SRAM_DQ[6]  ; HEX3[4]     ; 12.655 ;        ;        ; 13.214 ;
; SRAM_DQ[6]  ; HEX3[5]     ; 12.671 ;        ;        ; 13.231 ;
; SRAM_DQ[6]  ; VGA_B[6]    ; 11.187 ;        ;        ; 11.663 ;
; SRAM_DQ[7]  ; HEX2[0]     ; 11.699 ; 11.724 ; 12.366 ; 12.237 ;
; SRAM_DQ[7]  ; HEX2[1]     ; 13.989 ; 13.690 ; 14.659 ; 14.212 ;
; SRAM_DQ[7]  ; HEX2[2]     ; 13.842 ; 13.417 ; 14.387 ; 14.021 ;
; SRAM_DQ[7]  ; HEX2[3]     ; 11.473 ; 11.528 ; 12.140 ; 12.041 ;
; SRAM_DQ[7]  ; HEX2[4]     ; 11.459 ; 11.471 ; 12.088 ; 11.995 ;
; SRAM_DQ[7]  ; HEX2[5]     ; 12.859 ; 12.701 ; 13.484 ; 13.260 ;
; SRAM_DQ[7]  ; HEX2[6]     ; 12.132 ; 12.281 ; 12.780 ; 12.836 ;
; SRAM_DQ[7]  ; HEX3[0]     ; 13.362 ;        ;        ; 13.956 ;
; SRAM_DQ[7]  ; HEX3[3]     ; 13.018 ;        ;        ; 13.622 ;
; SRAM_DQ[7]  ; HEX3[4]     ; 13.069 ;        ;        ; 13.669 ;
; SRAM_DQ[7]  ; HEX3[5]     ; 13.085 ;        ;        ; 13.686 ;
; SRAM_DQ[7]  ; VGA_B[7]    ; 13.767 ;        ;        ; 14.099 ;
; SRAM_DQ[8]  ; HEX4[0]     ; 12.256 ; 12.120 ; 12.770 ; 12.625 ;
; SRAM_DQ[8]  ; HEX4[1]     ; 11.940 ; 11.902 ; 12.454 ; 12.407 ;
; SRAM_DQ[8]  ; HEX4[2]     ;        ; 13.419 ; 14.286 ;        ;
; SRAM_DQ[8]  ; HEX4[3]     ; 12.549 ; 12.499 ; 13.064 ; 13.005 ;
; SRAM_DQ[8]  ; HEX4[4]     ; 12.642 ;        ;        ; 12.914 ;
; SRAM_DQ[8]  ; HEX4[5]     ; 11.387 ;        ;        ; 11.868 ;
; SRAM_DQ[8]  ; HEX4[6]     ; 11.763 ;        ;        ; 12.359 ;
; SRAM_DQ[8]  ; VGA_B[0]    ; 11.953 ;        ;        ; 12.296 ;
; SRAM_DQ[9]  ; HEX4[0]     ; 12.497 ; 12.360 ; 12.940 ; 12.840 ;
; SRAM_DQ[9]  ; HEX4[1]     ; 12.182 ; 12.143 ; 12.624 ; 12.623 ;
; SRAM_DQ[9]  ; HEX4[2]     ; 14.013 ; 13.656 ; 14.455 ; 14.137 ;
; SRAM_DQ[9]  ; HEX4[3]     ; 12.785 ; 12.734 ; 13.227 ; 13.213 ;
; SRAM_DQ[9]  ; HEX4[4]     ; 12.878 ; 12.641 ; 13.320 ; 13.122 ;
; SRAM_DQ[9]  ; HEX4[5]     ; 11.627 ; 11.602 ; 12.069 ; 12.081 ;
; SRAM_DQ[9]  ; HEX4[6]     ; 12.005 ; 12.089 ; 12.484 ; 12.531 ;
; SRAM_DQ[9]  ; HEX5[0]     ; 11.703 ;        ;        ; 12.252 ;
; SRAM_DQ[9]  ; HEX5[3]     ; 11.704 ;        ;        ; 12.256 ;
; SRAM_DQ[9]  ; HEX5[4]     ; 11.694 ;        ;        ; 12.246 ;
; SRAM_DQ[9]  ; HEX5[5]     ; 11.674 ;        ;        ; 12.224 ;
; SRAM_DQ[9]  ; VGA_B[1]    ; 12.212 ;        ;        ; 12.478 ;
; SRAM_DQ[10] ; HEX4[0]     ; 13.077 ; 12.922 ; 13.507 ; 13.416 ;
; SRAM_DQ[10] ; HEX4[1]     ; 12.745 ;        ;        ; 13.163 ;
; SRAM_DQ[10] ; HEX4[2]     ; 14.573 ; 14.235 ; 15.039 ; 14.735 ;
; SRAM_DQ[10] ; HEX4[3]     ; 13.366 ; 13.297 ; 13.796 ; 13.791 ;
; SRAM_DQ[10] ; HEX4[4]     ; 13.459 ;        ;        ; 13.701 ;
; SRAM_DQ[10] ; HEX4[5]     ; 12.187 ; 12.178 ; 12.653 ; 12.678 ;
; SRAM_DQ[10] ; HEX4[6]     ; 12.536 ; 12.668 ; 13.060 ; 13.073 ;
; SRAM_DQ[10] ; HEX5[0]     ; 11.927 ;        ;        ; 12.537 ;
; SRAM_DQ[10] ; HEX5[3]     ; 11.928 ;        ;        ; 12.541 ;
; SRAM_DQ[10] ; HEX5[4]     ; 11.918 ;        ;        ; 12.531 ;
; SRAM_DQ[10] ; HEX5[5]     ; 11.898 ;        ;        ; 12.509 ;
; SRAM_DQ[10] ; VGA_B[2]    ; 10.732 ;        ;        ; 11.116 ;
; SRAM_DQ[11] ; HEX4[0]     ; 12.696 ; 12.631 ; 13.238 ; 13.070 ;
; SRAM_DQ[11] ; HEX4[1]     ; 12.338 ; 12.405 ; 12.905 ; 12.810 ;
; SRAM_DQ[11] ; HEX4[2]     ; 14.227 ; 13.897 ; 14.705 ; 14.401 ;
; SRAM_DQ[11] ; HEX4[3]     ; 12.988 ; 13.009 ; 13.530 ; 13.448 ;
; SRAM_DQ[11] ; HEX4[4]     ; 13.081 ; 12.919 ; 13.623 ; 13.358 ;
; SRAM_DQ[11] ; HEX4[5]     ; 11.841 ; 11.840 ; 12.320 ; 12.345 ;
; SRAM_DQ[11] ; HEX4[6]     ; 12.241 ; 12.317 ; 12.724 ; 12.779 ;
; SRAM_DQ[11] ; HEX5[0]     ; 12.142 ;        ;        ; 12.752 ;
; SRAM_DQ[11] ; HEX5[3]     ; 12.143 ;        ;        ; 12.756 ;
; SRAM_DQ[11] ; HEX5[4]     ; 12.133 ;        ;        ; 12.746 ;
; SRAM_DQ[11] ; HEX5[5]     ; 12.113 ;        ;        ; 12.724 ;
; SRAM_DQ[11] ; VGA_B[3]    ; 11.839 ;        ;        ; 12.284 ;
; SRAM_DQ[12] ; HEX6[0]     ; 13.293 ; 13.078 ; 13.833 ; 13.655 ;
; SRAM_DQ[12] ; HEX6[1]     ; 11.874 ; 11.715 ; 12.413 ; 12.292 ;
; SRAM_DQ[12] ; HEX6[2]     ;        ; 11.753 ; 12.449 ;        ;
; SRAM_DQ[12] ; HEX6[3]     ; 12.763 ; 12.598 ; 13.303 ; 13.175 ;
; SRAM_DQ[12] ; HEX6[4]     ; 11.842 ;        ;        ; 12.254 ;
; SRAM_DQ[12] ; HEX6[5]     ; 13.958 ;        ;        ; 14.060 ;
; SRAM_DQ[12] ; HEX6[6]     ; 11.863 ;        ;        ; 12.577 ;
; SRAM_DQ[12] ; VGA_B[4]    ; 11.441 ;        ;        ; 11.940 ;
; SRAM_DQ[13] ; HEX6[0]     ; 11.632 ; 11.418 ; 12.285 ; 12.062 ;
; SRAM_DQ[13] ; HEX6[1]     ; 10.212 ; 10.054 ; 10.865 ; 10.698 ;
; SRAM_DQ[13] ; HEX6[2]     ; 10.245 ; 10.090 ; 10.899 ; 10.735 ;
; SRAM_DQ[13] ; HEX6[3]     ; 11.097 ; 10.933 ; 11.750 ; 11.577 ;
; SRAM_DQ[13] ; HEX6[4]     ; 10.179 ; 10.015 ; 10.833 ; 10.660 ;
; SRAM_DQ[13] ; HEX6[5]     ; 12.294 ; 11.820 ; 12.947 ; 12.464 ;
; SRAM_DQ[13] ; HEX6[6]     ; 10.199 ; 10.373 ; 10.843 ; 11.026 ;
; SRAM_DQ[13] ; HEX7[0]     ; 9.897  ;        ;        ; 10.672 ;
; SRAM_DQ[13] ; HEX7[3]     ; 9.832  ;        ;        ; 10.566 ;
; SRAM_DQ[13] ; HEX7[4]     ; 10.383 ;        ;        ; 11.178 ;
; SRAM_DQ[13] ; HEX7[5]     ; 10.246 ;        ;        ; 11.031 ;
; SRAM_DQ[13] ; VGA_B[5]    ; 12.181 ;        ;        ; 12.733 ;
; SRAM_DQ[14] ; HEX6[0]     ; 11.806 ; 11.599 ; 12.476 ; 12.290 ;
; SRAM_DQ[14] ; HEX6[1]     ; 10.369 ;        ;        ; 10.889 ;
; SRAM_DQ[14] ; HEX6[2]     ; 10.402 ; 10.225 ; 11.045 ; 10.981 ;
; SRAM_DQ[14] ; HEX6[3]     ; 11.267 ; 11.110 ; 11.936 ; 11.800 ;
; SRAM_DQ[14] ; HEX6[4]     ; 10.352 ;        ;        ; 10.886 ;
; SRAM_DQ[14] ; HEX6[5]     ; 12.450 ; 11.999 ; 13.135 ; 12.710 ;
; SRAM_DQ[14] ; HEX6[6]     ; 10.329 ; 10.544 ; 11.067 ; 11.171 ;
; SRAM_DQ[14] ; HEX7[0]     ; 9.924  ;        ;        ; 10.727 ;
; SRAM_DQ[14] ; HEX7[3]     ; 9.859  ;        ;        ; 10.621 ;
; SRAM_DQ[14] ; HEX7[4]     ; 10.410 ;        ;        ; 11.233 ;
; SRAM_DQ[14] ; HEX7[5]     ; 10.273 ;        ;        ; 11.086 ;
; SRAM_DQ[14] ; VGA_B[6]    ; 11.119 ;        ;        ; 11.594 ;
; SRAM_DQ[15] ; HEX6[0]     ; 11.826 ; 11.707 ; 12.592 ; 12.319 ;
; SRAM_DQ[15] ; HEX6[1]     ; 10.387 ; 10.334 ; 11.155 ; 10.954 ;
; SRAM_DQ[15] ; HEX6[2]     ; 10.479 ; 10.303 ; 11.125 ; 11.061 ;
; SRAM_DQ[15] ; HEX6[3]     ; 11.293 ; 11.224 ; 12.058 ; 11.835 ;
; SRAM_DQ[15] ; HEX6[4]     ; 10.352 ; 10.304 ; 11.139 ; 10.916 ;
; SRAM_DQ[15] ; HEX6[5]     ; 12.528 ; 12.069 ; 13.216 ; 12.791 ;
; SRAM_DQ[15] ; HEX6[6]     ; 10.412 ; 10.627 ; 11.150 ; 11.254 ;
; SRAM_DQ[15] ; HEX7[0]     ; 10.450 ;        ;        ; 11.326 ;
; SRAM_DQ[15] ; HEX7[3]     ; 10.385 ;        ;        ; 11.220 ;
; SRAM_DQ[15] ; HEX7[4]     ; 10.936 ;        ;        ; 11.832 ;
; SRAM_DQ[15] ; HEX7[5]     ; 10.799 ;        ;        ; 11.685 ;
; SRAM_DQ[15] ; VGA_B[7]    ; 13.630 ;        ;        ; 13.968 ;
+-------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; SRAM_DQ[0]  ; VGA_B[0]    ; 12.520 ;        ;        ; 12.967 ;
; SRAM_DQ[1]  ; VGA_B[1]    ; 12.747 ;        ;        ; 13.131 ;
; SRAM_DQ[2]  ; VGA_B[2]    ; 10.998 ;        ;        ; 11.400 ;
; SRAM_DQ[3]  ; VGA_B[3]    ; 12.822 ;        ;        ; 13.386 ;
; SRAM_DQ[4]  ; HEX2[0]     ; 11.753 ; 11.743 ; 12.429 ; 12.347 ;
; SRAM_DQ[4]  ; HEX2[1]     ; 13.963 ; 13.606 ; 14.600 ; 14.227 ;
; SRAM_DQ[4]  ; HEX2[2]     ;        ; 13.416 ; 14.406 ;        ;
; SRAM_DQ[4]  ; HEX2[3]     ; 11.533 ; 11.551 ; 12.209 ; 12.124 ;
; SRAM_DQ[4]  ; HEX2[4]     ; 11.524 ;        ;        ; 12.116 ;
; SRAM_DQ[4]  ; HEX2[5]     ; 12.821 ;        ;        ; 13.279 ;
; SRAM_DQ[4]  ; HEX2[6]     ; 12.176 ;        ;        ; 12.898 ;
; SRAM_DQ[4]  ; VGA_B[4]    ; 12.357 ;        ;        ; 12.883 ;
; SRAM_DQ[5]  ; HEX2[0]     ; 11.600 ; 11.531 ; 12.087 ; 12.010 ;
; SRAM_DQ[5]  ; HEX2[1]     ; 13.818 ; 13.429 ; 14.305 ; 13.908 ;
; SRAM_DQ[5]  ; HEX2[2]     ; 13.617 ; 13.230 ; 14.104 ; 13.709 ;
; SRAM_DQ[5]  ; HEX2[3]     ; 11.383 ; 11.342 ; 11.870 ; 11.821 ;
; SRAM_DQ[5]  ; HEX2[4]     ; 11.367 ; 11.326 ; 11.853 ; 11.804 ;
; SRAM_DQ[5]  ; HEX2[5]     ; 12.674 ; 12.470 ; 13.161 ; 12.949 ;
; SRAM_DQ[5]  ; HEX2[6]     ; 11.985 ; 12.101 ; 12.463 ; 12.587 ;
; SRAM_DQ[5]  ; HEX3[0]     ; 12.741 ;        ;        ; 13.272 ;
; SRAM_DQ[5]  ; HEX3[3]     ; 12.406 ;        ;        ; 12.949 ;
; SRAM_DQ[5]  ; HEX3[4]     ; 12.456 ;        ;        ; 12.996 ;
; SRAM_DQ[5]  ; HEX3[5]     ; 12.472 ;        ;        ; 13.012 ;
; SRAM_DQ[5]  ; VGA_B[5]    ; 11.583 ;        ;        ; 12.076 ;
; SRAM_DQ[6]  ; HEX2[0]     ; 11.194 ; 11.124 ; 11.750 ; 11.716 ;
; SRAM_DQ[6]  ; HEX2[1]     ; 13.403 ;        ;        ; 13.604 ;
; SRAM_DQ[6]  ; HEX2[2]     ; 13.210 ; 12.823 ; 13.763 ; 13.411 ;
; SRAM_DQ[6]  ; HEX2[3]     ; 10.975 ; 10.933 ; 11.531 ; 11.525 ;
; SRAM_DQ[6]  ; HEX2[4]     ; 10.965 ;        ;        ; 11.515 ;
; SRAM_DQ[6]  ; HEX2[5]     ; 12.265 ; 12.058 ; 12.818 ; 12.649 ;
; SRAM_DQ[6]  ; HEX2[6]     ; 11.583 ; 11.697 ; 12.172 ; 12.253 ;
; SRAM_DQ[6]  ; HEX3[0]     ; 12.439 ;        ;        ; 12.992 ;
; SRAM_DQ[6]  ; HEX3[3]     ; 12.104 ;        ;        ; 12.669 ;
; SRAM_DQ[6]  ; HEX3[4]     ; 12.154 ;        ;        ; 12.716 ;
; SRAM_DQ[6]  ; HEX3[5]     ; 12.170 ;        ;        ; 12.732 ;
; SRAM_DQ[6]  ; VGA_B[6]    ; 10.764 ;        ;        ; 11.216 ;
; SRAM_DQ[7]  ; HEX2[0]     ; 11.254 ; 11.257 ; 11.887 ; 11.769 ;
; SRAM_DQ[7]  ; HEX2[1]     ; 13.471 ; 13.110 ; 14.064 ; 13.694 ;
; SRAM_DQ[7]  ; HEX2[2]     ; 13.330 ; 12.921 ; 13.863 ; 13.511 ;
; SRAM_DQ[7]  ; HEX2[3]     ; 11.036 ; 11.054 ; 11.655 ; 11.581 ;
; SRAM_DQ[7]  ; HEX2[4]     ; 11.042 ; 11.053 ; 11.655 ; 11.565 ;
; SRAM_DQ[7]  ; HEX2[5]     ; 12.370 ; 12.160 ; 12.919 ; 12.750 ;
; SRAM_DQ[7]  ; HEX2[6]     ; 11.677 ; 11.757 ; 12.252 ; 12.348 ;
; SRAM_DQ[7]  ; HEX3[0]     ; 12.865 ;        ;        ; 13.448 ;
; SRAM_DQ[7]  ; HEX3[3]     ; 12.530 ;        ;        ; 13.125 ;
; SRAM_DQ[7]  ; HEX3[4]     ; 12.580 ;        ;        ; 13.172 ;
; SRAM_DQ[7]  ; HEX3[5]     ; 12.596 ;        ;        ; 13.188 ;
; SRAM_DQ[7]  ; VGA_B[7]    ; 13.182 ;        ;        ; 13.457 ;
; SRAM_DQ[8]  ; HEX4[0]     ; 11.754 ; 11.619 ; 12.211 ; 12.068 ;
; SRAM_DQ[8]  ; HEX4[1]     ; 11.452 ; 11.410 ; 11.909 ; 11.859 ;
; SRAM_DQ[8]  ; HEX4[2]     ;        ; 12.869 ; 13.670 ;        ;
; SRAM_DQ[8]  ; HEX4[3]     ; 12.039 ; 11.986 ; 12.496 ; 12.435 ;
; SRAM_DQ[8]  ; HEX4[4]     ; 12.125 ;        ;        ; 12.347 ;
; SRAM_DQ[8]  ; HEX4[5]     ; 10.921 ;        ;        ; 11.342 ;
; SRAM_DQ[8]  ; HEX4[6]     ; 11.276 ;        ;        ; 11.818 ;
; SRAM_DQ[8]  ; VGA_B[0]    ; 11.506 ;        ;        ; 11.821 ;
; SRAM_DQ[9]  ; HEX4[0]     ; 12.039 ; 11.903 ; 12.469 ; 12.369 ;
; SRAM_DQ[9]  ; HEX4[1]     ; 11.738 ; 11.698 ; 12.168 ; 12.161 ;
; SRAM_DQ[9]  ; HEX4[2]     ; 13.500 ; 13.153 ; 13.928 ; 13.618 ;
; SRAM_DQ[9]  ; HEX4[3]     ; 12.318 ; 12.264 ; 12.748 ; 12.730 ;
; SRAM_DQ[9]  ; HEX4[4]     ; 12.407 ; 12.176 ; 12.836 ; 12.642 ;
; SRAM_DQ[9]  ; HEX4[5]     ; 11.205 ; 11.176 ; 11.634 ; 11.641 ;
; SRAM_DQ[9]  ; HEX4[6]     ; 11.561 ; 11.647 ; 12.027 ; 12.077 ;
; SRAM_DQ[9]  ; HEX5[0]     ; 11.277 ;        ;        ; 11.812 ;
; SRAM_DQ[9]  ; HEX5[3]     ; 11.279 ;        ;        ; 11.818 ;
; SRAM_DQ[9]  ; HEX5[4]     ; 11.269 ;        ;        ; 11.808 ;
; SRAM_DQ[9]  ; HEX5[5]     ; 11.249 ;        ;        ; 11.786 ;
; SRAM_DQ[9]  ; VGA_B[1]    ; 11.755 ;        ;        ; 11.995 ;
; SRAM_DQ[10] ; HEX4[0]     ; 12.565 ; 12.424 ; 12.989 ; 12.919 ;
; SRAM_DQ[10] ; HEX4[1]     ; 12.222 ;        ;        ; 12.645 ;
; SRAM_DQ[10] ; HEX4[2]     ; 14.037 ; 13.708 ; 14.489 ; 14.192 ;
; SRAM_DQ[10] ; HEX4[3]     ; 12.822 ; 12.787 ; 13.271 ; 13.210 ;
; SRAM_DQ[10] ; HEX4[4]     ; 12.933 ;        ;        ; 13.195 ;
; SRAM_DQ[10] ; HEX4[5]     ; 11.687 ; 11.689 ; 12.156 ; 12.149 ;
; SRAM_DQ[10] ; HEX4[6]     ; 12.074 ; 12.131 ; 12.511 ; 12.598 ;
; SRAM_DQ[10] ; HEX5[0]     ; 11.482 ;        ;        ; 12.058 ;
; SRAM_DQ[10] ; HEX5[3]     ; 11.484 ;        ;        ; 12.064 ;
; SRAM_DQ[10] ; HEX5[4]     ; 11.474 ;        ;        ; 12.054 ;
; SRAM_DQ[10] ; HEX5[5]     ; 11.454 ;        ;        ; 12.032 ;
; SRAM_DQ[10] ; VGA_B[2]    ; 10.333 ;        ;        ; 10.687 ;
; SRAM_DQ[11] ; HEX4[0]     ; 12.206 ; 12.090 ; 12.669 ; 12.525 ;
; SRAM_DQ[11] ; HEX4[1]     ; 11.889 ; 11.895 ; 12.406 ; 12.342 ;
; SRAM_DQ[11] ; HEX4[2]     ; 13.705 ; 13.383 ; 14.169 ; 13.873 ;
; SRAM_DQ[11] ; HEX4[3]     ; 12.490 ; 12.456 ; 12.953 ; 12.891 ;
; SRAM_DQ[11] ; HEX4[4]     ; 12.603 ; 12.443 ; 13.128 ; 12.869 ;
; SRAM_DQ[11] ; HEX4[5]     ; 11.354 ; 11.364 ; 11.836 ; 11.830 ;
; SRAM_DQ[11] ; HEX4[6]     ; 11.745 ; 11.798 ; 12.190 ; 12.277 ;
; SRAM_DQ[11] ; HEX5[0]     ; 11.696 ;        ;        ; 12.290 ;
; SRAM_DQ[11] ; HEX5[3]     ; 11.698 ;        ;        ; 12.296 ;
; SRAM_DQ[11] ; HEX5[4]     ; 11.688 ;        ;        ; 12.286 ;
; SRAM_DQ[11] ; HEX5[5]     ; 11.668 ;        ;        ; 12.264 ;
; SRAM_DQ[11] ; VGA_B[3]    ; 11.400 ;        ;        ; 11.816 ;
; SRAM_DQ[12] ; HEX6[0]     ; 12.802 ; 12.591 ; 13.326 ; 13.151 ;
; SRAM_DQ[12] ; HEX6[1]     ; 11.440 ; 11.286 ; 11.964 ; 11.843 ;
; SRAM_DQ[12] ; HEX6[2]     ;        ; 11.319 ; 11.997 ;        ;
; SRAM_DQ[12] ; HEX6[3]     ; 12.294 ; 12.131 ; 12.817 ; 12.690 ;
; SRAM_DQ[12] ; HEX6[4]     ; 11.409 ;        ;        ; 11.806 ;
; SRAM_DQ[12] ; HEX6[5]     ; 13.525 ;        ;        ; 13.612 ;
; SRAM_DQ[12] ; HEX6[6]     ; 11.427 ;        ;        ; 12.121 ;
; SRAM_DQ[12] ; VGA_B[4]    ; 11.011 ;        ;        ; 11.486 ;
; SRAM_DQ[13] ; HEX6[0]     ; 11.146 ; 10.936 ; 11.747 ; 11.529 ;
; SRAM_DQ[13] ; HEX6[1]     ; 9.783  ; 9.627  ; 10.383 ; 10.219 ;
; SRAM_DQ[13] ; HEX6[2]     ; 9.814  ; 9.661  ; 10.415 ; 10.254 ;
; SRAM_DQ[13] ; HEX6[3]     ; 10.632 ; 10.470 ; 11.233 ; 11.063 ;
; SRAM_DQ[13] ; HEX6[4]     ; 9.751  ; 9.589  ; 10.352 ; 10.182 ;
; SRAM_DQ[13] ; HEX6[5]     ; 11.866 ; 11.394 ; 12.467 ; 11.987 ;
; SRAM_DQ[13] ; HEX6[6]     ; 9.765  ; 9.937  ; 10.357 ; 10.537 ;
; SRAM_DQ[13] ; HEX7[0]     ; 9.538  ;        ;        ; 10.294 ;
; SRAM_DQ[13] ; HEX7[3]     ; 9.477  ;        ;        ; 10.194 ;
; SRAM_DQ[13] ; HEX7[4]     ; 10.005 ;        ;        ; 10.781 ;
; SRAM_DQ[13] ; HEX7[5]     ; 9.874  ;        ;        ; 10.640 ;
; SRAM_DQ[13] ; VGA_B[5]    ; 11.717 ;        ;        ; 12.245 ;
; SRAM_DQ[14] ; HEX6[0]     ; 11.238 ; 11.087 ; 11.923 ; 11.700 ;
; SRAM_DQ[14] ; HEX6[1]     ; 9.877  ;        ;        ; 10.366 ;
; SRAM_DQ[14] ; HEX6[2]     ; 9.963  ; 9.790  ; 10.554 ; 10.489 ;
; SRAM_DQ[14] ; HEX6[3]     ; 10.721 ; 10.618 ; 11.404 ; 11.198 ;
; SRAM_DQ[14] ; HEX6[4]     ; 9.843  ;        ;        ; 10.352 ;
; SRAM_DQ[14] ; HEX6[5]     ; 12.001 ; 11.519 ; 12.605 ; 12.190 ;
; SRAM_DQ[14] ; HEX6[6]     ; 9.889  ; 10.026 ; 10.519 ; 10.675 ;
; SRAM_DQ[14] ; HEX7[0]     ; 9.552  ;        ;        ; 10.319 ;
; SRAM_DQ[14] ; HEX7[3]     ; 9.491  ;        ;        ; 10.219 ;
; SRAM_DQ[14] ; HEX7[4]     ; 10.019 ;        ;        ; 10.806 ;
; SRAM_DQ[14] ; HEX7[5]     ; 9.888  ;        ;        ; 10.665 ;
; SRAM_DQ[14] ; VGA_B[6]    ; 10.698 ;        ;        ; 11.144 ;
; SRAM_DQ[15] ; HEX6[0]     ; 11.312 ; 11.174 ; 12.005 ; 11.746 ;
; SRAM_DQ[15] ; HEX6[1]     ; 9.951  ; 9.842  ; 10.628 ; 10.465 ;
; SRAM_DQ[15] ; HEX6[2]     ; 10.038 ; 9.866  ; 10.633 ; 10.568 ;
; SRAM_DQ[15] ; HEX6[3]     ; 10.800 ; 10.697 ; 11.476 ; 11.281 ;
; SRAM_DQ[15] ; HEX6[4]     ; 9.918  ; 9.868  ; 10.646 ; 10.428 ;
; SRAM_DQ[15] ; HEX6[5]     ; 12.077 ; 11.599 ; 12.684 ; 12.277 ;
; SRAM_DQ[15] ; HEX6[6]     ; 9.962  ; 10.106 ; 10.603 ; 10.755 ;
; SRAM_DQ[15] ; HEX7[0]     ; 10.008 ;        ;        ; 10.826 ;
; SRAM_DQ[15] ; HEX7[3]     ; 9.947  ;        ;        ; 10.726 ;
; SRAM_DQ[15] ; HEX7[4]     ; 10.475 ;        ;        ; 11.313 ;
; SRAM_DQ[15] ; HEX7[5]     ; 10.344 ;        ;        ; 11.172 ;
; SRAM_DQ[15] ; VGA_B[7]    ; 13.107 ;        ;        ; 13.432 ;
+-------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------------------------+
; Output Enable Times                                                                         ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 10.998 ; 10.845 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 11.077 ; 10.924 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 11.319 ; 11.166 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.998 ; 10.845 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.998 ; 10.845 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 11.061 ; 10.908 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 11.083 ; 10.930 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 11.083 ; 10.930 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 11.041 ; 10.888 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 12.830 ; 12.685 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 12.806 ; 12.661 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 12.472 ; 12.327 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 12.100 ; 11.955 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 11.391 ; 11.246 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 11.067 ; 10.914 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 11.061 ; 10.908 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 11.067 ; 10.914 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 6.799 ; 6.646 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.875 ; 6.722 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.107 ; 6.954 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.799 ; 6.646 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.799 ; 6.646 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.859 ; 6.706 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.880 ; 6.727 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.880 ; 6.727 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.840 ; 6.687 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.592 ; 8.447 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.569 ; 8.424 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 8.248 ; 8.103 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.891 ; 7.746 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.210 ; 7.065 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.865 ; 6.712 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.859 ; 6.706 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.865 ; 6.712 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 10.786    ; 10.939    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.880    ; 11.033    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 11.103    ; 11.256    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.786    ; 10.939    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.786    ; 10.939    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.862    ; 11.015    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.886    ; 11.039    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.886    ; 11.039    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.840    ; 10.993    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 12.627    ; 12.772    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 12.601    ; 12.746    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 12.274    ; 12.419    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 11.905    ; 12.050    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 11.203    ; 11.348    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.868    ; 11.021    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.862    ; 11.015    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.868    ; 11.021    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 6.494     ; 6.647     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.585     ; 6.738     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.798     ; 6.951     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.494     ; 6.647     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.494     ; 6.647     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.567     ; 6.720     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.590     ; 6.743     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.590     ; 6.743     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.546     ; 6.699     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.296     ; 8.441     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.271     ; 8.416     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.957     ; 8.102     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.603     ; 7.748     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.929     ; 7.074     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.573     ; 6.726     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.567     ; 6.720     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.573     ; 6.726     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 77.586 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                      ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 49.44 MHz  ; 49.44 MHz       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;      ;
; 210.04 MHz ; 210.04 MHz      ; my_qsys|altpll_0|sd1|pll7|clk[1] ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 5.759 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 8.753 ; 0.000         ;
+----------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.271 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.354 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                     ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 9.604  ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 35.932 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                     ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 2.975 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 3.072 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 6.375  ; 0.000         ;
; CLOCK_50                         ; 9.799  ; 0.000         ;
; CLOCK2_50                        ; 16.000 ; 0.000         ;
; CLOCK3_50                        ; 16.000 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 19.709 ; 0.000         ;
; AUD_BCLK                         ; 78.790 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.759 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 7.414      ;
; 5.762 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 7.411      ;
; 6.000 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 7.173      ;
; 6.001 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 7.172      ;
; 6.271 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 6.902      ;
; 6.274 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 6.899      ;
; 6.515 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 6.658      ;
; 6.516 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 6.657      ;
; 7.080 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.130     ; 6.122      ;
; 7.083 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.130     ; 6.119      ;
; 7.319 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.130     ; 5.883      ;
; 7.320 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.130     ; 5.882      ;
; 7.378 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 5.795      ;
; 7.382 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 5.791      ;
; 7.891 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 5.282      ;
; 7.895 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.159     ; 5.278      ;
; 8.016 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 5.127      ;
; 8.024 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.139     ; 5.169      ;
; 8.070 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 5.073      ;
; 8.073 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 5.070      ;
; 8.132 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 5.011      ;
; 8.138 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 5.005      ;
; 8.140 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 5.003      ;
; 8.144 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.999      ;
; 8.186 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.957      ;
; 8.189 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.954      ;
; 8.207 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.936      ;
; 8.215 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.928      ;
; 8.215 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.928      ;
; 8.248 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.895      ;
; 8.254 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.889      ;
; 8.256 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.887      ;
; 8.260 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.883      ;
; 8.271 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.872      ;
; 8.289 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.854      ;
; 8.302 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.841      ;
; 8.305 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.838      ;
; 8.323 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.820      ;
; 8.331 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.812      ;
; 8.331 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.812      ;
; 8.334 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.809      ;
; 8.359 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.784      ;
; 8.364 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.779      ;
; 8.370 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.773      ;
; 8.372 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.771      ;
; 8.376 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.767      ;
; 8.387 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.756      ;
; 8.405 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.738      ;
; 8.416 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.727      ;
; 8.418 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.725      ;
; 8.421 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.722      ;
; 8.439 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.704      ;
; 8.447 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.696      ;
; 8.447 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.696      ;
; 8.450 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 4.754      ;
; 8.450 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.693      ;
; 8.456 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.687      ;
; 8.467 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.676      ;
; 8.475 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.668      ;
; 8.480 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.663      ;
; 8.486 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.657      ;
; 8.488 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.655      ;
; 8.492 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.651      ;
; 8.492 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.651      ;
; 8.503 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.640      ;
; 8.518 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.625      ;
; 8.521 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.622      ;
; 8.522 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.621      ;
; 8.532 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.611      ;
; 8.534 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.609      ;
; 8.550 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 4.654      ;
; 8.551 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 4.653      ;
; 8.555 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.588      ;
; 8.563 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.580      ;
; 8.563 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.580      ;
; 8.566 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.577      ;
; 8.572 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.571      ;
; 8.572 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.059     ; 4.701      ;
; 8.583 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.560      ;
; 8.591 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.552      ;
; 8.593 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 4.611      ;
; 8.595 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 4.609      ;
; 8.602 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.541      ;
; 8.604 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.539      ;
; 8.608 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.535      ;
; 8.608 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.535      ;
; 8.619 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.524      ;
; 8.634 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.509      ;
; 8.637 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.506      ;
; 8.638 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.505      ;
; 8.648 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.495      ;
; 8.663 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.480      ;
; 8.664 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[6]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.175     ; 4.493      ;
; 8.673 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.059     ; 4.600      ;
; 8.682 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.461      ;
; 8.688 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.455      ;
; 8.688 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.059     ; 4.585      ;
; 8.698 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 4.506      ;
; 8.698 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.130     ; 4.504      ;
; 8.699 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.189     ; 4.444      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 8.753  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 4.398      ;
; 8.754  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 4.397      ;
; 8.755  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 4.396      ;
; 8.759  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 4.392      ;
; 8.761  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 4.390      ;
; 8.768  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 4.385      ;
; 8.769  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 4.384      ;
; 8.770  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 4.383      ;
; 8.774  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 4.379      ;
; 8.776  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 4.377      ;
; 9.386  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.171     ; 3.776      ;
; 9.386  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.171     ; 3.776      ;
; 9.389  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.171     ; 3.773      ;
; 9.401  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.169     ; 3.763      ;
; 9.401  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.169     ; 3.763      ;
; 9.404  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.169     ; 3.760      ;
; 9.606  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.190     ; 3.537      ;
; 9.607  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.190     ; 3.536      ;
; 9.608  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.190     ; 3.535      ;
; 9.612  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.190     ; 3.531      ;
; 9.614  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.190     ; 3.529      ;
; 9.976  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.203      ;
; 9.976  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.203      ;
; 9.976  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.203      ;
; 9.977  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.202      ;
; 9.978  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.201      ;
; 9.979  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.200      ;
; 9.979  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.200      ;
; 9.980  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.199      ;
; 9.981  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.198      ;
; 9.981  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.198      ;
; 9.981  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.198      ;
; 9.982  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.197      ;
; 9.982  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.197      ;
; 9.983  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.154     ; 3.196      ;
; 9.991  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.190      ;
; 9.991  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.190      ;
; 9.991  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.190      ;
; 9.992  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.189      ;
; 9.993  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.188      ;
; 9.994  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.187      ;
; 9.994  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.187      ;
; 9.995  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.186      ;
; 9.996  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.185      ;
; 9.996  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.185      ;
; 9.996  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.185      ;
; 9.997  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.184      ;
; 9.997  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.184      ;
; 9.998  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.152     ; 3.183      ;
; 10.077 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.190     ; 3.066      ;
; 10.078 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.190     ; 3.065      ;
; 10.079 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.190     ; 3.064      ;
; 10.083 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.190     ; 3.060      ;
; 10.085 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.190     ; 3.058      ;
; 10.087 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.161     ; 3.085      ;
; 10.088 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.161     ; 3.084      ;
; 10.102 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.159     ; 3.072      ;
; 10.103 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.159     ; 3.071      ;
; 10.239 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 2.915      ;
; 10.239 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 2.915      ;
; 10.242 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 2.912      ;
; 10.327 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 2.826      ;
; 10.329 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 2.824      ;
; 10.330 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 2.823      ;
; 10.335 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 2.818      ;
; 10.337 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 2.816      ;
; 10.551 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.169     ; 2.613      ;
; 10.556 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 2.595      ;
; 10.557 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 2.594      ;
; 10.558 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 2.593      ;
; 10.562 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 2.589      ;
; 10.564 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 2.587      ;
; 10.568 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.159     ; 2.606      ;
; 10.570 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.159     ; 2.604      ;
; 10.575 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 2.578      ;
; 10.576 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 2.577      ;
; 10.577 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 2.576      ;
; 10.581 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 2.572      ;
; 10.583 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.180     ; 2.570      ;
; 10.694 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.169     ; 2.470      ;
; 10.710 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 2.444      ;
; 10.710 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 2.444      ;
; 10.713 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.179     ; 2.441      ;
; 10.755 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.161     ; 2.417      ;
; 10.757 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.161     ; 2.415      ;
; 10.774 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.159     ; 2.400      ;
; 10.776 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.159     ; 2.398      ;
; 10.812 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 2.339      ;
; 10.813 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 2.338      ;
; 10.814 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 2.337      ;
; 10.818 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 2.333      ;
; 10.820 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.182     ; 2.331      ;
; 10.829 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.162     ; 2.342      ;
; 10.829 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.162     ; 2.342      ;
; 10.829 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.162     ; 2.342      ;
; 10.830 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.162     ; 2.341      ;
; 10.831 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.162     ; 2.340      ;
; 10.832 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.162     ; 2.339      ;
; 10.832 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.162     ; 2.339      ;
; 10.833 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.162     ; 2.338      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.271 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.001        ; 0.174      ; 0.637      ;
; 0.271 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.001        ; 0.174      ; 0.637      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_overrun                                              ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_overrun                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|break_detect                                            ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|break_detect                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|framing_error                                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|framing_error                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_char_ready                                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_char_ready                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FIRST_ROW                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FIRST_ROW                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[63]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[63]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.DIV                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.DIV                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.BLUR                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.BLUR                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_cycle                                                                                         ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_cycle                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.MAX                                                                                         ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.MAX                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.IDLE                                                                           ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.IDLE                                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[19]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[19]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[14]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[14]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[12]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[12]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                                                                                                ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                                                                                                ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.FINISH                                                                       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.FINISH                                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_read_r                                                                         ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_read_r                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.GET_DATA                                                                     ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.GET_DATA                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_address_r[3]                                                                   ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_address_r[3]                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[0]                                                                         ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[0]                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.LOAD_RIGHT                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.LOAD_RIGHT                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[7]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[7]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[6]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[6]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[5]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[5]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[4]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[4]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[3]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[3]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[2]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[2]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[1]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[1]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[0]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[0]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[2]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[2]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[1]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[1]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[0]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[0]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[7]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[7]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[6]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[6]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[4]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[4]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[18]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[18]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[17]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[17]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[16]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[16]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[15]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[15]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[13]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[13]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[11]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[11]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[0]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[0]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.OUTPUT_ZERO                                                                                 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.OUTPUT_ZERO                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.WAIT                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.WAIT                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                                                                                                ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FINISH                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FINISH                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[0]                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[0]                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|rgb_cnt[1]                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|rgb_cnt[1]                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.365 ; rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0] ; rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.OUT                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.OUT                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.368 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|rgb_cnt[0]                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|rgb_cnt[0]                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.608      ;
; 0.382 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.IDLE                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.WAIT                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.623      ;
; 0.388 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|v_count[20]                                                                                       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|v_count[20]                                                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|h_count[20]                                                                                       ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|h_count[20]                                                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[19]                                                                        ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[19]                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.630      ;
; 0.394 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|w_count[6]                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|w_count[6]                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.636      ;
; 0.396 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|break_detect                                            ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|readdata[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.398 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[1]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[1]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[13][17]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[12][17]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[2][3]                                                                                     ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][3]                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[39][18]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][18]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][5]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][5]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.399 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][4]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][4]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][14]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][14]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[111][16]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[110][16]                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[119][5]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[118][5]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[77][1]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[76][1]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[31][10]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[30][10]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[24][6]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[23][6]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[21][6]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[20][6]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][15]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][15]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][14]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][14]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[41][13]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][13]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[33][9]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[32][9]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][8]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[52][8]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[51][8]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][8]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][7]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][7]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[7]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[7]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][13]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][13]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[16][19]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][19]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[110][14]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[109][14]                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.645      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.396 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.642      ;
; 0.411 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.653      ;
; 0.436 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.678      ;
; 0.555 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.798      ;
; 0.562 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.804      ;
; 0.605 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.848      ;
; 0.610 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.852      ;
; 0.620 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.862      ;
; 0.621 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.864      ;
; 0.626 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.868      ;
; 0.631 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.633 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.635 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.878      ;
; 0.688 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 0.932      ;
; 0.739 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.979      ;
; 0.741 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.981      ;
; 0.764 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.006      ;
; 0.767 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.009      ;
; 0.770 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.012      ;
; 0.772 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.014      ;
; 0.778 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.020      ;
; 0.796 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 1.040      ;
; 0.807 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.050      ;
; 0.808 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.051      ;
; 0.809 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.052      ;
; 0.825 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.076      ;
; 0.860 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 1.104      ;
; 0.872 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.114      ;
; 0.874 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 1.127      ;
; 0.875 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.113      ;
; 0.886 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[6]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 1.246      ;
; 0.886 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.128      ;
; 0.930 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.172      ;
; 0.971 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.213      ;
; 0.974 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.212      ;
; 0.975 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[6]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 1.335      ;
; 0.982 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.224      ;
; 0.985 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.223      ;
; 0.985 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.227      ;
; 1.000 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.238      ;
; 1.005 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.246      ;
; 1.033 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.275      ;
; 1.035 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.277      ;
; 1.041 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.283      ;
; 1.043 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.285      ;
; 1.049 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.291      ;
; 1.050 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.292      ;
; 1.057 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.295      ;
; 1.062 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.304      ;
; 1.081 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.323      ;
; 1.084 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.322      ;
; 1.095 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.333      ;
; 1.096 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 1.358      ;
; 1.096 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.334      ;
; 1.097 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 1.359      ;
; 1.099 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.337      ;
; 1.106 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.348      ;
; 1.110 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.348      ;
; 1.112 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.354      ;
; 1.132 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.373      ;
; 1.143 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.385      ;
; 1.144 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.386      ;
; 1.145 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.387      ;
; 1.148 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.390      ;
; 1.153 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.395      ;
; 1.153 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.395      ;
; 1.154 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.395      ;
; 1.154 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.395      ;
; 1.155 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.393      ;
; 1.159 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.401      ;
; 1.160 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.402      ;
; 1.167 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.405      ;
; 1.172 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.414      ;
; 1.194 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.432      ;
; 1.195 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.433      ;
; 1.205 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.443      ;
; 1.206 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.444      ;
; 1.207 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.172      ; 1.569      ;
; 1.209 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.447      ;
; 1.212 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[6]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.170      ; 1.572      ;
; 1.216 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.458      ;
; 1.220 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.458      ;
; 1.221 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.172      ; 1.583      ;
; 1.222 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.464      ;
; 1.223 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.468      ;
; 1.225 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.470      ;
; 1.253 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.495      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.196     ; 3.532      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.196     ; 3.532      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.196     ; 3.532      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.196     ; 3.532      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.196     ; 3.532      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.196     ; 3.532      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.196     ; 3.532      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.196     ; 3.532      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.196     ; 3.532      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.195     ; 3.533      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.195     ; 3.533      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.604 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.198     ; 3.530      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.205     ; 3.522      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.205     ; 3.522      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.207     ; 3.520      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.207     ; 3.520      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.207     ; 3.520      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.207     ; 3.520      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.207     ; 3.520      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.218     ; 3.509      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.218     ; 3.509      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.218     ; 3.509      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.218     ; 3.509      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.207     ; 3.520      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.207     ; 3.520      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.205     ; 3.522      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.218     ; 3.509      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.218     ; 3.509      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.218     ; 3.509      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.218     ; 3.509      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.218     ; 3.509      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.218     ; 3.509      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.188     ; 3.539      ;
; 9.605 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.188     ; 3.539      ;
; 9.606 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.505      ;
; 9.606 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.505      ;
; 9.606 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.505      ;
; 9.606 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.505      ;
; 9.606 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.505      ;
; 9.606 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.505      ;
; 9.606 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.505      ;
; 9.606 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.505      ;
; 9.606 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.505      ;
; 9.606 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.221     ; 3.505      ;
; 9.608 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.232     ; 3.492      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[10]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.147     ; 3.920      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[9]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.147     ; 3.920      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[9]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.147     ; 3.920      ;
; 35.932 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[1]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.147     ; 3.920      ;
; 35.949 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[19]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.978      ;
; 35.949 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[19]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.978      ;
; 35.949 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.978      ;
; 35.949 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[14]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 3.978      ;
; 35.952 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[18]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.139     ; 3.908      ;
; 35.952 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[17]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.139     ; 3.908      ;
; 35.952 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[16]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.139     ; 3.908      ;
; 35.952 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[15]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.139     ; 3.908      ;
; 35.954 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[13]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.133     ; 3.912      ;
; 35.954 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[12]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.133     ; 3.912      ;
; 35.954 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[11]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.133     ; 3.912      ;
; 35.954 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[3]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.133     ; 3.912      ;
; 35.956 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[8]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.136     ; 3.907      ;
; 35.956 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[5]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.136     ; 3.907      ;
; 35.960 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[7]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.123     ; 3.916      ;
; 35.960 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[7]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.123     ; 3.916      ;
; 35.960 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.123     ; 3.916      ;
; 35.960 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[6]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.123     ; 3.916      ;
; 35.960 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[4]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.123     ; 3.916      ;
; 35.966 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[4]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.123     ; 3.910      ;
; 35.966 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[2]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.123     ; 3.910      ;
; 35.966 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[2]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.123     ; 3.910      ;
; 35.966 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[0]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.123     ; 3.910      ;
; 35.966 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[0]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.123     ; 3.910      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][19]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.575      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][19]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.575      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[5][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[9][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.567      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[8][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.567      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][17]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][15]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][15]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][15]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.575      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][15]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.575      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][14]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][14]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[5][14]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][14]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.575      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][14]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.575      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][13]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][13]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[5][13]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][13]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.575      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][13]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.575      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[5][11]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][11]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][10]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.572      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][10]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][10]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[5][10]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][10]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[2][10]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.572      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][9]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][9]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][9]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[5][9]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][9]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.575      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[9][8]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.567      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[8][8]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.567      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][8]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][8]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[5][8]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][8]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.573      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[9][7]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.567      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[8][7]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.567      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][7]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][7]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[5][7]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.574      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[2][5]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.572      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][5]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.572      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[2][4]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.573      ;
; 36.325 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][4]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.573      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[125][21]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.582      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[124][21]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.582      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[98][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 3.591      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[97][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 3.591      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[94][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.581      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[78][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.590      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[79][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 3.592      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[77][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.590      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[76][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 3.592      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[75][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.583      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[74][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.583      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.573      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.573      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[67][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.574      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[64][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.574      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[0][21]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.575      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[125][20]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.582      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[127][20]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.583      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[126][20]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.583      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[124][20]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.582      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[100][20]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.572      ;
; 36.326 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[92][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.581      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.975 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.158      ; 3.323      ;
; 2.975 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.158      ; 3.323      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.140      ; 3.306      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.140      ; 3.306      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.138      ; 3.304      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.138      ; 3.304      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.138      ; 3.304      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.138      ; 3.304      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.138      ; 3.304      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.138      ; 3.304      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.138      ; 3.304      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.140      ; 3.306      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.976 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.148      ; 3.314      ;
; 2.977 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.150      ; 3.317      ;
; 2.977 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.150      ; 3.317      ;
; 2.977 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.150      ; 3.317      ;
; 2.977 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.150      ; 3.317      ;
; 2.977 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.150      ; 3.317      ;
; 2.977 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.150      ; 3.317      ;
; 2.977 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.150      ; 3.317      ;
; 2.977 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.150      ; 3.317      ;
; 2.977 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.112      ; 3.279      ;
; 2.977 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.150      ; 3.317      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.127      ; 3.295      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.127      ; 3.295      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.127      ; 3.295      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.127      ; 3.295      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.127      ; 3.295      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.127      ; 3.295      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.127      ; 3.295      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.127      ; 3.295      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.127      ; 3.295      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.127      ; 3.295      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.319      ;
; 2.978 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.151      ; 3.319      ;
; 2.979 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.123      ; 3.292      ;
; 2.979 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.123      ; 3.292      ;
; 2.979 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.123      ; 3.292      ;
; 2.979 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.123      ; 3.292      ;
; 2.979 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.123      ; 3.292      ;
; 2.979 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.123      ; 3.292      ;
; 2.979 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.123      ; 3.292      ;
; 2.979 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.123      ; 3.292      ;
; 2.979 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.123      ; 3.292      ;
; 2.979 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.123      ; 3.292      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.350      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.352      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.350      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[9][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.352      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.350      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.352      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[23][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 3.351      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[20][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 3.351      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[9][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.352      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.352      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[23][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 3.351      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[51][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[51][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[51][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[51][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.352      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.352      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.339      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.350      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.350      ;
; 3.072 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.352      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[22][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.350      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.350      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.350      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[58][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[49][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.353      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[47][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.351      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[46][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.348      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[44][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[43][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[41][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.351      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[39][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.346      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[32][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.353      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[27][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.351      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[25][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.351      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.346      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 3.347      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.350      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[58][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[52][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[49][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.353      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[41][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.351      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[44][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[46][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.340      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[47][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.340      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[43][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[42][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 3.347      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 3.347      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.350      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[32][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.353      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[25][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.351      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[22][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.350      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[25][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 3.352      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[35][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 3.347      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 3.347      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[10][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 3.352      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[22][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 3.350      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[34][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 3.347      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 3.347      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[49][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 3.353      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[43][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 3.349      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[39][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.346      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][19]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.346      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[46][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.340      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[49][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.338      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 3.343      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.342      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 3.343      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[58][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 3.343      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.342      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[52][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 3.343      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[48][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.338      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[47][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.340      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[52][17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.341      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.341      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[54][17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.340      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.342      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.341      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.341      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.339      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.342      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[55][17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.340      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.338      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.342      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.342      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[55][16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.340      ;
; 3.073 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[54][16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.340      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ;
; 6.375 ; 6.593        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                                           ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                                           ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ;
; 6.376 ; 6.594        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ;
; 6.377 ; 6.595        ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ;
; 6.548 ; 6.734        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ;
; 6.548 ; 6.734        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                                           ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                                           ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ;
; 6.550 ; 6.736        ; 0.186          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------+
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|blur_ans[0]             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|blur_ans[1]             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|blur_ans[3]             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|blur_ans[4]             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|blur_ans[5]             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|blur_ans[6]             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|blur_ans[7]             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[0]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[1]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[2]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[3]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[4]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[5]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[6]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[7]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[0]~_emulated  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[15]~_emulated ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[16]~_emulated ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[17]~_emulated ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[18]~_emulated ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[2]~_emulated  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_ans[0]              ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_ans[1]              ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_ans[2]              ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_ans[3]              ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_ans[4]              ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_ans[5]              ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_ans[6]              ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_ans[7]              ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_cycle               ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[0]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[1]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[2]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[3]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[4]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[5]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[6]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[7]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|counter[0] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|counter[1] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|counter[2] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|counter[3] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|counter[4] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[12]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[13]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[14]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[15]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[16]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[17]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[18]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[19]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[20]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[21]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[22]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[23]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[24]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[25]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[26]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[27]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[28]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[29]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[30]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[31]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[32]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[63]  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.DIV  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.IDLE ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.OUT  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[10]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[11]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[16]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[17]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|output_ans[0]           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|output_ans[1]           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|output_ans[3]           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|output_ans[5]           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[111][1]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[111][20]        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[12][10]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[12][13]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[12][17]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[12][18]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[12][19]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[12][7]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[13][10]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[13][13]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[13][17]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[13][18]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[13][19]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[13][7]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][21]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[20][20]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[20][3]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[20][4]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[20][6]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[21][15]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[21][3]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[21][4]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[21][6]          ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[22][19]         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 78.790 ; 83.000       ; 4.210          ; Port Rate ; AUD_BCLK ; Rise       ; AUD_BCLK ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 16.781 ; 16.955 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 16.723 ; 16.707 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 16.781 ; 16.955 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 16.316 ; 16.364 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 16.661 ; 16.890 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 16.289 ; 16.336 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 16.016 ; 16.289 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 15.721 ; 15.840 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 15.021 ; 15.353 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.835  ; 5.197  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.847  ; 5.166  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.918  ; 5.275  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.895  ; 5.217  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.390  ; 5.708  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.505  ; 5.903  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.105  ; 5.499  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.597  ; 6.027  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SW[*]        ; CLOCK_50   ; 4.724  ; 4.977  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 4.724  ; 4.977  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.137  ; 9.503  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.330  ; 5.814  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.309  ; 5.747  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.540  ; 5.940  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.308  ; 5.783  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.978  ; 7.321  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.754  ; 6.978  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.438  ; 6.744  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.412  ; 6.679  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.985  ; 6.329  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.929  ; 6.223  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.297  ; 6.580  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.119  ; 6.442  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.377  ; 6.703  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.565  ; 7.970  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 8.829  ; 9.031  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.137  ; 9.503  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; -4.054 ; -4.359 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -4.869 ; -5.297 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -4.774 ; -5.176 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -4.745 ; -5.109 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -4.791 ; -5.238 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -4.890 ; -5.309 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -4.571 ; -4.920 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -4.099 ; -4.497 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -4.596 ; -4.955 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -4.054 ; -4.389 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -4.064 ; -4.359 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -4.134 ; -4.464 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -4.113 ; -4.416 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -4.583 ; -4.885 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -4.695 ; -5.071 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -4.309 ; -4.678 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -4.779 ; -5.191 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SW[*]        ; CLOCK_50   ; -3.970 ; -4.203 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -3.970 ; -4.203 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -4.396 ; -4.830 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -4.411 ; -4.854 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -4.498 ; -4.912 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -4.723 ; -5.100 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -4.396 ; -4.830 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -6.068 ; -6.363 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -5.907 ; -6.117 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -5.546 ; -5.810 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -5.579 ; -5.832 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -4.857 ; -5.115 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -5.115 ; -5.394 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -5.470 ; -5.740 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -5.065 ; -5.317 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -5.488 ; -5.798 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -6.623 ; -6.983 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -7.838 ; -8.004 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -8.133 ; -8.456 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50   ; 13.016 ; 13.263 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 8.768  ; 8.689  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 11.019 ; 10.810 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 11.366 ; 11.278 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 8.475  ; 8.372  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 10.138 ; 9.855  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 13.016 ; 13.263 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 11.352 ; 10.878 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 10.417 ; 9.861  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 8.290  ; 8.130  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 10.417 ; 9.861  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 10.275 ; 9.693  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 8.081  ; 7.955  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 8.056  ; 7.964  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 9.318  ; 8.993  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 8.510  ; 8.747  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 9.582  ; 9.771  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 9.582  ; 9.771  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 9.296  ; 9.475  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 9.346  ; 9.517  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 9.361  ; 9.534  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 12.042 ; 11.571 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 10.652 ; 10.363 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 10.342 ; 10.173 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 12.042 ; 11.571 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 10.920 ; 10.718 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 11.005 ; 10.633 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 9.807  ; 9.713  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 10.026 ; 10.262 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 9.925  ; 10.004 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 9.923  ; 9.999  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 9.925  ; 10.004 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 9.915  ; 9.994  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 9.897  ; 9.972  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 10.285 ; 9.639  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 9.783  ; 9.484  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 8.460  ; 8.263  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 8.358  ; 8.299  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 9.291  ; 9.041  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 8.433  ; 8.129  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 10.285 ; 9.639  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 8.389  ; 8.488  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 8.525  ; 8.716  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 8.089  ; 8.232  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 8.035  ; 8.132  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 8.525  ; 8.716  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 8.408  ; 8.571  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 14.137 ; 13.294 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.467 ; 10.242 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 12.484 ; 12.027 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 11.869 ; 11.498 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 12.586 ; 12.236 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 12.443 ; 11.971 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 12.284 ; 12.003 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 11.686 ; 11.373 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 12.217 ; 11.901 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 12.485 ; 12.080 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 12.135 ; 11.519 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 12.698 ; 12.214 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 12.017 ; 11.539 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 14.137 ; 13.294 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 12.224 ; 11.728 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 10.842 ; 10.491 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 12.305 ; 11.768 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.756 ; 10.635 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.726 ; 10.487 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 10.814 ; 10.598 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 13.820 ; 12.963 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 10.603 ; 10.222 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.828  ; 7.685  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.069  ; 8.683  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 10.603 ; 10.222 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 7.789  ; 7.579  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 9.999  ; 9.707  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.690  ; 8.617  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 10.143 ; 9.992  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.534  ; 9.162  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 8.663  ; 8.078  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.897  ; 6.597  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 8.913  ; 8.320  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 6.755  ; 6.550  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 8.558  ; 8.255  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 9.519  ; 9.323  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 7.178  ; 6.912  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 8.638  ; 8.306  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 10.128 ; 9.797  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 11.558 ; 11.007 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[0]      ; CLOCK_50   ; 11.331 ; 10.815 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[1]      ; CLOCK_50   ; 11.558 ; 11.007 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[2]      ; CLOCK_50   ; 10.136 ; 9.634  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[3]      ; CLOCK_50   ; 11.163 ; 10.758 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 9.673  ; 9.335  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 10.242 ; 9.874  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 10.284 ; 9.842  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 11.497 ; 10.850 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50   ; 8.770  ; 8.528  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 2.621  ;        ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 8.434  ; 8.110  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[0]      ; CLOCK_50   ; 8.392  ; 8.006  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[1]      ; CLOCK_50   ; 8.219  ; 7.827  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[2]      ; CLOCK_50   ; 8.302  ; 8.028  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[3]      ; CLOCK_50   ; 7.662  ; 7.361  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 6.509  ; 6.388  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 8.378  ; 7.978  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 8.434  ; 8.110  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 7.801  ; 7.502  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 6.352  ; 6.620  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 8.580  ; 8.150  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[0]      ; CLOCK_50   ; 6.979  ; 6.658  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[1]      ; CLOCK_50   ; 7.296  ; 6.969  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[2]      ; CLOCK_50   ; 7.354  ; 7.043  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[3]      ; CLOCK_50   ; 7.353  ; 7.039  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 7.631  ; 7.311  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 5.306  ; 5.131  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 8.580  ; 8.150  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 6.213  ; 6.003  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.469  ; Fall       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 9.165  ; 8.457  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.862  ; 6.613  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 8.464  ; 7.996  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.580  ; 7.225  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.718  ; 7.372  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.005  ; 7.608  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.294  ; 7.140  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.794  ; 7.442  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.152  ; 7.783  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.660  ; 7.431  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.068  ; 6.610  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.373  ; 8.024  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.698  ; 6.273  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.165  ; 8.457  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.609  ; 6.221  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.719  ; 6.368  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.314  ; 6.767  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.721  ; 6.557  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.963  ; 6.703  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 5.652  ; 5.447  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 8.512  ; 7.765  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_B[*]       ; CLOCK_50   ; 11.095 ; 10.683 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 10.868 ; 10.491 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 11.095 ; 10.683 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 9.673  ; 9.310  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 10.700 ; 10.434 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 9.210  ; 9.011  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 9.779  ; 9.550  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 9.821  ; 9.518  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 11.034 ; 10.526 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 10.954 ; 10.623 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 10.912 ; 10.518 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 10.744 ; 10.346 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 10.821 ; 10.539 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 10.182 ; 9.846  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 9.034  ; 8.907  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 10.897 ; 10.490 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 10.954 ; 10.623 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 10.323 ; 10.018 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 11.101 ; 10.636 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 9.503  ; 9.175  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 9.821  ; 9.459  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 9.768  ; 9.352  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 9.766  ; 9.347  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 10.149 ; 9.794  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 7.828  ; 7.646  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 11.101 ; 10.636 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 8.736  ; 8.519  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50   ; 6.520  ; 6.423  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 7.449  ; 7.402  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 8.879  ; 8.843  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 9.325  ; 9.104  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 6.520  ; 6.423  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 8.043  ; 7.848  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 10.979 ; 11.257 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 9.817  ; 9.599  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 6.269  ; 6.134  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 6.484  ; 6.301  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 8.549  ; 8.026  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 8.367  ; 7.813  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 6.284  ; 6.134  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 6.269  ; 6.162  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 7.484  ; 7.131  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 6.714  ; 6.957  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 7.707  ; 7.957  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 7.988  ; 8.245  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 7.707  ; 7.957  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 7.757  ; 7.999  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 7.771  ; 8.016  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 7.053  ; 6.886  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 7.799  ; 7.519  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 7.514  ; 7.341  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 9.158  ; 8.719  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 8.063  ; 7.865  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 8.183  ; 7.781  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 7.053  ; 6.886  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 7.265  ; 7.423  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 7.817  ; 8.024  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 7.842  ; 8.050  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 7.846  ; 8.056  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 7.836  ; 8.046  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 7.817  ; 8.024  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 5.739  ; 5.587  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 7.091  ; 6.795  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 5.820  ; 5.622  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 5.848  ; 5.655  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 6.613  ; 6.364  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 5.792  ; 5.587  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 7.643  ; 7.096  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 5.739  ; 5.972  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 6.039  ; 6.196  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 6.089  ; 6.290  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 6.039  ; 6.196  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 6.508  ; 6.756  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 6.397  ; 6.617  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.615  ; 5.400  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.661  ; 5.462  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 8.099  ; 7.649  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.241  ; 6.902  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.779  ; 7.400  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.218  ; 7.866  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.907  ; 7.582  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.596  ; 6.312  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.760  ; 7.455  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.884  ; 7.696  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.739  ; 7.188  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.949  ; 7.629  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.688  ; 6.269  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.228  ; 8.469  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.656  ; 6.240  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.731  ; 5.452  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.362  ; 6.808  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.357  ; 6.246  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.671  ; 6.414  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 5.615  ; 5.400  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 8.531  ; 7.740  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.697  ; 4.558  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.882  ; 4.740  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.088  ; 5.711  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 6.499  ; 6.303  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.243  ; 5.035  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.615  ; 5.500  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.771  ; 5.607  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.044  ; 5.818  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.579  ; 5.336  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 6.730  ; 6.235  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.034  ; 4.813  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.764  ; 6.256  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.697  ; 4.558  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.423  ; 6.192  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.836  ; 7.468  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.431  ; 5.260  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.830  ; 5.619  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.251  ; 5.836  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 5.810  ; 5.589  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[0]      ; CLOCK_50   ; 7.063  ; 6.855  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[1]      ; CLOCK_50   ; 7.323  ; 7.017  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[2]      ; CLOCK_50   ; 5.810  ; 5.589  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[3]      ; CLOCK_50   ; 7.059  ; 6.932  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 6.905  ; 6.711  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 6.777  ; 6.659  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 6.156  ; 5.998  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 7.721  ; 7.340  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50   ; 7.257  ; 6.972  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 2.120  ;        ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 5.830  ; 5.707  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[0]      ; CLOCK_50   ; 7.636  ; 7.259  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[1]      ; CLOCK_50   ; 7.470  ; 7.087  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[2]      ; CLOCK_50   ; 7.550  ; 7.281  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[3]      ; CLOCK_50   ; 6.935  ; 6.639  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 5.830  ; 5.707  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 7.625  ; 7.234  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 7.677  ; 7.359  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 7.071  ; 6.777  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 5.687  ; 5.949  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 4.673  ; 4.499  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[0]      ; CLOCK_50   ; 6.279  ; 5.965  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[1]      ; CLOCK_50   ; 6.584  ; 6.264  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[2]      ; CLOCK_50   ; 6.640  ; 6.335  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[3]      ; CLOCK_50   ; 6.638  ; 6.330  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 6.905  ; 6.591  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 4.673  ; 4.499  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 7.817  ; 7.398  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 5.545  ; 5.336  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 1.970  ; Fall       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.020  ; 4.819  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.179  ; 5.939  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.661  ; 7.199  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.815  ; 6.460  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.005  ; 6.666  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.259  ; 6.869  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 6.597  ; 6.447  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 7.056  ; 6.710  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.402  ; 7.038  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.897  ; 6.658  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.449  ; 5.994  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.586  ; 7.234  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.971  ; 5.548  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 8.412  ; 7.710  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.892  ; 5.500  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.046  ; 5.706  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.631  ; 6.079  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.025  ; 5.862  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.257  ; 5.999  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 5.020  ; 4.819  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 7.782  ; 7.044  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_B[*]       ; CLOCK_50   ; 5.935  ; 5.837  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 7.251  ; 6.964  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 7.468  ; 7.146  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 6.112  ; 5.840  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 7.091  ; 6.911  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 5.935  ; 5.837  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 6.480  ; 6.353  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 6.257  ; 6.041  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 7.690  ; 7.295  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 6.552  ; 6.406  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 8.113  ; 7.730  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 8.213  ; 7.806  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 8.060  ; 7.794  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 7.635  ; 7.332  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 6.552  ; 6.406  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 8.345  ; 7.933  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 8.156  ; 7.836  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 7.584  ; 7.286  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 5.213  ; 5.042  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 6.303  ; 6.032  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 7.368  ; 7.042  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 6.869  ; 6.620  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 6.866  ; 6.614  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 7.656  ; 7.352  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 5.213  ; 5.042  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 8.587  ; 8.157  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 5.569  ; 5.403  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; SRAM_DQ[0]  ; VGA_B[0]    ; 11.911 ;        ;        ; 12.123 ;
; SRAM_DQ[1]  ; VGA_B[1]    ; 12.133 ;        ;        ; 12.266 ;
; SRAM_DQ[2]  ; VGA_B[2]    ; 10.420 ;        ;        ; 10.537 ;
; SRAM_DQ[3]  ; VGA_B[3]    ; 12.219 ;        ;        ; 12.495 ;
; SRAM_DQ[4]  ; HEX2[0]     ; 11.212 ; 11.035 ; 11.670 ; 11.510 ;
; SRAM_DQ[4]  ; HEX2[1]     ; 13.350 ; 12.747 ; 13.781 ; 13.233 ;
; SRAM_DQ[4]  ; HEX2[2]     ;        ; 12.626 ; 13.655 ;        ;
; SRAM_DQ[4]  ; HEX2[3]     ; 11.003 ; 10.860 ; 11.461 ; 11.335 ;
; SRAM_DQ[4]  ; HEX2[4]     ; 10.989 ;        ;        ; 11.344 ;
; SRAM_DQ[4]  ; HEX2[5]     ; 12.251 ;        ;        ; 12.373 ;
; SRAM_DQ[4]  ; HEX2[6]     ; 11.419 ;        ;        ; 12.124 ;
; SRAM_DQ[4]  ; VGA_B[4]    ; 11.768 ;        ;        ; 12.031 ;
; SRAM_DQ[5]  ; HEX2[0]     ; 10.945 ; 10.755 ; 11.251 ; 11.056 ;
; SRAM_DQ[5]  ; HEX2[1]     ; 13.106 ; 12.522 ; 13.413 ; 12.824 ;
; SRAM_DQ[5]  ; HEX2[2]     ; 12.908 ; 12.331 ; 13.214 ; 12.632 ;
; SRAM_DQ[5]  ; HEX2[3]     ; 10.739 ; 10.583 ; 11.046 ; 10.885 ;
; SRAM_DQ[5]  ; HEX2[4]     ; 10.716 ; 10.566 ; 11.022 ; 10.867 ;
; SRAM_DQ[5]  ; HEX2[5]     ; 11.989 ; 11.624 ; 12.296 ; 11.926 ;
; SRAM_DQ[5]  ; HEX2[6]     ; 11.179 ; 11.433 ; 11.481 ; 11.740 ;
; SRAM_DQ[5]  ; HEX3[0]     ; 11.876 ;        ;        ; 12.439 ;
; SRAM_DQ[5]  ; HEX3[3]     ; 11.590 ;        ;        ; 12.143 ;
; SRAM_DQ[5]  ; HEX3[4]     ; 11.640 ;        ;        ; 12.185 ;
; SRAM_DQ[5]  ; HEX3[5]     ; 11.655 ;        ;        ; 12.202 ;
; SRAM_DQ[5]  ; VGA_B[5]    ; 10.972 ;        ;        ; 11.189 ;
; SRAM_DQ[6]  ; HEX2[0]     ; 10.599 ; 10.408 ; 11.031 ; 10.874 ;
; SRAM_DQ[6]  ; HEX2[1]     ; 12.750 ;        ;        ; 12.632 ;
; SRAM_DQ[6]  ; HEX2[2]     ; 12.558 ; 11.980 ; 12.989 ; 12.445 ;
; SRAM_DQ[6]  ; HEX2[3]     ; 10.390 ; 10.233 ; 10.823 ; 10.700 ;
; SRAM_DQ[6]  ; HEX2[4]     ; 10.375 ;        ;        ; 10.690 ;
; SRAM_DQ[6]  ; HEX2[5]     ; 11.638 ; 11.272 ; 12.071 ; 11.738 ;
; SRAM_DQ[6]  ; HEX2[6]     ; 10.835 ; 11.090 ; 11.301 ; 11.521 ;
; SRAM_DQ[6]  ; HEX3[0]     ; 11.612 ;        ;        ; 12.195 ;
; SRAM_DQ[6]  ; HEX3[3]     ; 11.326 ;        ;        ; 11.899 ;
; SRAM_DQ[6]  ; HEX3[4]     ; 11.376 ;        ;        ; 11.941 ;
; SRAM_DQ[6]  ; HEX3[5]     ; 11.391 ;        ;        ; 11.958 ;
; SRAM_DQ[6]  ; VGA_B[6]    ; 10.180 ;        ;        ; 10.367 ;
; SRAM_DQ[7]  ; HEX2[0]     ; 10.623 ; 10.518 ; 11.117 ; 10.878 ;
; SRAM_DQ[7]  ; HEX2[1]     ; 12.761 ; 12.278 ; 13.263 ; 12.642 ;
; SRAM_DQ[7]  ; HEX2[2]     ; 12.624 ; 12.028 ; 13.007 ; 12.468 ;
; SRAM_DQ[7]  ; HEX2[3]     ; 10.417 ; 10.346 ; 10.911 ; 10.706 ;
; SRAM_DQ[7]  ; HEX2[4]     ; 10.396 ; 10.302 ; 10.856 ; 10.662 ;
; SRAM_DQ[7]  ; HEX2[5]     ; 11.706 ; 11.387 ; 12.161 ; 11.790 ;
; SRAM_DQ[7]  ; HEX2[6]     ; 10.882 ; 11.164 ; 11.366 ; 11.558 ;
; SRAM_DQ[7]  ; HEX3[0]     ; 11.999 ;        ;        ; 12.627 ;
; SRAM_DQ[7]  ; HEX3[3]     ; 11.713 ;        ;        ; 12.331 ;
; SRAM_DQ[7]  ; HEX3[4]     ; 11.763 ;        ;        ; 12.373 ;
; SRAM_DQ[7]  ; HEX3[5]     ; 11.778 ;        ;        ; 12.390 ;
; SRAM_DQ[7]  ; VGA_B[7]    ; 12.564 ;        ;        ; 12.570 ;
; SRAM_DQ[8]  ; HEX4[0]     ; 11.179 ; 10.898 ; 11.499 ; 11.213 ;
; SRAM_DQ[8]  ; HEX4[1]     ; 10.882 ; 10.712 ; 11.201 ; 11.026 ;
; SRAM_DQ[8]  ; HEX4[2]     ;        ; 12.095 ; 12.912 ;        ;
; SRAM_DQ[8]  ; HEX4[3]     ; 11.451 ; 11.255 ; 11.771 ; 11.570 ;
; SRAM_DQ[8]  ; HEX4[4]     ; 11.535 ;        ;        ; 11.485 ;
; SRAM_DQ[8]  ; HEX4[5]     ; 10.358 ;        ;        ; 10.552 ;
; SRAM_DQ[8]  ; HEX4[6]     ; 10.584 ;        ;        ; 11.108 ;
; SRAM_DQ[8]  ; VGA_B[0]    ; 10.885 ;        ;        ; 10.967 ;
; SRAM_DQ[9]  ; HEX4[0]     ; 11.397 ; 11.115 ; 11.667 ; 11.419 ;
; SRAM_DQ[9]  ; HEX4[1]     ; 11.101 ; 10.930 ; 11.370 ; 11.234 ;
; SRAM_DQ[9]  ; HEX4[2]     ; 12.809 ; 12.309 ; 13.079 ; 12.614 ;
; SRAM_DQ[9]  ; HEX4[3]     ; 11.663 ; 11.466 ; 11.932 ; 11.769 ;
; SRAM_DQ[9]  ; HEX4[4]     ; 11.748 ; 11.379 ; 12.017 ; 11.683 ;
; SRAM_DQ[9]  ; HEX4[5]     ; 10.574 ; 10.453 ; 10.844 ; 10.757 ;
; SRAM_DQ[9]  ; HEX4[6]     ; 10.803 ; 11.008 ; 11.107 ; 11.278 ;
; SRAM_DQ[9]  ; HEX5[0]     ; 10.516 ;        ;        ; 11.064 ;
; SRAM_DQ[9]  ; HEX5[3]     ; 10.518 ;        ;        ; 11.069 ;
; SRAM_DQ[9]  ; HEX5[4]     ; 10.508 ;        ;        ; 11.059 ;
; SRAM_DQ[9]  ; HEX5[5]     ; 10.490 ;        ;        ; 11.037 ;
; SRAM_DQ[9]  ; VGA_B[1]    ; 11.123 ;        ;        ; 11.126 ;
; SRAM_DQ[10] ; HEX4[0]     ; 11.928 ; 11.630 ; 12.158 ; 11.922 ;
; SRAM_DQ[10] ; HEX4[1]     ; 11.618 ;        ;        ; 11.705 ;
; SRAM_DQ[10] ; HEX4[2]     ; 13.318 ; 12.847 ; 13.585 ; 13.135 ;
; SRAM_DQ[10] ; HEX4[3]     ; 12.196 ; 11.983 ; 12.426 ; 12.275 ;
; SRAM_DQ[10] ; HEX4[4]     ; 12.281 ;        ;        ; 12.190 ;
; SRAM_DQ[10] ; HEX4[5]     ; 11.083 ; 10.989 ; 11.351 ; 11.278 ;
; SRAM_DQ[10] ; HEX4[6]     ; 11.296 ; 11.538 ; 11.609 ; 11.746 ;
; SRAM_DQ[10] ; HEX5[0]     ; 10.720 ;        ;        ; 11.308 ;
; SRAM_DQ[10] ; HEX5[3]     ; 10.722 ;        ;        ; 11.313 ;
; SRAM_DQ[10] ; HEX5[4]     ; 10.712 ;        ;        ; 11.303 ;
; SRAM_DQ[10] ; HEX5[5]     ; 10.694 ;        ;        ; 11.281 ;
; SRAM_DQ[10] ; VGA_B[2]    ; 9.778  ;        ;        ; 9.870  ;
; SRAM_DQ[11] ; HEX4[0]     ; 11.575 ; 11.361 ; 11.914 ; 11.610 ;
; SRAM_DQ[11] ; HEX4[1]     ; 11.240 ; 11.171 ; 11.602 ; 11.383 ;
; SRAM_DQ[11] ; HEX4[2]     ; 13.001 ; 12.534 ; 13.285 ; 12.835 ;
; SRAM_DQ[11] ; HEX4[3]     ; 11.845 ; 11.716 ; 12.184 ; 11.965 ;
; SRAM_DQ[11] ; HEX4[4]     ; 11.930 ; 11.631 ; 12.268 ; 11.879 ;
; SRAM_DQ[11] ; HEX4[5]     ; 10.766 ; 10.676 ; 11.051 ; 10.978 ;
; SRAM_DQ[11] ; HEX4[6]     ; 11.024 ; 11.215 ; 11.308 ; 11.482 ;
; SRAM_DQ[11] ; HEX5[0]     ; 10.921 ;        ;        ; 11.506 ;
; SRAM_DQ[11] ; HEX5[3]     ; 10.923 ;        ;        ; 11.511 ;
; SRAM_DQ[11] ; HEX5[4]     ; 10.913 ;        ;        ; 11.501 ;
; SRAM_DQ[11] ; HEX5[5]     ; 10.895 ;        ;        ; 11.479 ;
; SRAM_DQ[11] ; VGA_B[3]    ; 10.778 ;        ;        ; 10.931 ;
; SRAM_DQ[12] ; HEX6[0]     ; 12.125 ; 11.826 ; 12.420 ; 12.155 ;
; SRAM_DQ[12] ; HEX6[1]     ; 10.802 ; 10.605 ; 11.096 ; 10.934 ;
; SRAM_DQ[12] ; HEX6[2]     ;        ; 10.641 ; 11.128 ;        ;
; SRAM_DQ[12] ; HEX6[3]     ; 11.633 ; 11.383 ; 11.928 ; 11.712 ;
; SRAM_DQ[12] ; HEX6[4]     ; 10.775 ;        ;        ; 10.899 ;
; SRAM_DQ[12] ; HEX6[5]     ; 12.627 ;        ;        ; 12.409 ;
; SRAM_DQ[12] ; HEX6[6]     ; 10.731 ;        ;        ; 11.258 ;
; SRAM_DQ[12] ; VGA_B[4]    ; 10.414 ;        ;        ; 10.609 ;
; SRAM_DQ[13] ; HEX6[0]     ; 10.571 ; 10.273 ; 11.041 ; 10.738 ;
; SRAM_DQ[13] ; HEX6[1]     ; 9.247  ; 9.051  ; 9.716  ; 9.515  ;
; SRAM_DQ[13] ; HEX6[2]     ; 9.276  ; 9.085  ; 9.746  ; 9.550  ;
; SRAM_DQ[13] ; HEX6[3]     ; 10.074 ; 9.825  ; 10.544 ; 10.290 ;
; SRAM_DQ[13] ; HEX6[4]     ; 9.219  ; 9.015  ; 9.689  ; 9.480  ;
; SRAM_DQ[13] ; HEX6[5]     ; 11.070 ; 10.524 ; 11.540 ; 10.989 ;
; SRAM_DQ[13] ; HEX6[6]     ; 9.174  ; 9.406  ; 9.638  ; 9.875  ;
; SRAM_DQ[13] ; HEX7[0]     ; 8.899  ;        ;        ; 9.574  ;
; SRAM_DQ[13] ; HEX7[3]     ; 8.845  ;        ;        ; 9.474  ;
; SRAM_DQ[13] ; HEX7[4]     ; 9.335  ;        ;        ; 10.058 ;
; SRAM_DQ[13] ; HEX7[5]     ; 9.218  ;        ;        ; 9.913  ;
; SRAM_DQ[13] ; VGA_B[5]    ; 11.098 ;        ;        ; 11.342 ;
; SRAM_DQ[14] ; HEX6[0]     ; 10.727 ; 10.442 ; 11.203 ; 10.935 ;
; SRAM_DQ[14] ; HEX6[1]     ; 9.390  ;        ;        ; 9.680  ;
; SRAM_DQ[14] ; HEX6[2]     ; 9.414  ; 9.209  ; 9.867  ; 9.762  ;
; SRAM_DQ[14] ; HEX6[3]     ; 10.227 ; 9.991  ; 10.701 ; 10.482 ;
; SRAM_DQ[14] ; HEX6[4]     ; 9.375  ;        ;        ; 9.676  ;
; SRAM_DQ[14] ; HEX6[5]     ; 11.207 ; 10.691 ; 11.699 ; 11.200 ;
; SRAM_DQ[14] ; HEX6[6]     ; 9.296  ; 9.559  ; 9.832  ; 9.996  ;
; SRAM_DQ[14] ; HEX7[0]     ; 8.922  ;        ;        ; 9.612  ;
; SRAM_DQ[14] ; HEX7[3]     ; 8.868  ;        ;        ; 9.512  ;
; SRAM_DQ[14] ; HEX7[4]     ; 9.358  ;        ;        ; 10.096 ;
; SRAM_DQ[14] ; HEX7[5]     ; 9.241  ;        ;        ; 9.951  ;
; SRAM_DQ[14] ; VGA_B[6]    ; 10.115 ;        ;        ; 10.304 ;
; SRAM_DQ[15] ; HEX6[0]     ; 10.753 ; 10.540 ; 11.315 ; 10.968 ;
; SRAM_DQ[15] ; HEX6[1]     ; 9.408  ; 9.313  ; 9.978  ; 9.745  ;
; SRAM_DQ[15] ; HEX6[2]     ; 9.489  ; 9.288  ; 9.948  ; 9.843  ;
; SRAM_DQ[15] ; HEX6[3]     ; 10.257 ; 10.093 ; 10.818 ; 10.520 ;
; SRAM_DQ[15] ; HEX6[4]     ; 9.380  ; 9.283  ; 9.963  ; 9.710  ;
; SRAM_DQ[15] ; HEX6[5]     ; 11.283 ; 10.763 ; 11.781 ; 11.282 ;
; SRAM_DQ[15] ; HEX6[6]     ; 9.377  ; 9.641  ; 9.915  ; 10.080 ;
; SRAM_DQ[15] ; HEX7[0]     ; 9.414  ;        ;        ; 10.161 ;
; SRAM_DQ[15] ; HEX7[3]     ; 9.360  ;        ;        ; 10.061 ;
; SRAM_DQ[15] ; HEX7[4]     ; 9.850  ;        ;        ; 10.645 ;
; SRAM_DQ[15] ; HEX7[5]     ; 9.733  ;        ;        ; 10.500 ;
; SRAM_DQ[15] ; VGA_B[7]    ; 12.448 ;        ;        ; 12.446 ;
+-------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; SRAM_DQ[0]  ; VGA_B[0]    ; 11.392 ;        ;        ; 11.558 ;
; SRAM_DQ[1]  ; VGA_B[1]    ; 11.599 ;        ;        ; 11.694 ;
; SRAM_DQ[2]  ; VGA_B[2]    ; 10.007 ;        ;        ; 10.120 ;
; SRAM_DQ[3]  ; VGA_B[3]    ; 11.683 ;        ;        ; 11.909 ;
; SRAM_DQ[4]  ; HEX2[0]     ; 10.666 ; 10.539 ; 11.142 ; 10.949 ;
; SRAM_DQ[4]  ; HEX2[1]     ; 12.732 ; 12.207 ; 13.174 ; 12.628 ;
; SRAM_DQ[4]  ; HEX2[2]     ;        ; 12.030 ; 12.990 ;        ;
; SRAM_DQ[4]  ; HEX2[3]     ; 10.465 ; 10.371 ; 10.941 ; 10.755 ;
; SRAM_DQ[4]  ; HEX2[4]     ; 10.451 ;        ;        ; 10.746 ;
; SRAM_DQ[4]  ; HEX2[5]     ; 11.664 ;        ;        ; 11.778 ;
; SRAM_DQ[4]  ; HEX2[6]     ; 10.932 ;        ;        ; 11.584 ;
; SRAM_DQ[4]  ; VGA_B[4]    ; 11.244 ;        ;        ; 11.468 ;
; SRAM_DQ[5]  ; HEX2[0]     ; 10.535 ; 10.351 ; 10.832 ; 10.643 ;
; SRAM_DQ[5]  ; HEX2[1]     ; 12.610 ; 12.048 ; 12.907 ; 12.340 ;
; SRAM_DQ[5]  ; HEX2[2]     ; 12.420 ; 11.865 ; 12.717 ; 12.157 ;
; SRAM_DQ[5]  ; HEX2[3]     ; 10.338 ; 10.187 ; 10.635 ; 10.479 ;
; SRAM_DQ[5]  ; HEX2[4]     ; 10.316 ; 10.170 ; 10.612 ; 10.461 ;
; SRAM_DQ[5]  ; HEX2[5]     ; 11.539 ; 11.187 ; 11.836 ; 11.479 ;
; SRAM_DQ[5]  ; HEX2[6]     ; 10.760 ; 11.006 ; 11.052 ; 11.303 ;
; SRAM_DQ[5]  ; HEX3[0]     ; 11.427 ;        ;        ; 11.974 ;
; SRAM_DQ[5]  ; HEX3[3]     ; 11.146 ;        ;        ; 11.686 ;
; SRAM_DQ[5]  ; HEX3[4]     ; 11.196 ;        ;        ; 11.728 ;
; SRAM_DQ[5]  ; HEX3[5]     ; 11.210 ;        ;        ; 11.745 ;
; SRAM_DQ[5]  ; VGA_B[5]    ; 10.537 ;        ;        ; 10.742 ;
; SRAM_DQ[6]  ; HEX2[0]     ; 10.140 ; 9.957  ; 10.535 ; 10.383 ;
; SRAM_DQ[6]  ; HEX2[1]     ; 12.205 ;        ;        ; 12.070 ;
; SRAM_DQ[6]  ; HEX2[2]     ; 12.023 ; 11.469 ; 12.416 ; 11.893 ;
; SRAM_DQ[6]  ; HEX2[3]     ; 9.940  ; 9.790  ; 10.334 ; 10.215 ;
; SRAM_DQ[6]  ; HEX2[4]     ; 9.925  ;        ;        ; 10.206 ;
; SRAM_DQ[6]  ; HEX2[5]     ; 11.140 ; 10.787 ; 11.533 ; 11.213 ;
; SRAM_DQ[6]  ; HEX2[6]     ; 10.370 ; 10.613 ; 10.794 ; 11.008 ;
; SRAM_DQ[6]  ; HEX3[0]     ; 11.150 ;        ;        ; 11.721 ;
; SRAM_DQ[6]  ; HEX3[3]     ; 10.869 ;        ;        ; 11.433 ;
; SRAM_DQ[6]  ; HEX3[4]     ; 10.919 ;        ;        ; 11.475 ;
; SRAM_DQ[6]  ; HEX3[5]     ; 10.933 ;        ;        ; 11.492 ;
; SRAM_DQ[6]  ; VGA_B[6]    ; 9.781  ;        ;        ; 9.956  ;
; SRAM_DQ[7]  ; HEX2[0]     ; 10.203 ; 10.095 ; 10.672 ; 10.446 ;
; SRAM_DQ[7]  ; HEX2[1]     ; 12.277 ; 11.750 ; 12.709 ; 12.167 ;
; SRAM_DQ[7]  ; HEX2[2]     ; 12.147 ; 11.575 ; 12.518 ; 12.001 ;
; SRAM_DQ[7]  ; HEX2[3]     ; 10.005 ; 9.911  ; 10.459 ; 10.281 ;
; SRAM_DQ[7]  ; HEX2[4]     ; 10.007 ; 9.915  ; 10.454 ; 10.266 ;
; SRAM_DQ[7]  ; HEX2[5]     ; 11.246 ; 10.896 ; 11.636 ; 11.322 ;
; SRAM_DQ[7]  ; HEX2[6]     ; 10.470 ; 10.675 ; 10.880 ; 11.104 ;
; SRAM_DQ[7]  ; HEX3[0]     ; 11.544 ;        ;        ; 12.153 ;
; SRAM_DQ[7]  ; HEX3[3]     ; 11.263 ;        ;        ; 11.865 ;
; SRAM_DQ[7]  ; HEX3[4]     ; 11.313 ;        ;        ; 11.907 ;
; SRAM_DQ[7]  ; HEX3[5]     ; 11.327 ;        ;        ; 11.924 ;
; SRAM_DQ[7]  ; VGA_B[7]    ; 12.011 ;        ;        ; 11.985 ;
; SRAM_DQ[8]  ; HEX4[0]     ; 10.704 ; 10.429 ; 10.982 ; 10.702 ;
; SRAM_DQ[8]  ; HEX4[1]     ; 10.418 ; 10.250 ; 10.697 ; 10.524 ;
; SRAM_DQ[8]  ; HEX4[2]     ;        ; 11.582 ; 12.341 ;        ;
; SRAM_DQ[8]  ; HEX4[3]     ; 10.967 ; 10.774 ; 11.246 ; 11.048 ;
; SRAM_DQ[8]  ; HEX4[4]     ; 11.046 ;        ;        ; 10.964 ;
; SRAM_DQ[8]  ; HEX4[5]     ; 9.916  ;        ;        ; 10.069 ;
; SRAM_DQ[8]  ; HEX4[6]     ; 10.128 ;        ;        ; 10.606 ;
; SRAM_DQ[8]  ; VGA_B[0]    ; 10.460 ;        ;        ; 10.529 ;
; SRAM_DQ[9]  ; HEX4[0]     ; 10.964 ; 10.690 ; 11.228 ; 10.985 ;
; SRAM_DQ[9]  ; HEX4[1]     ; 10.679 ; 10.514 ; 10.943 ; 10.807 ;
; SRAM_DQ[9]  ; HEX4[2]     ; 12.324 ; 11.842 ; 12.586 ; 12.136 ;
; SRAM_DQ[9]  ; HEX4[3]     ; 11.222 ; 11.030 ; 11.485 ; 11.324 ;
; SRAM_DQ[9]  ; HEX4[4]     ; 11.303 ; 10.946 ; 11.565 ; 11.240 ;
; SRAM_DQ[9]  ; HEX4[5]     ; 10.175 ; 10.055 ; 10.438 ; 10.349 ;
; SRAM_DQ[9]  ; HEX4[6]     ; 10.390 ; 10.589 ; 10.685 ; 10.853 ;
; SRAM_DQ[9]  ; HEX5[0]     ; 10.120 ;        ;        ; 10.652 ;
; SRAM_DQ[9]  ; HEX5[3]     ; 10.124 ;        ;        ; 10.658 ;
; SRAM_DQ[9]  ; HEX5[4]     ; 10.114 ;        ;        ; 10.648 ;
; SRAM_DQ[9]  ; HEX5[5]     ; 10.095 ;        ;        ; 10.626 ;
; SRAM_DQ[9]  ; VGA_B[1]    ; 10.687 ;        ;        ; 10.681 ;
; SRAM_DQ[10] ; HEX4[0]     ; 11.444 ; 11.171 ; 11.677 ; 11.466 ;
; SRAM_DQ[10] ; HEX4[1]     ; 11.120 ;        ;        ; 11.227 ;
; SRAM_DQ[10] ; HEX4[2]     ; 12.812 ; 12.357 ; 13.074 ; 12.638 ;
; SRAM_DQ[10] ; HEX4[3]     ; 11.686 ; 11.513 ; 11.936 ; 11.740 ;
; SRAM_DQ[10] ; HEX4[4]     ; 11.783 ;        ;        ; 11.723 ;
; SRAM_DQ[10] ; HEX4[5]     ; 10.616 ; 10.531 ; 10.888 ; 10.790 ;
; SRAM_DQ[10] ; HEX4[6]     ; 10.865 ; 11.030 ; 11.105 ; 11.304 ;
; SRAM_DQ[10] ; HEX5[0]     ; 10.312 ;        ;        ; 10.862 ;
; SRAM_DQ[10] ; HEX5[3]     ; 10.316 ;        ;        ; 10.868 ;
; SRAM_DQ[10] ; HEX5[4]     ; 10.306 ;        ;        ; 10.858 ;
; SRAM_DQ[10] ; HEX5[5]     ; 10.287 ;        ;        ; 10.836 ;
; SRAM_DQ[10] ; VGA_B[2]    ; 9.396  ;        ;        ; 9.475  ;
; SRAM_DQ[11] ; HEX4[0]     ; 11.119 ; 10.863 ; 11.388 ; 11.110 ;
; SRAM_DQ[11] ; HEX4[1]     ; 10.816 ; 10.693 ; 11.134 ; 10.951 ;
; SRAM_DQ[11] ; HEX4[2]     ; 12.509 ; 12.058 ; 12.785 ; 12.349 ;
; SRAM_DQ[11] ; HEX4[3]     ; 11.381 ; 11.207 ; 11.650 ; 11.454 ;
; SRAM_DQ[11] ; HEX4[4]     ; 11.479 ; 11.189 ; 11.807 ; 11.430 ;
; SRAM_DQ[11] ; HEX4[5]     ; 10.311 ; 10.229 ; 10.600 ; 10.502 ;
; SRAM_DQ[11] ; HEX4[6]     ; 10.563 ; 10.726 ; 10.814 ; 11.013 ;
; SRAM_DQ[11] ; HEX5[0]     ; 10.507 ;        ;        ; 11.075 ;
; SRAM_DQ[11] ; HEX5[3]     ; 10.511 ;        ;        ; 11.081 ;
; SRAM_DQ[11] ; HEX5[4]     ; 10.501 ;        ;        ; 11.071 ;
; SRAM_DQ[11] ; HEX5[5]     ; 10.482 ;        ;        ; 11.049 ;
; SRAM_DQ[11] ; VGA_B[3]    ; 10.358 ;        ;        ; 10.502 ;
; SRAM_DQ[12] ; HEX6[0]     ; 11.662 ; 11.372 ; 11.951 ; 11.692 ;
; SRAM_DQ[12] ; HEX6[1]     ; 10.392 ; 10.202 ; 10.681 ; 10.520 ;
; SRAM_DQ[12] ; HEX6[2]     ;        ; 10.234 ; 10.710 ;        ;
; SRAM_DQ[12] ; HEX6[3]     ; 11.190 ; 10.947 ; 11.478 ; 11.266 ;
; SRAM_DQ[12] ; HEX6[4]     ; 10.365 ;        ;        ; 10.486 ;
; SRAM_DQ[12] ; HEX6[5]     ; 12.217 ;        ;        ; 11.996 ;
; SRAM_DQ[12] ; HEX6[6]     ; 10.322 ;        ;        ; 10.836 ;
; SRAM_DQ[12] ; VGA_B[4]    ; 10.004 ;        ;        ; 10.191 ;
; SRAM_DQ[13] ; HEX6[0]     ; 10.114 ; 9.823  ; 10.541 ; 10.245 ;
; SRAM_DQ[13] ; HEX6[1]     ; 8.842  ; 8.649  ; 9.270  ; 9.072  ;
; SRAM_DQ[13] ; HEX6[2]     ; 8.870  ; 8.682  ; 9.298  ; 9.105  ;
; SRAM_DQ[13] ; HEX6[3]     ; 9.636  ; 9.392  ; 10.063 ; 9.814  ;
; SRAM_DQ[13] ; HEX6[4]     ; 8.815  ; 8.615  ; 9.242  ; 9.037  ;
; SRAM_DQ[13] ; HEX6[5]     ; 10.666 ; 10.124 ; 11.093 ; 10.546 ;
; SRAM_DQ[13] ; HEX6[6]     ; 8.767  ; 8.995  ; 9.189  ; 9.422  ;
; SRAM_DQ[13] ; HEX7[0]     ; 8.563  ;        ;        ; 9.220  ;
; SRAM_DQ[13] ; HEX7[3]     ; 8.513  ;        ;        ; 9.126  ;
; SRAM_DQ[13] ; HEX7[4]     ; 8.982  ;        ;        ; 9.686  ;
; SRAM_DQ[13] ; HEX7[5]     ; 8.871  ;        ;        ; 9.547  ;
; SRAM_DQ[13] ; VGA_B[5]    ; 10.661 ;        ;        ; 10.893 ;
; SRAM_DQ[14] ; HEX6[0]     ; 10.194 ; 9.960  ; 10.691 ; 10.391 ;
; SRAM_DQ[14] ; HEX6[1]     ; 8.924  ;        ;        ; 9.196  ;
; SRAM_DQ[14] ; HEX6[2]     ; 9.000  ; 8.800  ; 9.413  ; 9.309  ;
; SRAM_DQ[14] ; HEX6[3]     ; 9.713  ; 9.526  ; 10.208 ; 9.929  ;
; SRAM_DQ[14] ; HEX6[4]     ; 8.894  ;        ;        ; 9.182  ;
; SRAM_DQ[14] ; HEX6[5]     ; 10.783 ; 10.241 ; 11.208 ; 10.723 ;
; SRAM_DQ[14] ; HEX6[6]     ; 8.883  ; 9.072  ; 9.325  ; 9.537  ;
; SRAM_DQ[14] ; HEX7[0]     ; 8.580  ;        ;        ; 9.232  ;
; SRAM_DQ[14] ; HEX7[3]     ; 8.530  ;        ;        ; 9.138  ;
; SRAM_DQ[14] ; HEX7[4]     ; 8.999  ;        ;        ; 9.698  ;
; SRAM_DQ[14] ; HEX7[5]     ; 8.888  ;        ;        ; 9.559  ;
; SRAM_DQ[14] ; VGA_B[6]    ; 9.715  ;        ;        ; 9.889  ;
; SRAM_DQ[15] ; HEX6[0]     ; 10.266 ; 10.051 ; 10.773 ; 10.440 ;
; SRAM_DQ[15] ; HEX6[1]     ; 8.996  ; 8.848  ; 9.487  ; 9.292  ;
; SRAM_DQ[15] ; HEX6[2]     ; 9.073  ; 8.877  ; 9.491  ; 9.387  ;
; SRAM_DQ[15] ; HEX6[3]     ; 9.790  ; 9.603  ; 10.281 ; 10.010 ;
; SRAM_DQ[15] ; HEX6[4]     ; 8.968  ; 8.873  ; 9.506  ; 9.259  ;
; SRAM_DQ[15] ; HEX6[5]     ; 10.859 ; 10.319 ; 11.287 ; 10.809 ;
; SRAM_DQ[15] ; HEX6[6]     ; 8.956  ; 9.149  ; 9.410  ; 9.616  ;
; SRAM_DQ[15] ; HEX7[0]     ; 8.999  ;        ;        ; 9.696  ;
; SRAM_DQ[15] ; HEX7[3]     ; 8.949  ;        ;        ; 9.602  ;
; SRAM_DQ[15] ; HEX7[4]     ; 9.418  ;        ;        ; 10.162 ;
; SRAM_DQ[15] ; HEX7[5]     ; 9.307  ;        ;        ; 10.023 ;
; SRAM_DQ[15] ; VGA_B[7]    ; 11.953 ;        ;        ; 11.953 ;
+-------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------------------------+
; Output Enable Times                                                                         ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 10.233 ; 10.088 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.299 ; 10.154 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.527 ; 10.382 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.233 ; 10.088 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.233 ; 10.088 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.284 ; 10.139 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.308 ; 10.163 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.308 ; 10.163 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 10.263 ; 10.118 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 11.899 ; 11.734 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 11.876 ; 11.711 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 11.565 ; 11.400 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 11.222 ; 11.057 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 10.558 ; 10.393 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.290 ; 10.145 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.284 ; 10.139 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.290 ; 10.145 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 6.336 ; 6.191 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.399 ; 6.254 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.618 ; 6.473 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.336 ; 6.191 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.336 ; 6.191 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.384 ; 6.239 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.407 ; 6.262 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.407 ; 6.262 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.364 ; 6.219 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.972 ; 7.807 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.951 ; 7.786 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.652 ; 7.487 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.322 ; 7.157 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.685 ; 6.520 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.390 ; 6.245 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.384 ; 6.239 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.390 ; 6.245 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 9.889     ; 10.034    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.980     ; 10.125    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.180    ; 10.325    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.889     ; 10.034    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.889     ; 10.034    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.963     ; 10.108    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.984     ; 10.129    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.984     ; 10.129    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.939     ; 10.084    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 11.494    ; 11.659    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 11.472    ; 11.637    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 11.175    ; 11.340    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 10.840    ; 11.005    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 10.206    ; 10.371    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.970     ; 10.115    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.963     ; 10.108    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.970     ; 10.115    ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.906     ; 6.051     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.993     ; 6.138     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.185     ; 6.330     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.906     ; 6.051     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.906     ; 6.051     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.976     ; 6.121     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.997     ; 6.142     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.997     ; 6.142     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.954     ; 6.099     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.484     ; 7.649     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.462     ; 7.627     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.177     ; 7.342     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.855     ; 7.020     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.247     ; 6.412     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.983     ; 6.128     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.976     ; 6.121     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.983     ; 6.128     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 77.814 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 8.860  ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 10.680 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.101 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.181 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                     ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 11.102 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 37.575 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                     ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 1.708 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 1.774 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; my_qsys|altpll_0|sd1|pll7|clk[1] ; 6.446  ; 0.000         ;
; CLOCK_50                         ; 9.400  ; 0.000         ;
; CLOCK2_50                        ; 16.000 ; 0.000         ;
; CLOCK3_50                        ; 16.000 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; 19.779 ; 0.000         ;
; AUD_BCLK                         ; 79.000 ; 0.000         ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 8.860  ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 4.368      ;
; 8.864  ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 4.364      ;
; 9.105  ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 4.123      ;
; 9.106  ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 4.122      ;
; 9.113  ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 4.115      ;
; 9.117  ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 4.111      ;
; 9.362  ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 3.866      ;
; 9.363  ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 3.865      ;
; 9.633  ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.064     ; 3.623      ;
; 9.637  ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.064     ; 3.619      ;
; 9.844  ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 3.384      ;
; 9.849  ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 3.379      ;
; 9.876  ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.064     ; 3.380      ;
; 9.877  ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.064     ; 3.379      ;
; 10.098 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 3.130      ;
; 10.103 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.092     ; 3.125      ;
; 10.249 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.073     ; 2.998      ;
; 10.313 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.886      ;
; 10.317 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.882      ;
; 10.381 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.818      ;
; 10.384 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.815      ;
; 10.385 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.814      ;
; 10.385 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.814      ;
; 10.388 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.811      ;
; 10.389 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.810      ;
; 10.422 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.777      ;
; 10.426 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.773      ;
; 10.449 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.750      ;
; 10.452 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.747      ;
; 10.453 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.746      ;
; 10.453 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.746      ;
; 10.456 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.743      ;
; 10.457 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.742      ;
; 10.484 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.715      ;
; 10.488 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.711      ;
; 10.490 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.709      ;
; 10.494 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.705      ;
; 10.496 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.061     ; 2.763      ;
; 10.503 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.696      ;
; 10.507 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.692      ;
; 10.517 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.682      ;
; 10.520 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.679      ;
; 10.521 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.678      ;
; 10.521 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.678      ;
; 10.521 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.678      ;
; 10.524 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.675      ;
; 10.525 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.674      ;
; 10.525 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.674      ;
; 10.539 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.660      ;
; 10.543 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.656      ;
; 10.552 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.647      ;
; 10.554 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.645      ;
; 10.556 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.643      ;
; 10.558 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.641      ;
; 10.558 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.641      ;
; 10.562 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.637      ;
; 10.566 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.061     ; 2.693      ;
; 10.566 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.061     ; 2.693      ;
; 10.571 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.628      ;
; 10.575 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.624      ;
; 10.582 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.061     ; 2.677      ;
; 10.584 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.061     ; 2.675      ;
; 10.588 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.611      ;
; 10.589 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.610      ;
; 10.589 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.610      ;
; 10.592 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.607      ;
; 10.593 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.606      ;
; 10.593 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.606      ;
; 10.607 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.592      ;
; 10.611 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.588      ;
; 10.616 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.064     ; 2.640      ;
; 10.620 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.579      ;
; 10.621 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.064     ; 2.635      ;
; 10.622 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.577      ;
; 10.624 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.575      ;
; 10.626 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.573      ;
; 10.626 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.573      ;
; 10.630 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[4]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.569      ;
; 10.630 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[5]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.569      ;
; 10.639 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.560      ;
; 10.639 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                          ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.027     ; 2.654      ;
; 10.643 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.556      ;
; 10.643 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                          ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.027     ; 2.650      ;
; 10.646 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.061     ; 2.613      ;
; 10.657 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.542      ;
; 10.661 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                          ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.061     ; 2.598      ;
; 10.661 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.538      ;
; 10.675 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.524      ;
; 10.679 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[7]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.520      ;
; 10.688 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.511      ;
; 10.690 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.509      ;
; 10.692 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[10]                 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.507      ;
; 10.694 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[3]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.505      ;
; 10.701 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[2]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.498      ;
; 10.702 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[1]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.497      ;
; 10.707 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.492      ;
; 10.707 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                          ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.027     ; 2.586      ;
; 10.711 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[8]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.488      ;
; 10.711 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                          ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.027     ; 2.582      ;
; 10.725 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[0]                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.121     ; 2.474      ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 10.680 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 2.527      ;
; 10.682 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 2.525      ;
; 10.683 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 2.524      ;
; 10.689 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 2.518      ;
; 10.692 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 2.515      ;
; 10.708 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 2.501      ;
; 10.710 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 2.499      ;
; 10.711 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 2.498      ;
; 10.717 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 2.492      ;
; 10.720 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 2.489      ;
; 11.060 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.104     ; 2.157      ;
; 11.061 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.104     ; 2.156      ;
; 11.063 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.104     ; 2.154      ;
; 11.088 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.102     ; 2.131      ;
; 11.089 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.102     ; 2.130      ;
; 11.091 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.102     ; 2.128      ;
; 11.202 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.121     ; 1.998      ;
; 11.204 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.121     ; 1.996      ;
; 11.205 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.121     ; 1.995      ;
; 11.211 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.121     ; 1.989      ;
; 11.214 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.121     ; 1.986      ;
; 11.374 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.859      ;
; 11.374 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.859      ;
; 11.375 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.858      ;
; 11.376 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.857      ;
; 11.377 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.856      ;
; 11.378 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.855      ;
; 11.379 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.854      ;
; 11.380 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.853      ;
; 11.381 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.852      ;
; 11.381 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.852      ;
; 11.389 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.844      ;
; 11.393 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.840      ;
; 11.394 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.839      ;
; 11.395 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.088     ; 1.838      ;
; 11.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.833      ;
; 11.402 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.833      ;
; 11.403 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.832      ;
; 11.404 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.831      ;
; 11.405 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.830      ;
; 11.406 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.829      ;
; 11.407 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.828      ;
; 11.408 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.827      ;
; 11.409 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.826      ;
; 11.409 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.826      ;
; 11.417 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.818      ;
; 11.421 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.814      ;
; 11.422 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.813      ;
; 11.423 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.086     ; 1.812      ;
; 11.459 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.121     ; 1.741      ;
; 11.461 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.121     ; 1.739      ;
; 11.462 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.121     ; 1.738      ;
; 11.468 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.121     ; 1.732      ;
; 11.471 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.121     ; 1.729      ;
; 11.489 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.093     ; 1.739      ;
; 11.490 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.093     ; 1.738      ;
; 11.517 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.091     ; 1.713      ;
; 11.518 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.091     ; 1.712      ;
; 11.582 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.111     ; 1.628      ;
; 11.583 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.111     ; 1.627      ;
; 11.585 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.111     ; 1.625      ;
; 11.695 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 1.514      ;
; 11.697 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 1.512      ;
; 11.698 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 1.511      ;
; 11.704 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 1.505      ;
; 11.707 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 1.502      ;
; 11.754 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.102     ; 1.465      ;
; 11.798 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 1.409      ;
; 11.800 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 1.407      ;
; 11.801 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 1.406      ;
; 11.802 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.102     ; 1.417      ;
; 11.807 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 1.400      ;
; 11.810 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 1.397      ;
; 11.811 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 1.398      ;
; 11.813 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 1.396      ;
; 11.814 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 1.395      ;
; 11.820 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 1.389      ;
; 11.823 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.112     ; 1.386      ;
; 11.839 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.111     ; 1.371      ;
; 11.840 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.111     ; 1.370      ;
; 11.842 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.111     ; 1.368      ;
; 11.847 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.091     ; 1.383      ;
; 11.849 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.091     ; 1.381      ;
; 11.896 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.330      ;
; 11.896 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.330      ;
; 11.897 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.329      ;
; 11.898 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.328      ;
; 11.899 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.327      ;
; 11.900 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.326      ;
; 11.901 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.325      ;
; 11.902 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.324      ;
; 11.903 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.323      ;
; 11.903 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.323      ;
; 11.911 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.315      ;
; 11.915 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.311      ;
; 11.916 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.310      ;
; 11.917 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.095     ; 1.309      ;
; 11.936 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 1.271      ;
; 11.938 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 1.269      ;
; 11.939 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_b_ff[3] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 13.334       ; -0.114     ; 1.268      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.101 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.001        ; 0.107      ; 0.313      ;
; 0.101 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.001        ; 0.107      ; 0.313      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.BLUR                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.BLUR                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[7]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[6]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[5]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[4]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[1]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[0]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[7]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[6]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[5]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[4]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[3]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[2]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[1]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_g_ff[0]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[63]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|shreg[63]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[7]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[7]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[6]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[6]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[5]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[5]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[4]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[4]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[3]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[3]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[2]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[2]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[1]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[1]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[0]                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[0]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.DIV                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.DIV                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_cycle                                                                                         ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|max_cycle                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.MAX                                                                                         ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.MAX                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.IDLE                                                                           ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.IDLE                                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[3]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2]                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_r_ff[2]                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_overrun                                              ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_overrun                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|break_detect                                            ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|break_detect                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|framing_error                                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|framing_error                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[19]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[19]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[14]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[14]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[12]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[12]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_char_ready                                           ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|rx_char_ready                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.LOAD_RIGHT                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.LOAD_RIGHT                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FIRST_ROW                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FIRST_ROW                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[4]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[4]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[18]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[18]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[17]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[17]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[16]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[16]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[15]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[15]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[13]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[13]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[11]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[11]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[0]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|origin_addr[0]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                                                                                                ; rsa_qsys:my_qsys|Top:version1_0|state_r[1]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                                                                                                ; rsa_qsys:my_qsys|Top:version1_0|state_r[2]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.OUTPUT_ZERO                                                                                 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.OUTPUT_ZERO                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.WAIT                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|state.WAIT                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.FINISH                                                                       ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.FINISH                                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_read_r                                                                         ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_read_r                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.GET_DATA                                                                     ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|state.GET_DATA                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_address_r[3]                                                                   ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|avm_address_r[3]                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[0]                                                                         ; rsa_qsys:my_qsys|Top:version1_0|ImageInitializer:init0|address[0]                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FINISH                                                                                      ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|state.FINISH                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[0]                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_w[0]                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[2]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[2]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[1]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[1]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[0]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[0]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[7]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[7]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[6]                                                                                            ; rsa_qsys:my_qsys|Top:version1_0|dark:d0|ans[6]                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                                                                                                ; rsa_qsys:my_qsys|Top:version1_0|state_r[0]                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|rgb_cnt[1]                                                                                        ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|rgb_cnt[1]                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.OUT                                                                            ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|state.OUT                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|denominator[1]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|multDiv:DIV0|alu_in[1]                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_rx:the_rsa_qsys_uart_0_rx|break_detect                                            ; rsa_qsys:my_qsys|rsa_qsys_uart_0:uart_0|rsa_qsys_uart_0_regs:the_rsa_qsys_uart_0_regs|readdata[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0] ; rsa_qsys:my_qsys|rsa_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][14]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][14]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[111][16]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[110][16]                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[77][1]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[76][1]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[64][0]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[63][0]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[39][18]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][18]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][15]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][15]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][14]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][14]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[33][9]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[32][9]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][8]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[52][8]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[51][8]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][8]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][7]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][7]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][5]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[60][5]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][4]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][4]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[13][17]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[12][17]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[2][3]                                                                                     ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][3]                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[113][10]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[112][10]                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][17]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][17]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[101][16]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[100][16]                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[102][15]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[101][15]                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[99][15]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[98][15]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[110][14]                                                                                  ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[109][14]                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[99][7]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[98][7]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[119][5]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[118][5]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[77][2]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[76][2]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[67][2]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[66][2]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[65][2]                                                                                    ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[64][2]                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[33][14]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[32][14]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[13][12]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[12][12]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][10]                                                                                   ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][10]                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.198 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.323      ;
; 0.212 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.337      ;
; 0.271 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.396      ;
; 0.279 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.404      ;
; 0.299 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.423      ;
; 0.301 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.427      ;
; 0.307 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.431      ;
; 0.309 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.434      ;
; 0.311 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.438      ;
; 0.320 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.445      ;
; 0.322 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.447      ;
; 0.324 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.449      ;
; 0.329 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.043      ; 0.456      ;
; 0.353 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.476      ;
; 0.353 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.476      ;
; 0.367 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.491      ;
; 0.370 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.494      ;
; 0.373 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.497      ;
; 0.376 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.500      ;
; 0.376 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.500      ;
; 0.390 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.515      ;
; 0.391 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.516      ;
; 0.392 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.517      ;
; 0.393 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.519      ;
; 0.409 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 0.541      ;
; 0.420 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[6]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.102      ; 0.625      ;
; 0.421 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.547      ;
; 0.431 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.051      ; 0.566      ;
; 0.443 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.567      ;
; 0.444 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.565      ;
; 0.449 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.573      ;
; 0.461 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[6]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.102      ; 0.666      ;
; 0.462 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.587      ;
; 0.491 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.615      ;
; 0.506 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.630      ;
; 0.507 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.509 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.633      ;
; 0.509 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.633      ;
; 0.510 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.636      ;
; 0.518 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.639      ;
; 0.521 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.645      ;
; 0.524 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.648      ;
; 0.524 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.648      ;
; 0.527 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.651      ;
; 0.530 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.654      ;
; 0.530 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.543 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.060      ; 0.687      ;
; 0.544 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.060      ; 0.688      ;
; 0.564 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.688      ;
; 0.572 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.104      ; 0.779      ;
; 0.572 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[6]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.102      ; 0.777      ;
; 0.572 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.696      ;
; 0.572 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.696      ;
; 0.573 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|H_Cont[9]                                              ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.104      ; 0.780      ;
; 0.573 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.694      ;
; 0.574 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.698      ;
; 0.575 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.699      ;
; 0.576 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.697      ;
; 0.576 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.700      ;
; 0.577 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.702      ;
; 0.578 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.699      ;
; 0.579 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.703      ;
; 0.579 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.703      ;
; 0.581 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.702      ;
; 0.581 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.705      ;
; 0.584 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.708      ;
; 0.587 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.711      ;
; 0.590 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.714      ;
; 0.593 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.717      ;
; 0.593 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.714      ;
; 0.596 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.720      ;
; 0.596 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.717      ;
; 0.606 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 0.734      ;
; 0.608 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 0.736      ;
; 0.638 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.762      ;
; 0.639 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.760      ;
; 0.641 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.762      ;
; 0.641 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.765      ;
; 0.642 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.763      ;
; 0.644 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.765      ;
; 0.645 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.769      ;
; 0.646 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.770      ;
; 0.647 ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.768      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.138     ; 2.080      ;
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.138     ; 2.080      ;
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.140     ; 2.078      ;
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.140     ; 2.078      ;
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.140     ; 2.078      ;
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.140     ; 2.078      ;
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.140     ; 2.078      ;
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.140     ; 2.078      ;
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.140     ; 2.078      ;
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.138     ; 2.080      ;
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.122     ; 2.096      ;
; 11.102 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.122     ; 2.096      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.103 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.131     ; 2.086      ;
; 11.104 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 2.088      ;
; 11.104 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 2.088      ;
; 11.104 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 2.088      ;
; 11.104 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 2.088      ;
; 11.104 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 2.088      ;
; 11.104 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 2.088      ;
; 11.104 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 2.088      ;
; 11.104 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 2.088      ;
; 11.104 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.128     ; 2.088      ;
; 11.104 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.127     ; 2.089      ;
; 11.104 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.127     ; 2.089      ;
; 11.105 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.150     ; 2.065      ;
; 11.105 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.150     ; 2.065      ;
; 11.105 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.150     ; 2.065      ;
; 11.105 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.150     ; 2.065      ;
; 11.105 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.150     ; 2.065      ;
; 11.105 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.150     ; 2.065      ;
; 11.105 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.150     ; 2.065      ;
; 11.105 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.150     ; 2.065      ;
; 11.105 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.150     ; 2.065      ;
; 11.105 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.150     ; 2.065      ;
; 11.106 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.153     ; 2.061      ;
; 11.106 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.153     ; 2.061      ;
; 11.106 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.153     ; 2.061      ;
; 11.106 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.153     ; 2.061      ;
; 11.106 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.153     ; 2.061      ;
; 11.106 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.153     ; 2.061      ;
; 11.106 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.153     ; 2.061      ;
; 11.106 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.153     ; 2.061      ;
; 11.106 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.153     ; 2.061      ;
; 11.106 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.153     ; 2.061      ;
; 11.106 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 13.333       ; -0.165     ; 2.049      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 37.575 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[10]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.111     ; 2.301      ;
; 37.575 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[9]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.111     ; 2.301      ;
; 37.575 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[9]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.111     ; 2.301      ;
; 37.575 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[1]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.111     ; 2.301      ;
; 37.586 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[19]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 2.359      ;
; 37.586 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[19]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 2.359      ;
; 37.586 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 2.359      ;
; 37.586 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[14]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 2.359      ;
; 37.592 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[18]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.106     ; 2.289      ;
; 37.592 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[17]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.106     ; 2.289      ;
; 37.592 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[16]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.106     ; 2.289      ;
; 37.592 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[15]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.106     ; 2.289      ;
; 37.592 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[13]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 2.295      ;
; 37.592 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[12]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 2.295      ;
; 37.592 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[11]~_emulated ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 2.295      ;
; 37.592 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[3]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 2.295      ;
; 37.596 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[8]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 2.287      ;
; 37.596 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[5]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 2.287      ;
; 37.597 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[7]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 2.301      ;
; 37.597 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[7]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 2.301      ;
; 37.597 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 2.301      ;
; 37.597 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[6]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 2.301      ;
; 37.597 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[4]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 2.301      ;
; 37.603 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[4]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 2.296      ;
; 37.603 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[2]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 2.296      ;
; 37.603 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[2]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 2.296      ;
; 37.603 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[0]~_emulated  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 2.296      ;
; 37.603 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|sram_addr[0]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 2.296      ;
; 37.800 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[98][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.138      ;
; 37.800 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[97][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.138      ;
; 37.800 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[79][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.139      ;
; 37.800 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[76][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.139      ;
; 37.800 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[75][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.134      ;
; 37.800 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[74][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.134      ;
; 37.800 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[76][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.139      ;
; 37.800 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[79][19]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.139      ;
; 37.800 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[127][15]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.139      ;
; 37.800 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[127][14]        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.139      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[96][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.136      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[99][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.050     ; 2.136      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[92][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.135      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[80][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.135      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[78][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.137      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[77][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.137      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.134      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][21]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.134      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[80][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.051     ; 2.135      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.134      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][20]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.134      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][19]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.138      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[16][19]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.048     ; 2.138      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][18]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.124      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][18]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.124      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][17]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][17]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][17]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.125      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][17]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.125      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][16]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][16]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[0][15]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.139      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][13]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.124      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][13]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.124      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][12]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.124      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][12]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.124      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][11]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.124      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][11]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.124      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][11]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.125      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][11]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.125      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[67][11]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.130      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[0][11]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.139      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][10]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][10]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][10]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.125      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][10]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.125      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[67][10]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.130      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[66][10]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.130      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][9]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][9]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][9]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.125      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][9]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.125      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][8]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.125      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][8]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][8]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][8]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 2.125      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][6]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][6]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][5]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][5]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][3]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][3]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.126      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[67][2]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.130      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[66][2]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 2.130      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[127][2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.137      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][1]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.134      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][1]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.134      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[127][1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.137      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[126][0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.137      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[71][0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.134      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[70][0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.052     ; 2.134      ;
; 37.801 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[127][0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 2.137      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.708 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.083      ; 1.894      ;
; 1.708 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.083      ; 1.894      ;
; 1.708 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.083      ; 1.894      ;
; 1.708 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.083      ; 1.894      ;
; 1.708 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.083      ; 1.894      ;
; 1.708 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.083      ; 1.894      ;
; 1.708 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.083      ; 1.894      ;
; 1.708 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.083      ; 1.894      ;
; 1.708 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.090      ; 1.901      ;
; 1.708 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.083      ; 1.894      ;
; 1.708 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.090      ; 1.901      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.073      ; 1.885      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.073      ; 1.885      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.057      ; 1.869      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.057      ; 1.869      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.057      ; 1.869      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.057      ; 1.869      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.057      ; 1.869      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.057      ; 1.869      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.057      ; 1.869      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.057      ; 1.869      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.057      ; 1.869      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.057      ; 1.869      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.073      ; 1.885      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.084      ; 1.896      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.084      ; 1.896      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.709 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.080      ; 1.892      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.071      ; 1.884      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.071      ; 1.884      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.071      ; 1.884      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.071      ; 1.884      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.071      ; 1.884      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.060      ; 1.873      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.060      ; 1.873      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.060      ; 1.873      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.060      ; 1.873      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.071      ; 1.884      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.071      ; 1.884      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.060      ; 1.873      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.060      ; 1.873      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.060      ; 1.873      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.060      ; 1.873      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.060      ; 1.873      ;
; 1.710 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.060      ; 1.873      ;
; 1.711 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; -0.001       ; 0.044      ; 1.858      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.926      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[35][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.928      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[19][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.928      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[9][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.926      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.926      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[35][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.927      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[9][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.926      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[2][19]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.928      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[41][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.927      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.926      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[18][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.928      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[36][5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.916      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.926      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.926      ;
; 1.774 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[40][0]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.926      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[51][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[63][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.924      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[62][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.924      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.927      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[58][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.925      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.925      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.926      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[55][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[54][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.929      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.926      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[52][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[50][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.923      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[49][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[47][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.927      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[42][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[38][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.927      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.927      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[32][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[30][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.929      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[27][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.927      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[23][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.929      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.926      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][21] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.929      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[5][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[4][21]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.929      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[54][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.920      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[62][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.924      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.927      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[58][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.925      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.925      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.926      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[55][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.920      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.926      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[52][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.926      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[51][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[49][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[42][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.922      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[39][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.921      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[37][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.922      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[32][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[30][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.929      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[23][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.926      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[20][20] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.926      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[7][20]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.929      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.925      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.925      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[25][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.927      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[35][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.923      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[48][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.927      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[62][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[58][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[51][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[46][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[44][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.912      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[33][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.918      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[32][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.918      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[10][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.927      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[23][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.926      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[30][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.929      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[34][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.923      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[42][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[45][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.912      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[47][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.927      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[54][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.929      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[55][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
; 1.775 ; rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[59][19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.928      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[1]'                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 6.446 ; 6.662        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ;
; 6.446 ; 6.662        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[0]                                           ;
; 6.446 ; 6.662        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[1]                                           ;
; 6.446 ; 6.662        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[2]                                           ;
; 6.446 ; 6.662        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[3]                                           ;
; 6.446 ; 6.662        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[0]                                           ;
; 6.446 ; 6.662        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[1]                                           ;
; 6.446 ; 6.662        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[2]                                           ;
; 6.446 ; 6.662        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[3]                                           ;
; 6.446 ; 6.662        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[1]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_R             ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[0]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[2]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[3]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[7]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_G             ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_G             ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[0]                                         ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[10]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[11]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[12]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[13]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[14]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[15]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[16]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[17]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[18]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[19]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[1]                                         ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[2]                                         ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[3]                                         ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[4]                                         ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[5]                                         ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[6]                                         ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[7]                                         ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[8]                                         ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_addr_1[9]                                         ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[4]                                           ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[5]                                           ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[6]                                           ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_g_ff[7]                                           ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[4]                                           ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[5]                                           ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[6]                                           ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff[7]                                           ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[4]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[5]                                        ;
; 6.483 ; 6.667        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|sram_r_ff_ff[6]                                        ;
; 6.484 ; 6.668        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_IDLE                             ;
; 6.484 ; 6.668        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE               ;
; 6.484 ; 6.668        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS     ;
; 6.484 ; 6.668        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_PRE_ADDR_PLUS_PRE ;
; 6.484 ; 6.668        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_BLANK_SRAM_RESET             ;
; 6.484 ; 6.668        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B             ;
; 6.484 ; 6.668        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_B_TRANS       ;
; 6.484 ; 6.668        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_0_SRAM_R             ;
; 6.484 ; 6.668        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B             ;
; 6.484 ; 6.668        ; 0.184          ; Low Pulse Width  ; my_qsys|altpll_0|sd1|pll7|clk[1] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|SRAM_state.SRAM_state_VGA_DISPLAY_1_SRAM_B_TRANS       ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------+
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[0]      ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[1]      ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[2]      ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[3]      ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[4]      ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[5]      ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[6]      ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[7]      ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|pixel_v[8]      ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[10][12] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[10][13] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[10][14] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[10][15] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[10][18] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[11][12] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[11][13] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[11][14] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[11][15] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[11][18] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][0]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][16] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][17] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][19] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][1]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][20] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][2]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][3]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][4]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][5]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][6]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][7]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[14][8]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][16] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][17] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][20] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][2]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][3]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][4]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][5]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][6]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][7]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[15][8]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][16]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][19]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][1]   ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][20]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[1][21]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[29][21] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[2][0]   ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[2][1]   ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][0]   ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][1]   ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][21]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][2]   ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[3][4]   ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[47][13] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[47][14] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[47][15] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[47][19] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[48][12] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[48][13] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[48][14] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[48][15] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[48][19] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][12] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][13] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][2]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][3]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][4]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][5]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[53][6]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][13] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][14] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][15] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[56][19] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][13] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][14] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][15] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[57][19] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][21] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][3]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[61][4]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[62][0]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[62][16] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[62][1]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[62][20] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[62][21] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[62][2]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[62][3]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[63][16] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[63][20] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[63][21] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[63][2]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[63][3]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][15] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[68][19] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[69][19] ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][0]   ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][16]  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; rsa_qsys:my_qsys|Top:version1_0|Blur:B0|row_add[6][19]  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 79.000 ; 83.000       ; 4.000          ; Port Rate ; AUD_BCLK ; Rise       ; AUD_BCLK ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+--------------+------------+-------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+--------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 9.451 ; 10.579 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.451 ; 10.452 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.437 ; 10.579 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.213 ; 10.219 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.377 ; 10.539 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.194 ; 10.220 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.040 ; 10.246 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.861 ; 9.956  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.524 ; 9.697  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.868 ; 3.722  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.868 ; 3.702  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.917 ; 3.772  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.890 ; 3.739  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.131 ; 4.024  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.245 ; 4.177  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.031 ; 3.921  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.303 ; 4.258  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SW[*]        ; CLOCK_50   ; 2.895 ; 3.574  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 2.895 ; 3.574  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.163 ; 6.391  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.184 ; 4.129  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.146 ; 4.080  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.263 ; 4.204  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.169 ; 4.107  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.010 ; 5.060  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.871 ; 4.852  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.701 ; 4.680  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.700 ; 4.671  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.441 ; 4.384  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.408 ; 4.329  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.585 ; 4.537  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.508 ; 4.449  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.641 ; 4.606  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.318 ; 5.429  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.947 ; 6.104  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.163 ; 6.391  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; -2.424 ; -3.234 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -2.922 ; -3.859 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.851 ; -3.759 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -2.801 ; -3.681 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -2.882 ; -3.823 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -2.923 ; -3.855 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -2.703 ; -3.580 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -2.490 ; -3.353 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -2.714 ; -3.580 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.425 ; -3.254 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.424 ; -3.234 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -2.471 ; -3.301 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.447 ; -3.268 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -2.675 ; -3.541 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -2.788 ; -3.685 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -2.582 ; -3.444 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -2.842 ; -3.766 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SW[*]        ; CLOCK_50   ; -2.462 ; -3.124 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -2.462 ; -3.124 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -2.652 ; -3.548 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -2.662 ; -3.563 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.688 ; -3.590 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -2.802 ; -3.712 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -2.652 ; -3.548 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.497 ; -4.500 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.389 ; -4.347 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.200 ; -4.139 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.226 ; -4.175 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.810 ; -3.682 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.946 ; -3.846 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.117 ; -4.048 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.916 ; -3.806 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.141 ; -4.083 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.790 ; -4.855 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -4.397 ; -5.506 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -4.603 ; -5.779 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+----------------+------------+-------+-------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+----------------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50   ; 7.858 ; 7.530 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 5.013 ; 5.064 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 6.156 ; 6.688 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 6.377 ; 6.513 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 4.688 ; 4.936 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 5.403 ; 5.907 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 7.858 ; 7.530 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 6.154 ; 6.572 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 5.602 ; 5.829 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 4.569 ; 4.770 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 5.602 ; 5.829 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 5.529 ; 5.683 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 4.470 ; 4.664 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 4.400 ; 4.658 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 5.063 ; 5.296 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 5.006 ; 4.800 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 5.502 ; 5.353 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 5.502 ; 5.353 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 5.347 ; 5.278 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 5.398 ; 5.326 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 5.406 ; 5.334 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 6.705 ; 6.899 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 5.939 ; 6.099 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 5.808 ; 5.977 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 6.705 ; 6.899 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 6.149 ; 6.349 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 6.125 ; 6.271 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 5.570 ; 5.720 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 5.908 ; 5.737 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 5.672 ; 5.716 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 5.665 ; 5.703 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 5.672 ; 5.716 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 5.662 ; 5.706 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 5.646 ; 5.687 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 6.144 ; 6.158 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 5.523 ; 5.635 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 4.852 ; 4.879 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 4.857 ; 4.673 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 5.256 ; 5.350 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 4.626 ; 4.852 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 6.144 ; 6.158 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 4.703 ; 4.906 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 4.765 ; 4.960 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 4.480 ; 4.709 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 4.479 ; 4.703 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 4.765 ; 4.960 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 4.696 ; 4.894 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.220 ; 8.225 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.790 ; 5.938 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.815 ; 7.057 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.523 ; 6.765 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.916 ; 7.187 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 6.782 ; 7.071 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 6.782 ; 7.085 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.454 ; 6.644 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.718 ; 6.992 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.880 ; 7.156 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.159 ; 7.085 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.957 ; 7.224 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.578 ; 6.743 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 8.220 ; 8.225 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.717 ; 6.870 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.023 ; 6.118 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.344 ; 7.212 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.992 ; 6.208 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.903 ; 6.093 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.001 ; 6.113 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 7.982 ; 7.964 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.822 ; 6.110 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.392 ; 4.504 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.971 ; 5.123 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.822 ; 6.110 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.362 ; 4.475 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.508 ; 5.757 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.873 ; 5.012 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.696 ; 5.854 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.246 ; 5.451 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.616 ; 4.850 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.773 ; 3.923 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.747 ; 5.010 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.706 ; 3.902 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.651 ; 4.975 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.414 ; 5.393 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.859 ; 4.134 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.622 ; 4.989 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 5.583 ; 5.755 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 6.147 ; 6.678 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[0]      ; CLOCK_50   ; 6.044 ; 6.564 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[1]      ; CLOCK_50   ; 6.147 ; 6.678 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[2]      ; CLOCK_50   ; 5.318 ; 5.766 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[3]      ; CLOCK_50   ; 5.926 ; 6.492 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 5.167 ; 5.610 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 5.467 ; 5.956 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 5.421 ; 5.899 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 6.085 ; 6.579 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50   ; 4.788 ; 4.991 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 1.524 ;       ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 4.629 ; 4.935 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[0]      ; CLOCK_50   ; 4.560 ; 4.857 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[1]      ; CLOCK_50   ; 4.484 ; 4.758 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[2]      ; CLOCK_50   ; 4.581 ; 4.894 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[3]      ; CLOCK_50   ; 4.196 ; 4.442 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 3.617 ; 3.829 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 4.572 ; 4.851 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 4.629 ; 4.935 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 4.307 ; 4.562 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 3.808 ; 3.616 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 4.651 ; 4.942 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[0]      ; CLOCK_50   ; 3.799 ; 3.991 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[1]      ; CLOCK_50   ; 3.973 ; 4.195 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[2]      ; CLOCK_50   ; 4.046 ; 4.260 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[3]      ; CLOCK_50   ; 4.033 ; 4.245 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 4.164 ; 4.405 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 2.927 ; 3.014 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 4.651 ; 4.942 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 3.392 ; 3.563 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;       ; 1.498 ; Fall       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.411 ; 5.421 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.667 ; 3.887 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.476 ; 4.770 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.061 ; 4.309 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.138 ; 4.414 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.246 ; 4.542 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.988 ; 4.271 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.188 ; 4.453 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.359 ; 4.660 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.162 ; 4.463 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.342 ; 4.251 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.501 ; 4.810 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.555 ; 3.705 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.411 ; 5.421 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.524 ; 3.681 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.587 ; 3.760 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.464 ; 4.341 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.653 ; 3.889 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.711 ; 3.946 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 3.041 ; 3.179 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 5.008 ; 4.965 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_B[*]       ; CLOCK_50   ; 5.930 ; 6.424 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 5.827 ; 6.310 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 5.930 ; 6.424 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 5.101 ; 5.512 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 5.709 ; 6.238 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 4.950 ; 5.356 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 5.250 ; 5.702 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 5.204 ; 5.645 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 5.868 ; 6.325 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 5.906 ; 6.421 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 5.837 ; 6.342 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 5.766 ; 6.249 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 5.857 ; 6.378 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 5.473 ; 5.913 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 4.899 ; 5.320 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 5.848 ; 6.335 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 5.906 ; 6.421 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 5.586 ; 6.050 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 5.929 ; 6.414 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 5.080 ; 5.481 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 5.254 ; 5.671 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 5.247 ; 5.637 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 5.233 ; 5.621 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 5.439 ; 5.875 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 4.206 ; 4.501 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 5.929 ; 6.414 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 4.672 ; 5.052 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+----------------+------------+-------+-------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+----------------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50   ; 3.468 ; 3.710 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 4.029 ; 4.179 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 5.035 ; 5.356 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 5.148 ; 5.325 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.468 ; 3.710 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 4.271 ; 4.696 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 6.819 ; 6.246 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 5.281 ; 5.593 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 3.295 ; 3.501 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 3.417 ; 3.604 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 4.422 ; 4.692 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 4.320 ; 4.525 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 3.321 ; 3.501 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 3.295 ; 3.523 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 3.901 ; 4.109 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 3.860 ; 3.659 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 4.504 ; 4.382 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 4.659 ; 4.456 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 4.504 ; 4.382 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 4.555 ; 4.430 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 4.563 ; 4.437 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 3.805 ; 4.112 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 4.159 ; 4.308 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 4.042 ; 4.204 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 5.082 ; 5.069 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 4.365 ; 4.554 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 4.341 ; 4.655 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 3.805 ; 4.112 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 4.124 ; 4.167 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 4.552 ; 4.486 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 4.571 ; 4.502 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 4.579 ; 4.515 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 4.569 ; 4.505 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 4.552 ; 4.486 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 3.119 ; 3.129 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 3.788 ; 3.880 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 3.145 ; 3.155 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 3.148 ; 3.169 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 3.528 ; 3.602 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 3.119 ; 3.129 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 4.660 ; 4.433 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 3.212 ; 3.196 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 3.390 ; 3.542 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 3.390 ; 3.546 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 3.391 ; 3.542 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 3.664 ; 3.788 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 3.598 ; 3.725 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.979 ; 3.140 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.020 ; 3.195 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.308 ; 4.483 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.996 ; 4.037 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.126 ; 4.424 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.449 ; 4.585 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.218 ; 4.541 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.541 ; 3.755 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.182 ; 4.356 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.383 ; 4.471 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.633 ; 4.579 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.327 ; 4.478 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.561 ; 3.635 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.397 ; 5.436 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.629 ; 3.619 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.061 ; 3.201 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.510 ; 4.293 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.466 ; 3.597 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.512 ; 3.741 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 2.979 ; 3.140 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 4.984 ; 4.978 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.596 ; 2.704 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.671 ; 2.800 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.230 ; 3.399 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.519 ; 3.769 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.856 ; 2.975 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.080 ; 3.270 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.117 ; 3.321 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.282 ; 3.467 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.005 ; 3.165 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.557 ; 3.729 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.744 ; 2.839 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.591 ; 3.767 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.596 ; 2.704 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.496 ; 3.730 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.202 ; 4.542 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.039 ; 3.002 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.263 ; 3.255 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.370 ; 3.490 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 3.097 ; 3.267 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[0]      ; CLOCK_50   ; 3.844 ; 4.092 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[1]      ; CLOCK_50   ; 3.952 ; 4.207 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[2]      ; CLOCK_50   ; 3.097 ; 3.267 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[3]      ; CLOCK_50   ; 3.802 ; 4.109 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 3.722 ; 4.001 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 3.671 ; 3.949 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 3.303 ; 3.507 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 4.145 ; 4.407 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50   ; 3.899 ; 4.175 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 1.237 ;       ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 3.228 ; 3.428 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[0]      ; CLOCK_50   ; 4.132 ; 4.414 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[1]      ; CLOCK_50   ; 4.058 ; 4.317 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[2]      ; CLOCK_50   ; 4.153 ; 4.449 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[3]      ; CLOCK_50   ; 3.782 ; 4.014 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 3.228 ; 3.428 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 4.145 ; 4.409 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 4.198 ; 4.487 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 3.890 ; 4.131 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 3.419 ; 3.236 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 2.565 ; 2.644 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[0]      ; CLOCK_50   ; 3.401 ; 3.582 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[1]      ; CLOCK_50   ; 3.569 ; 3.778 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[2]      ; CLOCK_50   ; 3.640 ; 3.841 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[3]      ; CLOCK_50   ; 3.626 ; 3.826 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 3.752 ; 3.979 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 2.565 ; 2.644 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 4.220 ; 4.495 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 3.010 ; 3.171 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;       ; 1.209 ; Fall       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.684 ; 2.816 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.287 ; 3.496 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.036 ; 4.309 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.639 ; 3.868 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.739 ; 4.003 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.839 ; 4.113 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.597 ; 3.865 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.784 ; 4.028 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.950 ; 4.223 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.736 ; 4.018 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.996 ; 3.898 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.064 ; 4.357 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.158 ; 3.292 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.998 ; 4.987 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.128 ; 3.272 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.215 ; 3.379 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.085 ; 3.947 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.268 ; 3.483 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.321 ; 3.538 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 2.684 ; 2.816 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 4.609 ; 4.548 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_B[*]       ; CLOCK_50   ; 3.264 ; 3.434 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 4.007 ; 4.190 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 4.105 ; 4.297 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 3.319 ; 3.434 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 3.897 ; 4.122 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 3.264 ; 3.437 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 3.550 ; 3.767 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 3.421 ; 3.564 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 4.149 ; 4.371 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 3.575 ; 3.854 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 4.360 ; 4.703 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 4.419 ; 4.756 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 4.401 ; 4.765 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 4.131 ; 4.421 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 3.575 ; 3.854 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 4.492 ; 4.834 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 4.430 ; 4.782 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 4.137 ; 4.445 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 2.825 ; 2.977 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 3.406 ; 3.615 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 3.956 ; 4.235 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 3.752 ; 3.993 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 3.737 ; 3.977 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 4.128 ; 4.427 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 2.825 ; 2.977 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 4.602 ; 4.944 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 3.015 ; 3.204 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; SRAM_DQ[0]  ; VGA_B[0]    ; 6.778 ;       ;       ; 7.937 ;
; SRAM_DQ[1]  ; VGA_B[1]    ; 6.859 ;       ;       ; 8.020 ;
; SRAM_DQ[2]  ; VGA_B[2]    ; 5.881 ;       ;       ; 6.905 ;
; SRAM_DQ[3]  ; VGA_B[3]    ; 6.911 ;       ;       ; 8.146 ;
; SRAM_DQ[4]  ; HEX2[0]     ; 6.305 ; 6.497 ; 7.289 ; 7.490 ;
; SRAM_DQ[4]  ; HEX2[1]     ; 7.342 ; 7.550 ; 8.312 ; 8.549 ;
; SRAM_DQ[4]  ; HEX2[2]     ;       ; 7.472 ; 8.249 ;       ;
; SRAM_DQ[4]  ; HEX2[3]     ; 6.205 ; 6.390 ; 7.190 ; 7.384 ;
; SRAM_DQ[4]  ; HEX2[4]     ; 6.179 ;       ;       ; 7.378 ;
; SRAM_DQ[4]  ; HEX2[5]     ; 6.808 ;       ;       ; 8.016 ;
; SRAM_DQ[4]  ; HEX2[6]     ; 6.743 ;       ;       ; 7.520 ;
; SRAM_DQ[4]  ; VGA_B[4]    ; 6.692 ;       ;       ; 7.888 ;
; SRAM_DQ[5]  ; HEX2[0]     ; 6.123 ; 6.321 ; 7.050 ; 7.241 ;
; SRAM_DQ[5]  ; HEX2[1]     ; 7.181 ; 7.408 ; 8.108 ; 8.328 ;
; SRAM_DQ[5]  ; HEX2[2]     ; 7.067 ; 7.284 ; 7.994 ; 8.204 ;
; SRAM_DQ[5]  ; HEX2[3]     ; 6.026 ; 6.217 ; 6.954 ; 7.138 ;
; SRAM_DQ[5]  ; HEX2[4]     ; 5.993 ; 6.190 ; 6.920 ; 7.110 ;
; SRAM_DQ[5]  ; HEX2[5]     ; 6.632 ; 6.852 ; 7.560 ; 7.773 ;
; SRAM_DQ[5]  ; HEX2[6]     ; 6.585 ; 6.373 ; 7.506 ; 7.301 ;
; SRAM_DQ[5]  ; HEX3[0]     ; 7.117 ;       ;       ; 7.682 ;
; SRAM_DQ[5]  ; HEX3[3]     ; 6.962 ;       ;       ; 7.607 ;
; SRAM_DQ[5]  ; HEX3[4]     ; 7.013 ;       ;       ; 7.655 ;
; SRAM_DQ[5]  ; HEX3[5]     ; 7.021 ;       ;       ; 7.663 ;
; SRAM_DQ[5]  ; VGA_B[5]    ; 6.252 ;       ;       ; 7.360 ;
; SRAM_DQ[6]  ; HEX2[0]     ; 5.958 ; 6.153 ; 6.874 ; 7.087 ;
; SRAM_DQ[6]  ; HEX2[1]     ; 7.005 ;       ;       ; 8.163 ;
; SRAM_DQ[6]  ; HEX2[2]     ; 6.898 ; 7.112 ; 7.813 ; 8.046 ;
; SRAM_DQ[6]  ; HEX2[3]     ; 5.859 ; 6.047 ; 6.775 ; 6.981 ;
; SRAM_DQ[6]  ; HEX2[4]     ; 5.832 ;       ;       ; 6.961 ;
; SRAM_DQ[6]  ; HEX2[5]     ; 6.462 ; 6.679 ; 7.378 ; 7.613 ;
; SRAM_DQ[6]  ; HEX2[6]     ; 6.419 ; 6.210 ; 7.354 ; 7.126 ;
; SRAM_DQ[6]  ; HEX3[0]     ; 6.971 ;       ;       ; 7.518 ;
; SRAM_DQ[6]  ; HEX3[3]     ; 6.816 ;       ;       ; 7.443 ;
; SRAM_DQ[6]  ; HEX3[4]     ; 6.867 ;       ;       ; 7.491 ;
; SRAM_DQ[6]  ; HEX3[5]     ; 6.875 ;       ;       ; 7.499 ;
; SRAM_DQ[6]  ; VGA_B[6]    ; 5.791 ;       ;       ; 6.823 ;
; SRAM_DQ[7]  ; HEX2[0]     ; 5.992 ; 6.233 ; 6.957 ; 7.117 ;
; SRAM_DQ[7]  ; HEX2[1]     ; 7.041 ; 7.314 ; 8.008 ; 8.205 ;
; SRAM_DQ[7]  ; HEX2[2]     ; 6.957 ; 7.153 ; 7.861 ; 8.089 ;
; SRAM_DQ[7]  ; HEX2[3]     ; 5.895 ; 6.129 ; 6.862 ; 7.015 ;
; SRAM_DQ[7]  ; HEX2[4]     ; 5.863 ; 6.080 ; 6.806 ; 6.970 ;
; SRAM_DQ[7]  ; HEX2[5]     ; 6.522 ; 6.763 ; 7.469 ; 7.671 ;
; SRAM_DQ[7]  ; HEX2[6]     ; 6.466 ; 6.272 ; 7.412 ; 7.180 ;
; SRAM_DQ[7]  ; HEX3[0]     ; 7.183 ;       ;       ; 7.759 ;
; SRAM_DQ[7]  ; HEX3[3]     ; 7.028 ;       ;       ; 7.684 ;
; SRAM_DQ[7]  ; HEX3[4]     ; 7.079 ;       ;       ; 7.732 ;
; SRAM_DQ[7]  ; HEX3[5]     ; 7.087 ;       ;       ; 7.740 ;
; SRAM_DQ[7]  ; VGA_B[7]    ; 7.051 ;       ;       ; 8.205 ;
; SRAM_DQ[8]  ; HEX4[0]     ; 6.262 ; 6.418 ; 7.171 ; 7.320 ;
; SRAM_DQ[8]  ; HEX4[1]     ; 6.140 ; 6.310 ; 7.048 ; 7.211 ;
; SRAM_DQ[8]  ; HEX4[2]     ;       ; 7.208 ; 7.937 ;       ;
; SRAM_DQ[8]  ; HEX4[3]     ; 6.474 ; 6.672 ; 7.383 ; 7.574 ;
; SRAM_DQ[8]  ; HEX4[4]     ; 6.450 ;       ;       ; 7.496 ;
; SRAM_DQ[8]  ; HEX4[5]     ; 5.893 ;       ;       ; 6.931 ;
; SRAM_DQ[8]  ; HEX4[6]     ; 6.226 ;       ;       ; 6.987 ;
; SRAM_DQ[8]  ; VGA_B[0]    ; 6.212 ;       ;       ; 7.247 ;
; SRAM_DQ[9]  ; HEX4[0]     ; 6.379 ; 6.532 ; 7.273 ; 7.444 ;
; SRAM_DQ[9]  ; HEX4[1]     ; 6.257 ; 6.424 ; 7.150 ; 7.336 ;
; SRAM_DQ[9]  ; HEX4[2]     ; 7.143 ; 7.319 ; 8.037 ; 8.232 ;
; SRAM_DQ[9]  ; HEX4[3]     ; 6.583 ; 6.778 ; 7.477 ; 7.690 ;
; SRAM_DQ[9]  ; HEX4[4]     ; 6.561 ; 6.700 ; 7.455 ; 7.613 ;
; SRAM_DQ[9]  ; HEX4[5]     ; 6.007 ; 6.140 ; 6.901 ; 7.052 ;
; SRAM_DQ[9]  ; HEX4[6]     ; 6.341 ; 6.196 ; 7.253 ; 7.090 ;
; SRAM_DQ[9]  ; HEX5[0]     ; 6.348 ;       ;       ; 6.938 ;
; SRAM_DQ[9]  ; HEX5[3]     ; 6.355 ;       ;       ; 6.951 ;
; SRAM_DQ[9]  ; HEX5[4]     ; 6.345 ;       ;       ; 6.941 ;
; SRAM_DQ[9]  ; HEX5[5]     ; 6.329 ;       ;       ; 6.922 ;
; SRAM_DQ[9]  ; VGA_B[1]    ; 6.314 ;       ;       ; 7.339 ;
; SRAM_DQ[10] ; HEX4[0]     ; 6.642 ; 6.785 ; 7.571 ; 7.736 ;
; SRAM_DQ[10] ; HEX4[1]     ; 6.513 ;       ;       ; 7.614 ;
; SRAM_DQ[10] ; HEX4[2]     ; 7.400 ; 7.578 ; 8.342 ; 8.536 ;
; SRAM_DQ[10] ; HEX4[3]     ; 6.850 ; 7.035 ; 7.779 ; 7.986 ;
; SRAM_DQ[10] ; HEX4[4]     ; 6.827 ;       ;       ; 7.908 ;
; SRAM_DQ[10] ; HEX4[5]     ; 6.264 ; 6.398 ; 7.207 ; 7.357 ;
; SRAM_DQ[10] ; HEX4[6]     ; 6.577 ; 6.459 ; 7.545 ; 7.374 ;
; SRAM_DQ[10] ; HEX5[0]     ; 6.468 ;       ;       ; 7.097 ;
; SRAM_DQ[10] ; HEX5[3]     ; 6.475 ;       ;       ; 7.110 ;
; SRAM_DQ[10] ; HEX5[4]     ; 6.465 ;       ;       ; 7.100 ;
; SRAM_DQ[10] ; HEX5[5]     ; 6.449 ;       ;       ; 7.081 ;
; SRAM_DQ[10] ; VGA_B[2]    ; 5.541 ;       ;       ; 6.506 ;
; SRAM_DQ[11] ; HEX4[0]     ; 6.470 ; 6.655 ; 7.418 ; 7.550 ;
; SRAM_DQ[11] ; HEX4[1]     ; 6.327 ; 6.543 ; 7.287 ; 7.422 ;
; SRAM_DQ[11] ; HEX4[2]     ; 7.244 ; 7.424 ; 8.155 ; 8.353 ;
; SRAM_DQ[11] ; HEX4[3]     ; 6.680 ; 6.907 ; 7.628 ; 7.802 ;
; SRAM_DQ[11] ; HEX4[4]     ; 6.657 ; 6.829 ; 7.604 ; 7.723 ;
; SRAM_DQ[11] ; HEX4[5]     ; 6.108 ; 6.244 ; 7.020 ; 7.174 ;
; SRAM_DQ[11] ; HEX4[6]     ; 6.443 ; 6.301 ; 7.357 ; 7.206 ;
; SRAM_DQ[11] ; HEX5[0]     ; 6.546 ;       ;       ; 7.182 ;
; SRAM_DQ[11] ; HEX5[3]     ; 6.553 ;       ;       ; 7.195 ;
; SRAM_DQ[11] ; HEX5[4]     ; 6.543 ;       ;       ; 7.185 ;
; SRAM_DQ[11] ; HEX5[5]     ; 6.527 ;       ;       ; 7.166 ;
; SRAM_DQ[11] ; VGA_B[3]    ; 6.118 ;       ;       ; 7.193 ;
; SRAM_DQ[12] ; HEX6[0]     ; 6.769 ; 6.863 ; 7.791 ; 7.903 ;
; SRAM_DQ[12] ; HEX6[1]     ; 6.100 ; 6.108 ; 7.120 ; 7.147 ;
; SRAM_DQ[12] ; HEX6[2]     ;       ; 6.125 ; 7.125 ;       ;
; SRAM_DQ[12] ; HEX6[3]     ; 6.503 ; 6.579 ; 7.524 ; 7.618 ;
; SRAM_DQ[12] ; HEX6[4]     ; 6.073 ;       ;       ; 7.120 ;
; SRAM_DQ[12] ; HEX6[5]     ; 7.614 ;       ;       ; 8.426 ;
; SRAM_DQ[12] ; HEX6[6]     ; 6.170 ;       ;       ; 7.174 ;
; SRAM_DQ[12] ; VGA_B[4]    ; 5.925 ;       ;       ; 6.974 ;
; SRAM_DQ[13] ; HEX6[0]     ; 5.990 ; 6.087 ; 6.946 ; 7.036 ;
; SRAM_DQ[13] ; HEX6[1]     ; 5.320 ; 5.331 ; 6.276 ; 6.280 ;
; SRAM_DQ[13] ; HEX6[2]     ; 5.323 ; 5.347 ; 6.279 ; 6.296 ;
; SRAM_DQ[13] ; HEX6[3]     ; 5.719 ; 5.798 ; 6.675 ; 6.747 ;
; SRAM_DQ[13] ; HEX6[4]     ; 5.293 ; 5.304 ; 6.249 ; 6.253 ;
; SRAM_DQ[13] ; HEX6[5]     ; 6.833 ; 6.609 ; 7.789 ; 7.558 ;
; SRAM_DQ[13] ; HEX6[6]     ; 5.391 ; 5.372 ; 6.339 ; 6.327 ;
; SRAM_DQ[13] ; HEX7[0]     ; 5.284 ;       ;       ; 6.159 ;
; SRAM_DQ[13] ; HEX7[3]     ; 5.283 ;       ;       ; 6.153 ;
; SRAM_DQ[13] ; HEX7[4]     ; 5.569 ;       ;       ; 6.410 ;
; SRAM_DQ[13] ; HEX7[5]     ; 5.500 ;       ;       ; 6.344 ;
; SRAM_DQ[13] ; VGA_B[5]    ; 6.339 ;       ;       ; 7.472 ;
; SRAM_DQ[14] ; HEX6[0]     ; 6.080 ; 6.171 ; 7.035 ; 7.135 ;
; SRAM_DQ[14] ; HEX6[1]     ; 5.402 ;       ;       ; 6.364 ;
; SRAM_DQ[14] ; HEX6[2]     ; 5.407 ; 5.410 ; 6.344 ; 6.409 ;
; SRAM_DQ[14] ; HEX6[3]     ; 5.805 ; 5.878 ; 6.758 ; 6.840 ;
; SRAM_DQ[14] ; HEX6[4]     ; 5.383 ;       ;       ; 6.351 ;
; SRAM_DQ[14] ; HEX6[5]     ; 6.916 ; 6.692 ; 7.876 ; 7.670 ;
; SRAM_DQ[14] ; HEX6[6]     ; 5.451 ; 5.459 ; 6.435 ; 6.391 ;
; SRAM_DQ[14] ; HEX7[0]     ; 5.301 ;       ;       ; 6.190 ;
; SRAM_DQ[14] ; HEX7[3]     ; 5.300 ;       ;       ; 6.184 ;
; SRAM_DQ[14] ; HEX7[4]     ; 5.586 ;       ;       ; 6.441 ;
; SRAM_DQ[14] ; HEX7[5]     ; 5.517 ;       ;       ; 6.375 ;
; SRAM_DQ[14] ; VGA_B[6]    ; 5.761 ;       ;       ; 6.791 ;
; SRAM_DQ[15] ; HEX6[0]     ; 6.094 ; 6.234 ; 7.109 ; 7.168 ;
; SRAM_DQ[15] ; HEX6[1]     ; 5.417 ; 5.474 ; 6.431 ; 6.412 ;
; SRAM_DQ[15] ; HEX6[2]     ; 5.449 ; 5.452 ; 6.398 ; 6.458 ;
; SRAM_DQ[15] ; HEX6[3]     ; 5.824 ; 5.946 ; 6.836 ; 6.877 ;
; SRAM_DQ[15] ; HEX6[4]     ; 5.389 ; 5.451 ; 6.411 ; 6.384 ;
; SRAM_DQ[15] ; HEX6[5]     ; 6.959 ; 6.733 ; 7.929 ; 7.719 ;
; SRAM_DQ[15] ; HEX6[6]     ; 5.496 ; 5.505 ; 6.488 ; 6.446 ;
; SRAM_DQ[15] ; HEX7[0]     ; 5.558 ;       ;       ; 6.494 ;
; SRAM_DQ[15] ; HEX7[3]     ; 5.557 ;       ;       ; 6.488 ;
; SRAM_DQ[15] ; HEX7[4]     ; 5.843 ;       ;       ; 6.745 ;
; SRAM_DQ[15] ; HEX7[5]     ; 5.774 ;       ;       ; 6.679 ;
; SRAM_DQ[15] ; VGA_B[7]    ; 7.018 ;       ;       ; 8.179 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; SRAM_DQ[0]  ; VGA_B[0]    ; 6.502 ;       ;       ; 7.606 ;
; SRAM_DQ[1]  ; VGA_B[1]    ; 6.581 ;       ;       ; 7.682 ;
; SRAM_DQ[2]  ; VGA_B[2]    ; 5.669 ;       ;       ; 6.660 ;
; SRAM_DQ[3]  ; VGA_B[3]    ; 6.630 ;       ;       ; 7.808 ;
; SRAM_DQ[4]  ; HEX2[0]     ; 6.019 ; 6.232 ; 7.000 ; 7.178 ;
; SRAM_DQ[4]  ; HEX2[1]     ; 7.024 ; 7.251 ; 7.981 ; 8.207 ;
; SRAM_DQ[4]  ; HEX2[2]     ;       ; 7.139 ; 7.881 ;       ;
; SRAM_DQ[4]  ; HEX2[3]     ; 5.924 ; 6.130 ; 6.905 ; 7.057 ;
; SRAM_DQ[4]  ; HEX2[4]     ; 5.897 ;       ;       ; 7.038 ;
; SRAM_DQ[4]  ; HEX2[5]     ; 6.503 ;       ;       ; 7.683 ;
; SRAM_DQ[4]  ; HEX2[6]     ; 6.475 ;       ;       ; 7.221 ;
; SRAM_DQ[4]  ; VGA_B[4]    ; 6.420 ;       ;       ; 7.559 ;
; SRAM_DQ[5]  ; HEX2[0]     ; 5.906 ; 6.098 ; 6.820 ; 7.005 ;
; SRAM_DQ[5]  ; HEX2[1]     ; 6.922 ; 7.142 ; 7.836 ; 8.049 ;
; SRAM_DQ[5]  ; HEX2[2]     ; 6.813 ; 7.022 ; 7.727 ; 7.929 ;
; SRAM_DQ[5]  ; HEX2[3]     ; 5.814 ; 5.999 ; 6.727 ; 6.905 ;
; SRAM_DQ[5]  ; HEX2[4]     ; 5.781 ; 5.973 ; 6.694 ; 6.879 ;
; SRAM_DQ[5]  ; HEX2[5]     ; 6.396 ; 6.609 ; 7.310 ; 7.516 ;
; SRAM_DQ[5]  ; HEX2[6]     ; 6.352 ; 6.147 ; 7.259 ; 7.061 ;
; SRAM_DQ[5]  ; HEX3[0]     ; 6.863 ;       ;       ; 7.426 ;
; SRAM_DQ[5]  ; HEX3[3]     ; 6.708 ;       ;       ; 7.352 ;
; SRAM_DQ[5]  ; HEX3[4]     ; 6.759 ;       ;       ; 7.400 ;
; SRAM_DQ[5]  ; HEX3[5]     ; 6.767 ;       ;       ; 7.407 ;
; SRAM_DQ[5]  ; VGA_B[5]    ; 6.024 ;       ;       ; 7.099 ;
; SRAM_DQ[6]  ; HEX2[0]     ; 5.721 ; 5.908 ; 6.605 ; 6.812 ;
; SRAM_DQ[6]  ; HEX2[1]     ; 6.726 ;       ;       ; 7.845 ;
; SRAM_DQ[6]  ; HEX2[2]     ; 6.624 ; 6.829 ; 7.507 ; 7.731 ;
; SRAM_DQ[6]  ; HEX2[3]     ; 5.625 ; 5.805 ; 6.510 ; 6.710 ;
; SRAM_DQ[6]  ; HEX2[4]     ; 5.599 ;       ;       ; 6.690 ;
; SRAM_DQ[6]  ; HEX2[5]     ; 6.205 ; 6.413 ; 7.089 ; 7.317 ;
; SRAM_DQ[6]  ; HEX2[6]     ; 6.164 ; 5.963 ; 7.067 ; 6.847 ;
; SRAM_DQ[6]  ; HEX3[0]     ; 6.704 ;       ;       ; 7.256 ;
; SRAM_DQ[6]  ; HEX3[3]     ; 6.549 ;       ;       ; 7.182 ;
; SRAM_DQ[6]  ; HEX3[4]     ; 6.600 ;       ;       ; 7.230 ;
; SRAM_DQ[6]  ; HEX3[5]     ; 6.608 ;       ;       ; 7.237 ;
; SRAM_DQ[6]  ; VGA_B[6]    ; 5.581 ;       ;       ; 6.580 ;
; SRAM_DQ[7]  ; HEX2[0]     ; 5.774 ; 5.992 ; 6.711 ; 6.870 ;
; SRAM_DQ[7]  ; HEX2[1]     ; 6.789 ; 7.014 ; 7.708 ; 7.930 ;
; SRAM_DQ[7]  ; HEX2[2]     ; 6.709 ; 6.897 ; 7.599 ; 7.818 ;
; SRAM_DQ[7]  ; HEX2[3]     ; 5.681 ; 5.888 ; 6.614 ; 6.772 ;
; SRAM_DQ[7]  ; HEX2[4]     ; 5.657 ; 5.867 ; 6.586 ; 6.745 ;
; SRAM_DQ[7]  ; HEX2[5]     ; 6.284 ; 6.483 ; 7.181 ; 7.404 ;
; SRAM_DQ[7]  ; HEX2[6]     ; 6.228 ; 6.016 ; 7.138 ; 6.929 ;
; SRAM_DQ[7]  ; HEX3[0]     ; 6.925 ;       ;       ; 7.499 ;
; SRAM_DQ[7]  ; HEX3[3]     ; 6.770 ;       ;       ; 7.425 ;
; SRAM_DQ[7]  ; HEX3[4]     ; 6.821 ;       ;       ; 7.473 ;
; SRAM_DQ[7]  ; HEX3[5]     ; 6.829 ;       ;       ; 7.480 ;
; SRAM_DQ[7]  ; VGA_B[7]    ; 6.763 ;       ;       ; 7.858 ;
; SRAM_DQ[8]  ; HEX4[0]     ; 6.009 ; 6.158 ; 6.883 ; 7.025 ;
; SRAM_DQ[8]  ; HEX4[1]     ; 5.892 ; 6.054 ; 6.767 ; 6.922 ;
; SRAM_DQ[8]  ; HEX4[2]     ;       ; 6.919 ; 7.622 ;       ;
; SRAM_DQ[8]  ; HEX4[3]     ; 6.215 ; 6.404 ; 7.090 ; 7.272 ;
; SRAM_DQ[8]  ; HEX4[4]     ; 6.191 ;       ;       ; 7.195 ;
; SRAM_DQ[8]  ; HEX4[5]     ; 5.655 ;       ;       ; 6.652 ;
; SRAM_DQ[8]  ; HEX4[6]     ; 5.974 ;       ;       ; 6.707 ;
; SRAM_DQ[8]  ; VGA_B[0]    ; 5.985 ;       ;       ; 6.993 ;
; SRAM_DQ[9]  ; HEX4[0]     ; 6.148 ; 6.292 ; 7.029 ; 7.193 ;
; SRAM_DQ[9]  ; HEX4[1]     ; 6.032 ; 6.190 ; 6.913 ; 7.090 ;
; SRAM_DQ[9]  ; HEX4[2]     ; 6.886 ; 7.052 ; 7.767 ; 7.952 ;
; SRAM_DQ[9]  ; HEX4[3]     ; 6.348 ; 6.532 ; 7.229 ; 7.433 ;
; SRAM_DQ[9]  ; HEX4[4]     ; 6.324 ; 6.455 ; 7.206 ; 7.356 ;
; SRAM_DQ[9]  ; HEX4[5]     ; 5.793 ; 5.917 ; 6.673 ; 6.817 ;
; SRAM_DQ[9]  ; HEX4[6]     ; 6.110 ; 5.974 ; 7.010 ; 6.854 ;
; SRAM_DQ[9]  ; HEX5[0]     ; 6.118 ;       ;       ; 6.710 ;
; SRAM_DQ[9]  ; HEX5[3]     ; 6.126 ;       ;       ; 6.723 ;
; SRAM_DQ[9]  ; HEX5[4]     ; 6.116 ;       ;       ; 6.713 ;
; SRAM_DQ[9]  ; HEX5[5]     ; 6.099 ;       ;       ; 6.694 ;
; SRAM_DQ[9]  ; VGA_B[1]    ; 6.083 ;       ;       ; 7.081 ;
; SRAM_DQ[10] ; HEX4[0]     ; 6.387 ; 6.522 ; 7.301 ; 7.474 ;
; SRAM_DQ[10] ; HEX4[1]     ; 6.250 ;       ;       ; 7.338 ;
; SRAM_DQ[10] ; HEX4[2]     ; 7.133 ; 7.301 ; 8.061 ; 8.243 ;
; SRAM_DQ[10] ; HEX4[3]     ; 6.576 ; 6.765 ; 7.504 ; 7.682 ;
; SRAM_DQ[10] ; HEX4[4]     ; 6.566 ;       ;       ; 7.640 ;
; SRAM_DQ[10] ; HEX4[5]     ; 6.011 ; 6.146 ; 6.946 ; 7.079 ;
; SRAM_DQ[10] ; HEX4[6]     ; 6.337 ; 6.191 ; 7.258 ; 7.128 ;
; SRAM_DQ[10] ; HEX5[0]     ; 6.224 ;       ;       ; 6.847 ;
; SRAM_DQ[10] ; HEX5[3]     ; 6.232 ;       ;       ; 6.860 ;
; SRAM_DQ[10] ; HEX5[4]     ; 6.222 ;       ;       ; 6.850 ;
; SRAM_DQ[10] ; HEX5[5]     ; 6.205 ;       ;       ; 6.831 ;
; SRAM_DQ[10] ; VGA_B[2]    ; 5.339 ;       ;       ; 6.280 ;
; SRAM_DQ[11] ; HEX4[0]     ; 6.222 ; 6.372 ; 7.120 ; 7.259 ;
; SRAM_DQ[11] ; HEX4[1]     ; 6.100 ; 6.278 ; 7.028 ; 7.173 ;
; SRAM_DQ[11] ; HEX4[2]     ; 6.983 ; 7.153 ; 7.882 ; 8.068 ;
; SRAM_DQ[11] ; HEX4[3]     ; 6.427 ; 6.617 ; 7.326 ; 7.505 ;
; SRAM_DQ[11] ; HEX4[4]     ; 6.417 ; 6.579 ; 7.350 ; 7.463 ;
; SRAM_DQ[11] ; HEX4[5]     ; 5.861 ; 5.998 ; 6.766 ; 6.904 ;
; SRAM_DQ[11] ; HEX4[6]     ; 6.189 ; 6.041 ; 7.078 ; 6.946 ;
; SRAM_DQ[11] ; HEX5[0]     ; 6.309 ;       ;       ; 6.946 ;
; SRAM_DQ[11] ; HEX5[3]     ; 6.317 ;       ;       ; 6.959 ;
; SRAM_DQ[11] ; HEX5[4]     ; 6.307 ;       ;       ; 6.949 ;
; SRAM_DQ[11] ; HEX5[5]     ; 6.290 ;       ;       ; 6.930 ;
; SRAM_DQ[11] ; VGA_B[3]    ; 5.896 ;       ;       ; 6.938 ;
; SRAM_DQ[12] ; HEX6[0]     ; 6.523 ; 6.610 ; 7.526 ; 7.633 ;
; SRAM_DQ[12] ; HEX6[1]     ; 5.881 ; 5.887 ; 6.883 ; 6.908 ;
; SRAM_DQ[12] ; HEX6[2]     ;       ; 5.900 ; 6.887 ;       ;
; SRAM_DQ[12] ; HEX6[3]     ; 6.267 ; 6.336 ; 7.270 ; 7.359 ;
; SRAM_DQ[12] ; HEX6[4]     ; 5.854 ;       ;       ; 6.882 ;
; SRAM_DQ[12] ; HEX6[5]     ; 7.397 ;       ;       ; 8.187 ;
; SRAM_DQ[12] ; HEX6[6]     ; 5.946 ;       ;       ; 6.936 ;
; SRAM_DQ[12] ; VGA_B[4]    ; 5.709 ;       ;       ; 6.729 ;
; SRAM_DQ[13] ; HEX6[0]     ; 5.748 ; 5.840 ; 6.672 ; 6.757 ;
; SRAM_DQ[13] ; HEX6[1]     ; 5.105 ; 5.115 ; 6.029 ; 6.032 ;
; SRAM_DQ[13] ; HEX6[2]     ; 5.108 ; 5.129 ; 6.032 ; 6.046 ;
; SRAM_DQ[13] ; HEX6[3]     ; 5.488 ; 5.562 ; 6.411 ; 6.478 ;
; SRAM_DQ[13] ; HEX6[4]     ; 5.079 ; 5.089 ; 6.003 ; 6.006 ;
; SRAM_DQ[13] ; HEX6[5]     ; 6.620 ; 6.393 ; 7.544 ; 7.310 ;
; SRAM_DQ[13] ; HEX6[6]     ; 5.172 ; 5.156 ; 6.088 ; 6.079 ;
; SRAM_DQ[13] ; HEX7[0]     ; 5.098 ;       ;       ; 5.962 ;
; SRAM_DQ[13] ; HEX7[3]     ; 5.099 ;       ;       ; 5.958 ;
; SRAM_DQ[13] ; HEX7[4]     ; 5.372 ;       ;       ; 6.204 ;
; SRAM_DQ[13] ; HEX7[5]     ; 5.306 ;       ;       ; 6.141 ;
; SRAM_DQ[13] ; VGA_B[5]    ; 6.109 ;       ;       ; 7.204 ;
; SRAM_DQ[14] ; HEX6[0]     ; 5.800 ; 5.913 ; 6.757 ; 6.835 ;
; SRAM_DQ[14] ; HEX6[1]     ; 5.158 ;       ;       ; 6.093 ;
; SRAM_DQ[14] ; HEX6[2]     ; 5.189 ; 5.189 ; 6.094 ; 6.153 ;
; SRAM_DQ[14] ; HEX6[3]     ; 5.536 ; 5.631 ; 6.492 ; 6.533 ;
; SRAM_DQ[14] ; HEX6[4]     ; 5.131 ;       ;       ; 6.084 ;
; SRAM_DQ[14] ; HEX6[5]     ; 6.692 ; 6.452 ; 7.605 ; 7.404 ;
; SRAM_DQ[14] ; HEX6[6]     ; 5.229 ; 5.205 ; 6.162 ; 6.140 ;
; SRAM_DQ[14] ; HEX7[0]     ; 5.105 ;       ;       ; 5.976 ;
; SRAM_DQ[14] ; HEX7[3]     ; 5.106 ;       ;       ; 5.972 ;
; SRAM_DQ[14] ; HEX7[4]     ; 5.379 ;       ;       ; 6.218 ;
; SRAM_DQ[14] ; HEX7[5]     ; 5.313 ;       ;       ; 6.155 ;
; SRAM_DQ[14] ; VGA_B[6]    ; 5.551 ;       ;       ; 6.552 ;
; SRAM_DQ[15] ; HEX6[0]     ; 5.841 ; 5.959 ; 6.807 ; 6.866 ;
; SRAM_DQ[15] ; HEX6[1]     ; 5.199 ; 5.225 ; 6.158 ; 6.156 ;
; SRAM_DQ[15] ; HEX6[2]     ; 5.230 ; 5.230 ; 6.145 ; 6.199 ;
; SRAM_DQ[15] ; HEX6[3]     ; 5.582 ; 5.678 ; 6.540 ; 6.587 ;
; SRAM_DQ[15] ; HEX6[4]     ; 5.171 ; 5.228 ; 6.157 ; 6.130 ;
; SRAM_DQ[15] ; HEX6[5]     ; 6.734 ; 6.493 ; 7.656 ; 7.453 ;
; SRAM_DQ[15] ; HEX6[6]     ; 5.271 ; 5.250 ; 6.211 ; 6.191 ;
; SRAM_DQ[15] ; HEX7[0]     ; 5.333 ;       ;       ; 6.238 ;
; SRAM_DQ[15] ; HEX7[3]     ; 5.334 ;       ;       ; 6.234 ;
; SRAM_DQ[15] ; HEX7[4]     ; 5.607 ;       ;       ; 6.480 ;
; SRAM_DQ[15] ; HEX7[5]     ; 5.541 ;       ;       ; 6.417 ;
; SRAM_DQ[15] ; VGA_B[7]    ; 6.759 ;       ;       ; 7.886 ;
+-------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------+
; Output Enable Times                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.658 ; 5.584 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.713 ; 5.639 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.811 ; 5.737 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.658 ; 5.584 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.658 ; 5.584 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.702 ; 5.628 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.711 ; 5.637 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.711 ; 5.637 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.682 ; 5.608 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.592 ; 6.499 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.585 ; 6.492 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.408 ; 6.315 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.223 ; 6.130 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.862 ; 5.769 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.707 ; 5.633 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.702 ; 5.628 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.707 ; 5.633 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.441 ; 3.367 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.494 ; 3.420 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.588 ; 3.514 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.441 ; 3.367 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.441 ; 3.367 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.483 ; 3.409 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.492 ; 3.418 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.492 ; 3.418 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.463 ; 3.389 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.347 ; 4.254 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.341 ; 4.248 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.171 ; 4.078 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.993 ; 3.900 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.647 ; 3.554 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.488 ; 3.414 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.483 ; 3.409 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.488 ; 3.414 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.822     ; 5.896     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.892     ; 5.966     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.010     ; 6.084     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.822     ; 5.896     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.822     ; 5.896     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.880     ; 5.954     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.894     ; 5.968     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.894     ; 5.968     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.856     ; 5.930     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.879     ; 6.972     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.867     ; 6.960     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.674     ; 6.767     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.464     ; 6.557     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.054     ; 6.147     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.886     ; 5.960     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.880     ; 5.954     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.886     ; 5.960     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.553     ; 3.627     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.621     ; 3.695     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.734     ; 3.808     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.553     ; 3.627     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.553     ; 3.627     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.609     ; 3.683     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.623     ; 3.697     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.623     ; 3.697     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.586     ; 3.660     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.577     ; 4.670     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.565     ; 4.658     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.380     ; 4.473     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.178     ; 4.271     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.785     ; 3.878     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.614     ; 3.688     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.609     ; 3.683     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.614     ; 3.688     ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 78.836 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+-----------------------------------+-------+-------+----------+---------+---------------------+
; Clock                             ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 5.148 ; 0.101 ; 9.200    ; 1.708   ; 6.373               ;
;  AUD_BCLK                         ; N/A   ; N/A   ; N/A      ; N/A     ; 78.790              ;
;  CLOCK2_50                        ; N/A   ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                        ; N/A   ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                         ; N/A   ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  my_qsys|altpll_0|sd1|pll7|clk[0] ; 8.322 ; 0.101 ; 35.500   ; 1.774   ; 19.705              ;
;  my_qsys|altpll_0|sd1|pll7|clk[1] ; 5.148 ; 0.181 ; 9.200    ; 1.708   ; 6.373               ;
; Design-wide TNS                   ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  AUD_BCLK                         ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK2_50                        ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                        ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                         ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  my_qsys|altpll_0|sd1|pll7|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 18.397 ; 18.866 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 18.348 ; 18.578 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 18.397 ; 18.866 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 17.886 ; 18.203 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 18.252 ; 18.794 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 17.849 ; 18.161 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 17.571 ; 18.187 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 17.221 ; 17.705 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 16.483 ; 17.130 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.488  ; 6.005  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.496  ; 5.964  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.573  ; 6.089  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.550  ; 6.030  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.076  ; 6.584  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.205  ; 6.793  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.781  ; 6.338  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.310  ; 6.934  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SW[*]        ; CLOCK_50   ; 5.355  ; 5.769  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 5.355  ; 5.769  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 10.099 ; 10.802 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.031  ; 6.690  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.001  ; 6.616  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.244  ; 6.834  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.008  ; 6.655  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.771  ; 8.366  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.534  ; 7.988  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.190  ; 7.733  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.166  ; 7.642  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.723  ; 7.278  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.663  ; 7.142  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.063  ; 7.552  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.875  ; 7.404  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.140  ; 7.692  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 8.403  ; 9.092  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.712  ; 10.280 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.099 ; 10.802 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; -2.424 ; -3.234 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -2.922 ; -3.859 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.851 ; -3.759 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -2.801 ; -3.681 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -2.882 ; -3.823 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -2.923 ; -3.855 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -2.703 ; -3.580 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -2.490 ; -3.353 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -2.714 ; -3.580 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.425 ; -3.254 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.424 ; -3.234 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -2.471 ; -3.301 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.447 ; -3.268 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -2.675 ; -3.541 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -2.788 ; -3.685 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -2.582 ; -3.444 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -2.842 ; -3.766 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SW[*]        ; CLOCK_50   ; -2.462 ; -3.124 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -2.462 ; -3.124 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -2.652 ; -3.548 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -2.662 ; -3.563 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.688 ; -3.590 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -2.802 ; -3.712 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -2.652 ; -3.548 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.497 ; -4.500 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.389 ; -4.347 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.200 ; -4.139 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.226 ; -4.175 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.810 ; -3.682 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.946 ; -3.846 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.117 ; -4.048 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.916 ; -3.806 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.141 ; -4.083 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.790 ; -4.855 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -4.397 ; -5.506 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -4.603 ; -5.779 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50   ; 14.372 ; 14.455 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 9.541  ; 9.458  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 11.953 ; 12.054 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 12.377 ; 12.307 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 9.153  ; 9.164  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 10.925 ; 10.911 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 14.372 ; 14.455 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 12.225 ; 12.022 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 11.306 ; 10.936 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 9.049  ; 9.007  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 11.306 ; 10.936 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 11.176 ; 10.667 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 8.820  ; 8.808  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 8.734  ; 8.820  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 10.130 ; 9.978  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 9.426  ; 9.532  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 10.481 ; 10.602 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 10.481 ; 10.602 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 10.137 ; 10.268 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 10.188 ; 10.315 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 10.204 ; 10.332 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 12.902 ; 12.572 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 11.406 ; 11.262 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 11.074 ; 11.036 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 12.902 ; 12.572 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 11.695 ; 11.640 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 11.788 ; 11.550 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 10.516 ; 10.515 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 10.897 ; 10.997 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 10.774 ; 10.884 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 10.773 ; 10.880 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 10.774 ; 10.884 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 10.764 ; 10.874 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 10.744 ; 10.852 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 11.152 ; 10.778 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 10.551 ; 10.373 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 9.131  ; 9.010  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 9.167  ; 8.947  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 10.021 ; 9.893  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 9.036  ; 8.972  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 11.152 ; 10.778 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 9.057  ; 9.295  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 9.246  ; 9.486  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 8.760  ; 8.980  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 8.695  ; 8.874  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 9.246  ; 9.486  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 9.109  ; 9.339  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 15.247 ; 14.662 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 11.212 ; 11.140 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 13.318 ; 13.079 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 12.702 ; 12.532 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 13.487 ; 13.311 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 13.336 ; 13.162 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 13.139 ; 13.083 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 12.547 ; 12.424 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 13.106 ; 13.051 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 13.335 ; 13.123 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 13.112 ; 12.672 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 13.568 ; 13.405 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 12.852 ; 12.622 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 15.247 ; 14.662 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 13.072 ; 12.849 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 11.649 ; 11.452 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 13.310 ; 12.927 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 11.533 ; 11.560 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 11.463 ; 11.404 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 11.609 ; 11.509 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 14.847 ; 14.262 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 11.331 ; 11.175 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.416  ; 8.361  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.679  ; 9.497  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 11.331 ; 11.175 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.360  ; 8.246  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 10.703 ; 10.612 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.393  ; 9.385  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 10.865 ; 10.897 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 10.236 ; 10.101 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.233  ; 8.992  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.412  ; 7.334  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 9.498  ; 9.264  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.271  ; 7.277  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.201  ; 9.172  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 10.310 ; 10.148 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 7.672  ; 7.621  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 9.214  ; 9.170  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 10.863 ; 10.654 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 12.373 ; 12.158 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[0]      ; CLOCK_50   ; 12.120 ; 11.933 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[1]      ; CLOCK_50   ; 12.373 ; 12.158 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[2]      ; CLOCK_50   ; 10.809 ; 10.663 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[3]      ; CLOCK_50   ; 11.943 ; 11.895 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 10.350 ; 10.315 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 10.962 ; 10.900 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 10.986 ; 10.889 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 12.302 ; 11.990 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50   ; 9.477  ; 9.342  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 2.809  ;        ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 9.058  ; 8.910  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[0]      ; CLOCK_50   ; 9.001  ; 8.803  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[1]      ; CLOCK_50   ; 8.826  ; 8.599  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[2]      ; CLOCK_50   ; 8.937  ; 8.812  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[3]      ; CLOCK_50   ; 8.236  ; 8.082  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 7.004  ; 7.017  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 8.974  ; 8.774  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 9.058  ; 8.910  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 8.384  ; 8.239  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 6.964  ; 7.115  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 9.187  ; 8.966  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[0]      ; CLOCK_50   ; 7.499  ; 7.311  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[1]      ; CLOCK_50   ; 7.849  ; 7.652  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[2]      ; CLOCK_50   ; 7.909  ; 7.717  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[3]      ; CLOCK_50   ; 7.905  ; 7.721  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 8.195  ; 8.039  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 5.718  ; 5.628  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 9.187  ; 8.966  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 6.677  ; 6.597  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.660  ; Fall       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 9.917  ; 9.453  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 7.351  ; 7.291  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.029  ; 8.814  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 8.122  ; 7.939  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.282  ; 8.108  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.565  ; 8.471  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.827  ; 7.836  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.385  ; 8.272  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.756  ; 8.659  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.216  ; 8.165  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.718  ; 7.396  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.978  ; 8.919  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.167  ; 6.978  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.917  ; 9.453  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.070  ; 6.927  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.225  ; 7.079  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.970  ; 7.589  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 7.218  ; 7.214  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.444  ; 7.392  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.051  ; 5.990  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.189  ; 8.708  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_B[*]       ; CLOCK_50   ; 11.912 ; 11.797 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 11.659 ; 11.572 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 11.912 ; 11.797 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 10.348 ; 10.302 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 11.482 ; 11.534 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 9.889  ; 9.954  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 10.501 ; 10.539 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 10.525 ; 10.528 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 11.841 ; 11.629 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 11.740 ; 11.711 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 11.682 ; 11.603 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 11.512 ; 11.405 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 11.617 ; 11.611 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 10.917 ; 10.851 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 9.690  ; 9.824  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 11.655 ; 11.574 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 11.740 ; 11.711 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 11.067 ; 11.042 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 11.869 ; 11.735 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 10.184 ; 10.116 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 10.534 ; 10.426 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 10.478 ; 10.300 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 10.473 ; 10.302 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 10.875 ; 10.806 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 8.401  ; 8.430  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 11.869 ; 11.735 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 9.361  ; 9.401  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+----------------+------------+-------+-------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+----------------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]        ; CLOCK_50   ; 3.468 ; 3.710 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 4.029 ; 4.179 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 5.035 ; 5.356 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 5.148 ; 5.325 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.468 ; 3.710 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 4.271 ; 4.696 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 6.819 ; 6.246 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 5.281 ; 5.593 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 3.295 ; 3.501 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 3.417 ; 3.604 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 4.422 ; 4.692 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 4.320 ; 4.525 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 3.321 ; 3.501 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 3.295 ; 3.523 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 3.901 ; 4.109 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 3.860 ; 3.659 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 4.504 ; 4.382 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 4.659 ; 4.456 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 4.504 ; 4.382 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 4.555 ; 4.430 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 4.563 ; 4.437 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 3.805 ; 4.112 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 4.159 ; 4.308 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 4.042 ; 4.204 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 5.082 ; 5.069 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 4.365 ; 4.554 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 4.341 ; 4.655 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 3.805 ; 4.112 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 4.124 ; 4.167 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 4.552 ; 4.486 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 4.571 ; 4.502 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 4.579 ; 4.515 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 4.569 ; 4.505 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 4.552 ; 4.486 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 3.119 ; 3.129 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 3.788 ; 3.880 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 3.145 ; 3.155 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 3.148 ; 3.169 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 3.528 ; 3.602 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 3.119 ; 3.129 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 4.660 ; 4.433 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 3.212 ; 3.196 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 3.390 ; 3.542 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 3.390 ; 3.546 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 3.391 ; 3.542 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 3.664 ; 3.788 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 3.598 ; 3.725 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.979 ; 3.140 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.020 ; 3.195 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.308 ; 4.483 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.996 ; 4.037 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.126 ; 4.424 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.449 ; 4.585 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.218 ; 4.541 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.541 ; 3.755 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.182 ; 4.356 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.383 ; 4.471 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.633 ; 4.579 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.327 ; 4.478 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.561 ; 3.635 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.397 ; 5.436 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.629 ; 3.619 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.061 ; 3.201 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.510 ; 4.293 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.466 ; 3.597 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.512 ; 3.741 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 2.979 ; 3.140 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 4.984 ; 4.978 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.596 ; 2.704 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.671 ; 2.800 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.230 ; 3.399 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.519 ; 3.769 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.856 ; 2.975 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.080 ; 3.270 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.117 ; 3.321 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.282 ; 3.467 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.005 ; 3.165 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.557 ; 3.729 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.744 ; 2.839 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.591 ; 3.767 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.596 ; 2.704 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.496 ; 3.730 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.202 ; 4.542 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.039 ; 3.002 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.263 ; 3.255 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.370 ; 3.490 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 3.097 ; 3.267 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[0]      ; CLOCK_50   ; 3.844 ; 4.092 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[1]      ; CLOCK_50   ; 3.952 ; 4.207 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[2]      ; CLOCK_50   ; 3.097 ; 3.267 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[3]      ; CLOCK_50   ; 3.802 ; 4.109 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 3.722 ; 4.001 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 3.671 ; 3.949 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 3.303 ; 3.507 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 4.145 ; 4.407 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_BLANK_N    ; CLOCK_50   ; 3.899 ; 4.175 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 1.237 ;       ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 3.228 ; 3.428 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[0]      ; CLOCK_50   ; 4.132 ; 4.414 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[1]      ; CLOCK_50   ; 4.058 ; 4.317 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[2]      ; CLOCK_50   ; 4.153 ; 4.449 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[3]      ; CLOCK_50   ; 3.782 ; 4.014 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 3.228 ; 3.428 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 4.145 ; 4.409 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 4.198 ; 4.487 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 3.890 ; 4.131 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 3.419 ; 3.236 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 2.565 ; 2.644 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[0]      ; CLOCK_50   ; 3.401 ; 3.582 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[1]      ; CLOCK_50   ; 3.569 ; 3.778 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[2]      ; CLOCK_50   ; 3.640 ; 3.841 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[3]      ; CLOCK_50   ; 3.626 ; 3.826 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 3.752 ; 3.979 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 2.565 ; 2.644 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 4.220 ; 4.495 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 3.010 ; 3.171 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;       ; 1.209 ; Fall       ; my_qsys|altpll_0|sd1|pll7|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.684 ; 2.816 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.287 ; 3.496 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.036 ; 4.309 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.639 ; 3.868 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.739 ; 4.003 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.839 ; 4.113 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.597 ; 3.865 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.784 ; 4.028 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.950 ; 4.223 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.736 ; 4.018 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.996 ; 3.898 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.064 ; 4.357 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.158 ; 3.292 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.998 ; 4.987 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.128 ; 3.272 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.215 ; 3.379 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.085 ; 3.947 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.268 ; 3.483 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.321 ; 3.538 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 2.684 ; 2.816 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 4.609 ; 4.548 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_B[*]       ; CLOCK_50   ; 3.264 ; 3.434 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 4.007 ; 4.190 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 4.105 ; 4.297 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 3.319 ; 3.434 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 3.897 ; 4.122 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 3.264 ; 3.437 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 3.550 ; 3.767 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 3.421 ; 3.564 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 4.149 ; 4.371 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 3.575 ; 3.854 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 4.360 ; 4.703 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 4.419 ; 4.756 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 4.401 ; 4.765 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 4.131 ; 4.421 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 3.575 ; 3.854 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 4.492 ; 4.834 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 4.430 ; 4.782 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 4.137 ; 4.445 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 2.825 ; 2.977 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 3.406 ; 3.615 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 3.956 ; 4.235 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 3.752 ; 3.993 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 3.737 ; 3.977 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 4.128 ; 4.427 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 2.825 ; 2.977 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 4.602 ; 4.944 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 3.015 ; 3.204 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+-------------+-------------+--------+--------+--------+--------+
; Input Port  ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+-------------+-------------+--------+--------+--------+--------+
; SRAM_DQ[0]  ; VGA_B[0]    ; 13.075 ;        ;        ; 13.584 ;
; SRAM_DQ[1]  ; VGA_B[1]    ; 13.311 ;        ;        ; 13.757 ;
; SRAM_DQ[2]  ; VGA_B[2]    ; 11.431 ;        ;        ; 11.854 ;
; SRAM_DQ[3]  ; VGA_B[3]    ; 13.390 ;        ;        ; 14.024 ;
; SRAM_DQ[4]  ; HEX2[0]     ; 12.335 ; 12.272 ; 13.000 ; 12.958 ;
; SRAM_DQ[4]  ; HEX2[1]     ; 14.619 ; 14.190 ; 15.257 ; 14.887 ;
; SRAM_DQ[4]  ; HEX2[2]     ;        ; 14.063 ; 15.127 ;        ;
; SRAM_DQ[4]  ; HEX2[3]     ; 12.107 ; 12.074 ; 12.771 ; 12.759 ;
; SRAM_DQ[4]  ; HEX2[4]     ; 12.099 ;        ;        ; 12.771 ;
; SRAM_DQ[4]  ; HEX2[5]     ; 13.448 ;        ;        ; 13.929 ;
; SRAM_DQ[4]  ; HEX2[6]     ; 12.700 ;        ;        ; 13.483 ;
; SRAM_DQ[4]  ; VGA_B[4]    ; 12.908 ;        ;        ; 13.498 ;
; SRAM_DQ[5]  ; HEX2[0]     ; 12.039 ; 11.969 ; 12.537 ; 12.458 ;
; SRAM_DQ[5]  ; HEX2[1]     ; 14.350 ; 13.946 ; 14.848 ; 14.435 ;
; SRAM_DQ[5]  ; HEX2[2]     ; 14.140 ; 13.739 ; 14.638 ; 14.228 ;
; SRAM_DQ[5]  ; HEX2[3]     ; 11.814 ; 11.774 ; 12.311 ; 12.262 ;
; SRAM_DQ[5]  ; HEX2[4]     ; 11.798 ; 11.756 ; 12.295 ; 12.244 ;
; SRAM_DQ[5]  ; HEX2[5]     ; 13.158 ; 12.947 ; 13.656 ; 13.436 ;
; SRAM_DQ[5]  ; HEX2[6]     ; 12.442 ; 12.561 ; 12.930 ; 13.058 ;
; SRAM_DQ[5]  ; HEX3[0]     ; 13.231 ;        ;        ; 13.773 ;
; SRAM_DQ[5]  ; HEX3[3]     ; 12.887 ;        ;        ; 13.439 ;
; SRAM_DQ[5]  ; HEX3[4]     ; 12.938 ;        ;        ; 13.486 ;
; SRAM_DQ[5]  ; HEX3[5]     ; 12.954 ;        ;        ; 13.503 ;
; SRAM_DQ[5]  ; VGA_B[5]    ; 12.042 ;        ;        ; 12.561 ;
; SRAM_DQ[6]  ; HEX2[0]     ; 11.681 ; 11.610 ; 12.287 ; 12.253 ;
; SRAM_DQ[6]  ; HEX2[1]     ; 13.983 ;        ;        ; 14.220 ;
; SRAM_DQ[6]  ; HEX2[2]     ; 13.778 ; 13.376 ; 14.383 ; 14.018 ;
; SRAM_DQ[6]  ; HEX2[3]     ; 11.453 ; 11.412 ; 12.059 ; 12.055 ;
; SRAM_DQ[6]  ; HEX2[4]     ; 11.444 ;        ;        ; 12.044 ;
; SRAM_DQ[6]  ; HEX2[5]     ; 12.795 ; 12.583 ; 13.400 ; 13.224 ;
; SRAM_DQ[6]  ; HEX2[6]     ; 12.085 ; 12.205 ; 12.728 ; 12.810 ;
; SRAM_DQ[6]  ; HEX3[0]     ; 12.948 ;        ;        ; 13.501 ;
; SRAM_DQ[6]  ; HEX3[3]     ; 12.604 ;        ;        ; 13.167 ;
; SRAM_DQ[6]  ; HEX3[4]     ; 12.655 ;        ;        ; 13.214 ;
; SRAM_DQ[6]  ; HEX3[5]     ; 12.671 ;        ;        ; 13.231 ;
; SRAM_DQ[6]  ; VGA_B[6]    ; 11.187 ;        ;        ; 11.663 ;
; SRAM_DQ[7]  ; HEX2[0]     ; 11.699 ; 11.724 ; 12.366 ; 12.237 ;
; SRAM_DQ[7]  ; HEX2[1]     ; 13.989 ; 13.690 ; 14.659 ; 14.212 ;
; SRAM_DQ[7]  ; HEX2[2]     ; 13.842 ; 13.417 ; 14.387 ; 14.021 ;
; SRAM_DQ[7]  ; HEX2[3]     ; 11.473 ; 11.528 ; 12.140 ; 12.041 ;
; SRAM_DQ[7]  ; HEX2[4]     ; 11.459 ; 11.471 ; 12.088 ; 11.995 ;
; SRAM_DQ[7]  ; HEX2[5]     ; 12.859 ; 12.701 ; 13.484 ; 13.260 ;
; SRAM_DQ[7]  ; HEX2[6]     ; 12.132 ; 12.281 ; 12.780 ; 12.836 ;
; SRAM_DQ[7]  ; HEX3[0]     ; 13.362 ;        ;        ; 13.956 ;
; SRAM_DQ[7]  ; HEX3[3]     ; 13.018 ;        ;        ; 13.622 ;
; SRAM_DQ[7]  ; HEX3[4]     ; 13.069 ;        ;        ; 13.669 ;
; SRAM_DQ[7]  ; HEX3[5]     ; 13.085 ;        ;        ; 13.686 ;
; SRAM_DQ[7]  ; VGA_B[7]    ; 13.767 ;        ;        ; 14.099 ;
; SRAM_DQ[8]  ; HEX4[0]     ; 12.256 ; 12.120 ; 12.770 ; 12.625 ;
; SRAM_DQ[8]  ; HEX4[1]     ; 11.940 ; 11.902 ; 12.454 ; 12.407 ;
; SRAM_DQ[8]  ; HEX4[2]     ;        ; 13.419 ; 14.286 ;        ;
; SRAM_DQ[8]  ; HEX4[3]     ; 12.549 ; 12.499 ; 13.064 ; 13.005 ;
; SRAM_DQ[8]  ; HEX4[4]     ; 12.642 ;        ;        ; 12.914 ;
; SRAM_DQ[8]  ; HEX4[5]     ; 11.387 ;        ;        ; 11.868 ;
; SRAM_DQ[8]  ; HEX4[6]     ; 11.763 ;        ;        ; 12.359 ;
; SRAM_DQ[8]  ; VGA_B[0]    ; 11.953 ;        ;        ; 12.296 ;
; SRAM_DQ[9]  ; HEX4[0]     ; 12.497 ; 12.360 ; 12.940 ; 12.840 ;
; SRAM_DQ[9]  ; HEX4[1]     ; 12.182 ; 12.143 ; 12.624 ; 12.623 ;
; SRAM_DQ[9]  ; HEX4[2]     ; 14.013 ; 13.656 ; 14.455 ; 14.137 ;
; SRAM_DQ[9]  ; HEX4[3]     ; 12.785 ; 12.734 ; 13.227 ; 13.213 ;
; SRAM_DQ[9]  ; HEX4[4]     ; 12.878 ; 12.641 ; 13.320 ; 13.122 ;
; SRAM_DQ[9]  ; HEX4[5]     ; 11.627 ; 11.602 ; 12.069 ; 12.081 ;
; SRAM_DQ[9]  ; HEX4[6]     ; 12.005 ; 12.089 ; 12.484 ; 12.531 ;
; SRAM_DQ[9]  ; HEX5[0]     ; 11.703 ;        ;        ; 12.252 ;
; SRAM_DQ[9]  ; HEX5[3]     ; 11.704 ;        ;        ; 12.256 ;
; SRAM_DQ[9]  ; HEX5[4]     ; 11.694 ;        ;        ; 12.246 ;
; SRAM_DQ[9]  ; HEX5[5]     ; 11.674 ;        ;        ; 12.224 ;
; SRAM_DQ[9]  ; VGA_B[1]    ; 12.212 ;        ;        ; 12.478 ;
; SRAM_DQ[10] ; HEX4[0]     ; 13.077 ; 12.922 ; 13.507 ; 13.416 ;
; SRAM_DQ[10] ; HEX4[1]     ; 12.745 ;        ;        ; 13.163 ;
; SRAM_DQ[10] ; HEX4[2]     ; 14.573 ; 14.235 ; 15.039 ; 14.735 ;
; SRAM_DQ[10] ; HEX4[3]     ; 13.366 ; 13.297 ; 13.796 ; 13.791 ;
; SRAM_DQ[10] ; HEX4[4]     ; 13.459 ;        ;        ; 13.701 ;
; SRAM_DQ[10] ; HEX4[5]     ; 12.187 ; 12.178 ; 12.653 ; 12.678 ;
; SRAM_DQ[10] ; HEX4[6]     ; 12.536 ; 12.668 ; 13.060 ; 13.073 ;
; SRAM_DQ[10] ; HEX5[0]     ; 11.927 ;        ;        ; 12.537 ;
; SRAM_DQ[10] ; HEX5[3]     ; 11.928 ;        ;        ; 12.541 ;
; SRAM_DQ[10] ; HEX5[4]     ; 11.918 ;        ;        ; 12.531 ;
; SRAM_DQ[10] ; HEX5[5]     ; 11.898 ;        ;        ; 12.509 ;
; SRAM_DQ[10] ; VGA_B[2]    ; 10.732 ;        ;        ; 11.116 ;
; SRAM_DQ[11] ; HEX4[0]     ; 12.696 ; 12.631 ; 13.238 ; 13.070 ;
; SRAM_DQ[11] ; HEX4[1]     ; 12.338 ; 12.405 ; 12.905 ; 12.810 ;
; SRAM_DQ[11] ; HEX4[2]     ; 14.227 ; 13.897 ; 14.705 ; 14.401 ;
; SRAM_DQ[11] ; HEX4[3]     ; 12.988 ; 13.009 ; 13.530 ; 13.448 ;
; SRAM_DQ[11] ; HEX4[4]     ; 13.081 ; 12.919 ; 13.623 ; 13.358 ;
; SRAM_DQ[11] ; HEX4[5]     ; 11.841 ; 11.840 ; 12.320 ; 12.345 ;
; SRAM_DQ[11] ; HEX4[6]     ; 12.241 ; 12.317 ; 12.724 ; 12.779 ;
; SRAM_DQ[11] ; HEX5[0]     ; 12.142 ;        ;        ; 12.752 ;
; SRAM_DQ[11] ; HEX5[3]     ; 12.143 ;        ;        ; 12.756 ;
; SRAM_DQ[11] ; HEX5[4]     ; 12.133 ;        ;        ; 12.746 ;
; SRAM_DQ[11] ; HEX5[5]     ; 12.113 ;        ;        ; 12.724 ;
; SRAM_DQ[11] ; VGA_B[3]    ; 11.839 ;        ;        ; 12.284 ;
; SRAM_DQ[12] ; HEX6[0]     ; 13.293 ; 13.078 ; 13.833 ; 13.655 ;
; SRAM_DQ[12] ; HEX6[1]     ; 11.874 ; 11.715 ; 12.413 ; 12.292 ;
; SRAM_DQ[12] ; HEX6[2]     ;        ; 11.753 ; 12.449 ;        ;
; SRAM_DQ[12] ; HEX6[3]     ; 12.763 ; 12.598 ; 13.303 ; 13.175 ;
; SRAM_DQ[12] ; HEX6[4]     ; 11.842 ;        ;        ; 12.254 ;
; SRAM_DQ[12] ; HEX6[5]     ; 13.958 ;        ;        ; 14.060 ;
; SRAM_DQ[12] ; HEX6[6]     ; 11.863 ;        ;        ; 12.577 ;
; SRAM_DQ[12] ; VGA_B[4]    ; 11.441 ;        ;        ; 11.940 ;
; SRAM_DQ[13] ; HEX6[0]     ; 11.632 ; 11.418 ; 12.285 ; 12.062 ;
; SRAM_DQ[13] ; HEX6[1]     ; 10.212 ; 10.054 ; 10.865 ; 10.698 ;
; SRAM_DQ[13] ; HEX6[2]     ; 10.245 ; 10.090 ; 10.899 ; 10.735 ;
; SRAM_DQ[13] ; HEX6[3]     ; 11.097 ; 10.933 ; 11.750 ; 11.577 ;
; SRAM_DQ[13] ; HEX6[4]     ; 10.179 ; 10.015 ; 10.833 ; 10.660 ;
; SRAM_DQ[13] ; HEX6[5]     ; 12.294 ; 11.820 ; 12.947 ; 12.464 ;
; SRAM_DQ[13] ; HEX6[6]     ; 10.199 ; 10.373 ; 10.843 ; 11.026 ;
; SRAM_DQ[13] ; HEX7[0]     ; 9.897  ;        ;        ; 10.672 ;
; SRAM_DQ[13] ; HEX7[3]     ; 9.832  ;        ;        ; 10.566 ;
; SRAM_DQ[13] ; HEX7[4]     ; 10.383 ;        ;        ; 11.178 ;
; SRAM_DQ[13] ; HEX7[5]     ; 10.246 ;        ;        ; 11.031 ;
; SRAM_DQ[13] ; VGA_B[5]    ; 12.181 ;        ;        ; 12.733 ;
; SRAM_DQ[14] ; HEX6[0]     ; 11.806 ; 11.599 ; 12.476 ; 12.290 ;
; SRAM_DQ[14] ; HEX6[1]     ; 10.369 ;        ;        ; 10.889 ;
; SRAM_DQ[14] ; HEX6[2]     ; 10.402 ; 10.225 ; 11.045 ; 10.981 ;
; SRAM_DQ[14] ; HEX6[3]     ; 11.267 ; 11.110 ; 11.936 ; 11.800 ;
; SRAM_DQ[14] ; HEX6[4]     ; 10.352 ;        ;        ; 10.886 ;
; SRAM_DQ[14] ; HEX6[5]     ; 12.450 ; 11.999 ; 13.135 ; 12.710 ;
; SRAM_DQ[14] ; HEX6[6]     ; 10.329 ; 10.544 ; 11.067 ; 11.171 ;
; SRAM_DQ[14] ; HEX7[0]     ; 9.924  ;        ;        ; 10.727 ;
; SRAM_DQ[14] ; HEX7[3]     ; 9.859  ;        ;        ; 10.621 ;
; SRAM_DQ[14] ; HEX7[4]     ; 10.410 ;        ;        ; 11.233 ;
; SRAM_DQ[14] ; HEX7[5]     ; 10.273 ;        ;        ; 11.086 ;
; SRAM_DQ[14] ; VGA_B[6]    ; 11.119 ;        ;        ; 11.594 ;
; SRAM_DQ[15] ; HEX6[0]     ; 11.826 ; 11.707 ; 12.592 ; 12.319 ;
; SRAM_DQ[15] ; HEX6[1]     ; 10.387 ; 10.334 ; 11.155 ; 10.954 ;
; SRAM_DQ[15] ; HEX6[2]     ; 10.479 ; 10.303 ; 11.125 ; 11.061 ;
; SRAM_DQ[15] ; HEX6[3]     ; 11.293 ; 11.224 ; 12.058 ; 11.835 ;
; SRAM_DQ[15] ; HEX6[4]     ; 10.352 ; 10.304 ; 11.139 ; 10.916 ;
; SRAM_DQ[15] ; HEX6[5]     ; 12.528 ; 12.069 ; 13.216 ; 12.791 ;
; SRAM_DQ[15] ; HEX6[6]     ; 10.412 ; 10.627 ; 11.150 ; 11.254 ;
; SRAM_DQ[15] ; HEX7[0]     ; 10.450 ;        ;        ; 11.326 ;
; SRAM_DQ[15] ; HEX7[3]     ; 10.385 ;        ;        ; 11.220 ;
; SRAM_DQ[15] ; HEX7[4]     ; 10.936 ;        ;        ; 11.832 ;
; SRAM_DQ[15] ; HEX7[5]     ; 10.799 ;        ;        ; 11.685 ;
; SRAM_DQ[15] ; VGA_B[7]    ; 13.630 ;        ;        ; 13.968 ;
+-------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; SRAM_DQ[0]  ; VGA_B[0]    ; 6.502 ;       ;       ; 7.606 ;
; SRAM_DQ[1]  ; VGA_B[1]    ; 6.581 ;       ;       ; 7.682 ;
; SRAM_DQ[2]  ; VGA_B[2]    ; 5.669 ;       ;       ; 6.660 ;
; SRAM_DQ[3]  ; VGA_B[3]    ; 6.630 ;       ;       ; 7.808 ;
; SRAM_DQ[4]  ; HEX2[0]     ; 6.019 ; 6.232 ; 7.000 ; 7.178 ;
; SRAM_DQ[4]  ; HEX2[1]     ; 7.024 ; 7.251 ; 7.981 ; 8.207 ;
; SRAM_DQ[4]  ; HEX2[2]     ;       ; 7.139 ; 7.881 ;       ;
; SRAM_DQ[4]  ; HEX2[3]     ; 5.924 ; 6.130 ; 6.905 ; 7.057 ;
; SRAM_DQ[4]  ; HEX2[4]     ; 5.897 ;       ;       ; 7.038 ;
; SRAM_DQ[4]  ; HEX2[5]     ; 6.503 ;       ;       ; 7.683 ;
; SRAM_DQ[4]  ; HEX2[6]     ; 6.475 ;       ;       ; 7.221 ;
; SRAM_DQ[4]  ; VGA_B[4]    ; 6.420 ;       ;       ; 7.559 ;
; SRAM_DQ[5]  ; HEX2[0]     ; 5.906 ; 6.098 ; 6.820 ; 7.005 ;
; SRAM_DQ[5]  ; HEX2[1]     ; 6.922 ; 7.142 ; 7.836 ; 8.049 ;
; SRAM_DQ[5]  ; HEX2[2]     ; 6.813 ; 7.022 ; 7.727 ; 7.929 ;
; SRAM_DQ[5]  ; HEX2[3]     ; 5.814 ; 5.999 ; 6.727 ; 6.905 ;
; SRAM_DQ[5]  ; HEX2[4]     ; 5.781 ; 5.973 ; 6.694 ; 6.879 ;
; SRAM_DQ[5]  ; HEX2[5]     ; 6.396 ; 6.609 ; 7.310 ; 7.516 ;
; SRAM_DQ[5]  ; HEX2[6]     ; 6.352 ; 6.147 ; 7.259 ; 7.061 ;
; SRAM_DQ[5]  ; HEX3[0]     ; 6.863 ;       ;       ; 7.426 ;
; SRAM_DQ[5]  ; HEX3[3]     ; 6.708 ;       ;       ; 7.352 ;
; SRAM_DQ[5]  ; HEX3[4]     ; 6.759 ;       ;       ; 7.400 ;
; SRAM_DQ[5]  ; HEX3[5]     ; 6.767 ;       ;       ; 7.407 ;
; SRAM_DQ[5]  ; VGA_B[5]    ; 6.024 ;       ;       ; 7.099 ;
; SRAM_DQ[6]  ; HEX2[0]     ; 5.721 ; 5.908 ; 6.605 ; 6.812 ;
; SRAM_DQ[6]  ; HEX2[1]     ; 6.726 ;       ;       ; 7.845 ;
; SRAM_DQ[6]  ; HEX2[2]     ; 6.624 ; 6.829 ; 7.507 ; 7.731 ;
; SRAM_DQ[6]  ; HEX2[3]     ; 5.625 ; 5.805 ; 6.510 ; 6.710 ;
; SRAM_DQ[6]  ; HEX2[4]     ; 5.599 ;       ;       ; 6.690 ;
; SRAM_DQ[6]  ; HEX2[5]     ; 6.205 ; 6.413 ; 7.089 ; 7.317 ;
; SRAM_DQ[6]  ; HEX2[6]     ; 6.164 ; 5.963 ; 7.067 ; 6.847 ;
; SRAM_DQ[6]  ; HEX3[0]     ; 6.704 ;       ;       ; 7.256 ;
; SRAM_DQ[6]  ; HEX3[3]     ; 6.549 ;       ;       ; 7.182 ;
; SRAM_DQ[6]  ; HEX3[4]     ; 6.600 ;       ;       ; 7.230 ;
; SRAM_DQ[6]  ; HEX3[5]     ; 6.608 ;       ;       ; 7.237 ;
; SRAM_DQ[6]  ; VGA_B[6]    ; 5.581 ;       ;       ; 6.580 ;
; SRAM_DQ[7]  ; HEX2[0]     ; 5.774 ; 5.992 ; 6.711 ; 6.870 ;
; SRAM_DQ[7]  ; HEX2[1]     ; 6.789 ; 7.014 ; 7.708 ; 7.930 ;
; SRAM_DQ[7]  ; HEX2[2]     ; 6.709 ; 6.897 ; 7.599 ; 7.818 ;
; SRAM_DQ[7]  ; HEX2[3]     ; 5.681 ; 5.888 ; 6.614 ; 6.772 ;
; SRAM_DQ[7]  ; HEX2[4]     ; 5.657 ; 5.867 ; 6.586 ; 6.745 ;
; SRAM_DQ[7]  ; HEX2[5]     ; 6.284 ; 6.483 ; 7.181 ; 7.404 ;
; SRAM_DQ[7]  ; HEX2[6]     ; 6.228 ; 6.016 ; 7.138 ; 6.929 ;
; SRAM_DQ[7]  ; HEX3[0]     ; 6.925 ;       ;       ; 7.499 ;
; SRAM_DQ[7]  ; HEX3[3]     ; 6.770 ;       ;       ; 7.425 ;
; SRAM_DQ[7]  ; HEX3[4]     ; 6.821 ;       ;       ; 7.473 ;
; SRAM_DQ[7]  ; HEX3[5]     ; 6.829 ;       ;       ; 7.480 ;
; SRAM_DQ[7]  ; VGA_B[7]    ; 6.763 ;       ;       ; 7.858 ;
; SRAM_DQ[8]  ; HEX4[0]     ; 6.009 ; 6.158 ; 6.883 ; 7.025 ;
; SRAM_DQ[8]  ; HEX4[1]     ; 5.892 ; 6.054 ; 6.767 ; 6.922 ;
; SRAM_DQ[8]  ; HEX4[2]     ;       ; 6.919 ; 7.622 ;       ;
; SRAM_DQ[8]  ; HEX4[3]     ; 6.215 ; 6.404 ; 7.090 ; 7.272 ;
; SRAM_DQ[8]  ; HEX4[4]     ; 6.191 ;       ;       ; 7.195 ;
; SRAM_DQ[8]  ; HEX4[5]     ; 5.655 ;       ;       ; 6.652 ;
; SRAM_DQ[8]  ; HEX4[6]     ; 5.974 ;       ;       ; 6.707 ;
; SRAM_DQ[8]  ; VGA_B[0]    ; 5.985 ;       ;       ; 6.993 ;
; SRAM_DQ[9]  ; HEX4[0]     ; 6.148 ; 6.292 ; 7.029 ; 7.193 ;
; SRAM_DQ[9]  ; HEX4[1]     ; 6.032 ; 6.190 ; 6.913 ; 7.090 ;
; SRAM_DQ[9]  ; HEX4[2]     ; 6.886 ; 7.052 ; 7.767 ; 7.952 ;
; SRAM_DQ[9]  ; HEX4[3]     ; 6.348 ; 6.532 ; 7.229 ; 7.433 ;
; SRAM_DQ[9]  ; HEX4[4]     ; 6.324 ; 6.455 ; 7.206 ; 7.356 ;
; SRAM_DQ[9]  ; HEX4[5]     ; 5.793 ; 5.917 ; 6.673 ; 6.817 ;
; SRAM_DQ[9]  ; HEX4[6]     ; 6.110 ; 5.974 ; 7.010 ; 6.854 ;
; SRAM_DQ[9]  ; HEX5[0]     ; 6.118 ;       ;       ; 6.710 ;
; SRAM_DQ[9]  ; HEX5[3]     ; 6.126 ;       ;       ; 6.723 ;
; SRAM_DQ[9]  ; HEX5[4]     ; 6.116 ;       ;       ; 6.713 ;
; SRAM_DQ[9]  ; HEX5[5]     ; 6.099 ;       ;       ; 6.694 ;
; SRAM_DQ[9]  ; VGA_B[1]    ; 6.083 ;       ;       ; 7.081 ;
; SRAM_DQ[10] ; HEX4[0]     ; 6.387 ; 6.522 ; 7.301 ; 7.474 ;
; SRAM_DQ[10] ; HEX4[1]     ; 6.250 ;       ;       ; 7.338 ;
; SRAM_DQ[10] ; HEX4[2]     ; 7.133 ; 7.301 ; 8.061 ; 8.243 ;
; SRAM_DQ[10] ; HEX4[3]     ; 6.576 ; 6.765 ; 7.504 ; 7.682 ;
; SRAM_DQ[10] ; HEX4[4]     ; 6.566 ;       ;       ; 7.640 ;
; SRAM_DQ[10] ; HEX4[5]     ; 6.011 ; 6.146 ; 6.946 ; 7.079 ;
; SRAM_DQ[10] ; HEX4[6]     ; 6.337 ; 6.191 ; 7.258 ; 7.128 ;
; SRAM_DQ[10] ; HEX5[0]     ; 6.224 ;       ;       ; 6.847 ;
; SRAM_DQ[10] ; HEX5[3]     ; 6.232 ;       ;       ; 6.860 ;
; SRAM_DQ[10] ; HEX5[4]     ; 6.222 ;       ;       ; 6.850 ;
; SRAM_DQ[10] ; HEX5[5]     ; 6.205 ;       ;       ; 6.831 ;
; SRAM_DQ[10] ; VGA_B[2]    ; 5.339 ;       ;       ; 6.280 ;
; SRAM_DQ[11] ; HEX4[0]     ; 6.222 ; 6.372 ; 7.120 ; 7.259 ;
; SRAM_DQ[11] ; HEX4[1]     ; 6.100 ; 6.278 ; 7.028 ; 7.173 ;
; SRAM_DQ[11] ; HEX4[2]     ; 6.983 ; 7.153 ; 7.882 ; 8.068 ;
; SRAM_DQ[11] ; HEX4[3]     ; 6.427 ; 6.617 ; 7.326 ; 7.505 ;
; SRAM_DQ[11] ; HEX4[4]     ; 6.417 ; 6.579 ; 7.350 ; 7.463 ;
; SRAM_DQ[11] ; HEX4[5]     ; 5.861 ; 5.998 ; 6.766 ; 6.904 ;
; SRAM_DQ[11] ; HEX4[6]     ; 6.189 ; 6.041 ; 7.078 ; 6.946 ;
; SRAM_DQ[11] ; HEX5[0]     ; 6.309 ;       ;       ; 6.946 ;
; SRAM_DQ[11] ; HEX5[3]     ; 6.317 ;       ;       ; 6.959 ;
; SRAM_DQ[11] ; HEX5[4]     ; 6.307 ;       ;       ; 6.949 ;
; SRAM_DQ[11] ; HEX5[5]     ; 6.290 ;       ;       ; 6.930 ;
; SRAM_DQ[11] ; VGA_B[3]    ; 5.896 ;       ;       ; 6.938 ;
; SRAM_DQ[12] ; HEX6[0]     ; 6.523 ; 6.610 ; 7.526 ; 7.633 ;
; SRAM_DQ[12] ; HEX6[1]     ; 5.881 ; 5.887 ; 6.883 ; 6.908 ;
; SRAM_DQ[12] ; HEX6[2]     ;       ; 5.900 ; 6.887 ;       ;
; SRAM_DQ[12] ; HEX6[3]     ; 6.267 ; 6.336 ; 7.270 ; 7.359 ;
; SRAM_DQ[12] ; HEX6[4]     ; 5.854 ;       ;       ; 6.882 ;
; SRAM_DQ[12] ; HEX6[5]     ; 7.397 ;       ;       ; 8.187 ;
; SRAM_DQ[12] ; HEX6[6]     ; 5.946 ;       ;       ; 6.936 ;
; SRAM_DQ[12] ; VGA_B[4]    ; 5.709 ;       ;       ; 6.729 ;
; SRAM_DQ[13] ; HEX6[0]     ; 5.748 ; 5.840 ; 6.672 ; 6.757 ;
; SRAM_DQ[13] ; HEX6[1]     ; 5.105 ; 5.115 ; 6.029 ; 6.032 ;
; SRAM_DQ[13] ; HEX6[2]     ; 5.108 ; 5.129 ; 6.032 ; 6.046 ;
; SRAM_DQ[13] ; HEX6[3]     ; 5.488 ; 5.562 ; 6.411 ; 6.478 ;
; SRAM_DQ[13] ; HEX6[4]     ; 5.079 ; 5.089 ; 6.003 ; 6.006 ;
; SRAM_DQ[13] ; HEX6[5]     ; 6.620 ; 6.393 ; 7.544 ; 7.310 ;
; SRAM_DQ[13] ; HEX6[6]     ; 5.172 ; 5.156 ; 6.088 ; 6.079 ;
; SRAM_DQ[13] ; HEX7[0]     ; 5.098 ;       ;       ; 5.962 ;
; SRAM_DQ[13] ; HEX7[3]     ; 5.099 ;       ;       ; 5.958 ;
; SRAM_DQ[13] ; HEX7[4]     ; 5.372 ;       ;       ; 6.204 ;
; SRAM_DQ[13] ; HEX7[5]     ; 5.306 ;       ;       ; 6.141 ;
; SRAM_DQ[13] ; VGA_B[5]    ; 6.109 ;       ;       ; 7.204 ;
; SRAM_DQ[14] ; HEX6[0]     ; 5.800 ; 5.913 ; 6.757 ; 6.835 ;
; SRAM_DQ[14] ; HEX6[1]     ; 5.158 ;       ;       ; 6.093 ;
; SRAM_DQ[14] ; HEX6[2]     ; 5.189 ; 5.189 ; 6.094 ; 6.153 ;
; SRAM_DQ[14] ; HEX6[3]     ; 5.536 ; 5.631 ; 6.492 ; 6.533 ;
; SRAM_DQ[14] ; HEX6[4]     ; 5.131 ;       ;       ; 6.084 ;
; SRAM_DQ[14] ; HEX6[5]     ; 6.692 ; 6.452 ; 7.605 ; 7.404 ;
; SRAM_DQ[14] ; HEX6[6]     ; 5.229 ; 5.205 ; 6.162 ; 6.140 ;
; SRAM_DQ[14] ; HEX7[0]     ; 5.105 ;       ;       ; 5.976 ;
; SRAM_DQ[14] ; HEX7[3]     ; 5.106 ;       ;       ; 5.972 ;
; SRAM_DQ[14] ; HEX7[4]     ; 5.379 ;       ;       ; 6.218 ;
; SRAM_DQ[14] ; HEX7[5]     ; 5.313 ;       ;       ; 6.155 ;
; SRAM_DQ[14] ; VGA_B[6]    ; 5.551 ;       ;       ; 6.552 ;
; SRAM_DQ[15] ; HEX6[0]     ; 5.841 ; 5.959 ; 6.807 ; 6.866 ;
; SRAM_DQ[15] ; HEX6[1]     ; 5.199 ; 5.225 ; 6.158 ; 6.156 ;
; SRAM_DQ[15] ; HEX6[2]     ; 5.230 ; 5.230 ; 6.145 ; 6.199 ;
; SRAM_DQ[15] ; HEX6[3]     ; 5.582 ; 5.678 ; 6.540 ; 6.587 ;
; SRAM_DQ[15] ; HEX6[4]     ; 5.171 ; 5.228 ; 6.157 ; 6.130 ;
; SRAM_DQ[15] ; HEX6[5]     ; 6.734 ; 6.493 ; 7.656 ; 7.453 ;
; SRAM_DQ[15] ; HEX6[6]     ; 5.271 ; 5.250 ; 6.211 ; 6.191 ;
; SRAM_DQ[15] ; HEX7[0]     ; 5.333 ;       ;       ; 6.238 ;
; SRAM_DQ[15] ; HEX7[3]     ; 5.334 ;       ;       ; 6.234 ;
; SRAM_DQ[15] ; HEX7[4]     ; 5.607 ;       ;       ; 6.480 ;
; SRAM_DQ[15] ; HEX7[5]     ; 5.541 ;       ;       ; 6.417 ;
; SRAM_DQ[15] ; VGA_B[7]    ; 6.759 ;       ;       ; 7.886 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P1     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P2     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT0       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[0]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[1]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[2]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[3]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[4]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[5]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[6]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[7]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[8]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[9]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[10]    ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[11]    ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[12]    ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[13]    ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[14]    ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[15]    ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[16]    ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P1(n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P2(n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[0](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[1](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[2](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[3](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[4](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[5](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[6](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[7](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[8](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[9](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[10](n) ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[11](n) ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[12](n) ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[13](n) ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[14](n) ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[15](n) ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[16](n) ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_CLKIN_P1           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P2           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN0             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_RX_D_P[0]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[1]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[2]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[3]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[4]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[5]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[6]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[7]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[8]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[9]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[10]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[11]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[12]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[13]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[14]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[15]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[16]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_D[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_CLKIN_P1(n)        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P2(n)        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[0](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[1](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[2](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[3](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[4](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[5](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[6](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[7](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[8](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[9](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[10](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[11](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[12](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[13](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[14](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[15](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[16](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSMC_CLKOUT_P1     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_CLK2           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT2           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSMC_D[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P1(n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2(n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HSMC_CLKOUT_P1     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_CLK2           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT2           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HSMC_D[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; HSMC_CLKOUT_P1(n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2(n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSMC_CLKOUT_P1     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]    ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_CLK2           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT2           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSMC_D[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; EX_IO[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_P1(n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2(n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16](n) ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 66776004 ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 240      ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 949      ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 1719     ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 66776004 ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 240      ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 949      ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[1] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 1719     ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 3151     ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 57       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 3151     ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[1] ; 57       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 2     ; 2     ;
; Unconstrained Input Ports       ; 17    ; 17    ;
; Unconstrained Input Port Paths  ; 23077 ; 23077 ;
; Unconstrained Output Ports      ; 105   ; 105   ;
; Unconstrained Output Port Paths ; 874   ; 874   ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sat Jan 02 21:16:51 2021
Info: Command: quartus_sta DE2_115 -c DE2_115
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'test2/test2/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'src/DE2_115/DE2_115.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {my_qsys|altpll_0|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {my_qsys|altpll_0|sd1|pll7|clk[0]} {my_qsys|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {my_qsys|altpll_0|sd1|pll7|inclk[0]} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name {my_qsys|altpll_0|sd1|pll7|clk[1]} {my_qsys|altpll_0|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[19]~19|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[19]~78|datad"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[19]~78|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[19]~19|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[18]~18|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[18]~74|dataa"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[18]~74|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[18]~18|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[17]~17|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[17]~70|dataa"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[17]~70|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[17]~17|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[16]~16|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[16]~66|dataa"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[16]~66|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[16]~16|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[15]~15|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[15]~62|datad"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[15]~62|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[15]~15|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[14]~14|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[14]~58|datab"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[14]~58|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[14]~14|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[13]~13|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[13]~54|datab"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[13]~54|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[13]~13|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[12]~12|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[12]~50|datac"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[12]~50|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[12]~12|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[11]~11|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[11]~46|dataa"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[11]~46|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[11]~11|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[10]~10|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[10]~42|datad"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[10]~42|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[10]~10|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[9]~9|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[9]~38|datad"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[9]~38|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[9]~9|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[8]~8|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[8]~34|datad"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[8]~34|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[8]~8|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[7]~7|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[7]~30|datab"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[7]~30|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[7]~7|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[6]~6|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[6]~26|dataa"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[6]~26|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[6]~6|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[5]~5|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[5]~22|datad"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[5]~22|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[5]~5|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[4]~4|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[4]~18|dataa"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[4]~18|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[4]~4|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[3]~3|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[3]~14|datac"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[3]~14|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[3]~3|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[2]~2|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[2]~10|dataa"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[2]~10|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[2]~2|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[1]~1|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[1]~6|datab"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[1]~6|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[1]~1|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[0]~2|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[0]~0|datac"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr_nxt[0]~0|combout"
    Warning (332126): Node "my_qsys|version1_0|B0|lock_addr[0]~2|dataa"
Warning (332060): Node: rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_hs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|V_Cont[10] is being clocked by rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_hs
Warning (332060): Node: rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[1]~5 is being clocked by rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.148               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     8.322               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.402               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case recovery slack is 9.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.200               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    35.500               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 3.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.335               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     3.444               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 6.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.373               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.705               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    78.790               0.000 AUD_BCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 77.586 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_hs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|V_Cont[10] is being clocked by rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_hs
Warning (332060): Node: rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[1]~5 is being clocked by rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.759               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     8.753               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.271               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.354               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case recovery slack is 9.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.604               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    35.932               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 2.975
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.975               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     3.072               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 6.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.375               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.709               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    78.790               0.000 AUD_BCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 77.814 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_hs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|V_Cont[10] is being clocked by rsa_qsys:my_qsys|Top:version1_0|VGA:VGA0|vga_hs
Warning (332060): Node: rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rsa_qsys:my_qsys|Top:version1_0|Blur:B0|lock_addr[1]~5 is being clocked by rsa_qsys:my_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.860               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    10.680               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.101               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.181               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case recovery slack is 11.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.102               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    37.575               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.708
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.708               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     1.774               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 6.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.446               0.000 my_qsys|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.779               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    79.000               0.000 AUD_BCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 78.836 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 5038 megabytes
    Info: Processing ended: Sat Jan 02 21:17:06 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:16


