#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01118EE8 .scope module, "pipeline" "pipeline" 2 15;
 .timescale -9 -12;
v011586E0_0 .net "Mem_address", 31 0, v01154B50_0; 1 drivers
v011584D0_0 .net "PCplus4Out", 31 0, v01158B00_0; 1 drivers
v01158738_0 .net "Read_Data", 31 0, v01154F70_0; 1 drivers
v01158420_0 .net "Write_data", 31 0, v01154BA8_0; 1 drivers
v01158528_0 .net "alu_op", 1 0, v01158D68_0; 1 drivers
v01158898_0 .net "alu_op_out_id_ex", 1 0, v011570C8_0; 1 drivers
v01158BB0_0 .net "alu_res_out_wb", 31 0, v0111A868_0; 1 drivers
v011581B8_0 .net "alu_src", 0 0, v01158F20_0; 1 drivers
v01158C08_0 .net "alu_src_out_id_ex", 0 0, v01156C50_0; 1 drivers
v01158210_0 .net "branch", 0 0, v011590D8_0; 1 drivers
v011583C8_0 .net "branch_address", 31 0, v011555F8_0; 1 drivers
v01158580_0 .net "branch_out_id_ex", 0 0, v01157018_0; 1 drivers
v011585D8_0 .var "clk", 0 0;
v01158630_0 .net "currpc_out", 31 0, v011582C0_0; 1 drivers
v01158948_0 .net "imm_field_wo_sgn_ext", 15 0, v01157BA8_0; 1 drivers
v011588F0_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0115B910; 1 drivers
v01157F18_0 .net "inp_instn", 31 0, v01158160_0; 1 drivers
v0115A438_0 .net "inst_imm_field", 15 0, L_0115B6A8; 1 drivers
v0115A490_0 .net "inst_read_reg_addr1", 4 0, L_0115AD28; 1 drivers
v0115AAC0_0 .net "inst_read_reg_addr2", 4 0, L_0115AE30; 1 drivers
v0115AA10_0 .net "mem_read", 0 0, v01158C60_0; 1 drivers
v0115A178_0 .net "mem_read_out_ex_dm", 0 0, v01154AA0_0; 1 drivers
v0115A330_0 .net "mem_read_out_id_ex", 0 0, v01156A98_0; 1 drivers
v0115A388_0 .net "mem_to_reg", 0 0, v01158E70_0; 1 drivers
v0115A1D0_0 .net "mem_to_reg_out_dm_wb", 0 0, v0111AB80_0; 1 drivers
v0115A5F0_0 .net "mem_to_reg_out_ex_dm", 0 0, v01155180_0; 1 drivers
v0115ABC8_0 .net "mem_to_reg_out_id_ex", 0 0, v011561A8_0; 1 drivers
v0115A7A8_0 .net "mem_write", 0 0, v01158EC8_0; 1 drivers
v0115A3E0_0 .net "mem_write_out_ex_dm", 0 0, v01154EC0_0; 1 drivers
v0115A800_0 .net "mem_write_out_id_ex", 0 0, v01156468_0; 1 drivers
v0115A280_0 .net "nextpc", 31 0, v011589F8_0; 1 drivers
v0115A2D8_0 .net "nextpc_out", 31 0, v01156678_0; 1 drivers
v0115A648_0 .net "opcode", 5 0, L_0115ACD0; 1 drivers
v0115A228_0 .net "out_instn", 31 0, v01158268_0; 1 drivers
v0115A858_0 .net "pc_to_branch", 31 0, v01158840_0; 1 drivers
v0115A6A0_0 .net "pcout", 31 0, v01155548_0; 1 drivers
v0115A4E8_0 .net "rd", 4 0, L_0115B7B0; 1 drivers
v0115A8B0_0 .net "rd_in_id_ex", 4 0, C4<zzzzz>; 0 drivers
v0115AC20_0 .net "rd_out_dm_wb", 4 0, C4<zzzzz>; 0 drivers
RS_011259FC .resolv tri, v01155230_0, v01155128_0, C4<zzzzz>, C4<zzzzz>;
v0115A540_0 .net8 "rd_out_ex_dm", 4 0, RS_011259FC; 2 drivers
v0115A908_0 .net "rd_out_id", 4 0, v011580D0_0; 1 drivers
v0115A960_0 .net "rd_out_id_ex", 4 0, v01156570_0; 1 drivers
v0115A598_0 .net "rd_out_wb", 4 0, v0111A708_0; 1 drivers
v0115AA68_0 .net "read_data_out_wb", 31 0, v01154C00_0; 1 drivers
v0115A6F8_0 .net "reg_dst", 0 0, v01159028_0; 1 drivers
v0115A750_0 .net "reg_file_out_data1", 31 0, v01156990_0; 1 drivers
v0115A9B8_0 .net "reg_file_out_data2", 31 0, v01156518_0; 1 drivers
v0115AB18_0 .net "reg_file_rd_data1", 31 0, v01157158_0; 1 drivers
v0115AB70_0 .net "reg_file_rd_data2", 31 0, v01157578_0; 1 drivers
v0115AF90_0 .net "reg_wr_data", 31 0, v0111A6B0_0; 1 drivers
v0115AC78_0 .net "reg_write", 0 0, v01158CB8_0; 1 drivers
v0115AE88_0 .net "reg_write_out_dm_wb", 0 0, v011552E0_0; 1 drivers
v0115AF38_0 .net "reg_write_out_ex_dm", 0 0, v01155020_0; 1 drivers
v0115ADD8_0 .net "reg_write_out_id_ex", 0 0, v01156830_0; 1 drivers
v0115AEE0_0 .net "reg_write_out_wb", 0 0, v0111A5A8_0; 1 drivers
v0115B0F0_0 .var "reset", 0 0;
v0115AFE8_0 .net "resultOut", 31 0, v01155700_0; 1 drivers
v0115AD80_0 .net "sgn_ext_imm", 31 0, L_0115B4F0; 1 drivers
v0115B040_0 .net "sgn_ext_imm_out", 31 0, v011565C8_0; 1 drivers
v0115B098_0 .net "zero", 0 0, v01156F68_0; 1 drivers
E_0111C460 .event edge, v0111A9C8_0;
L_0115ACD0 .part v01158160_0, 26, 6;
L_0115AD28 .part v01158160_0, 21, 5;
L_0115AE30 .part v01158160_0, 16, 5;
L_0115B7B0 .part v01158160_0, 11, 5;
L_0115B6A8 .part v01158160_0, 0, 16;
S_011195D0 .scope module, "IM" "Instruction_Memory" 2 39, 3 1, S_01118EE8;
 .timescale -9 -12;
v011589A0 .array "Imemory", 1023 0, 31 0;
v01158370_0 .net "clk", 0 0, v011585D8_0; 1 drivers
v01158160_0 .var "inp_instn", 31 0;
v011589F8_0 .var "nextpc", 31 0;
v01158AA8_0 .alias "pc", 31 0, v0115A280_0;
v01158840_0 .var "pc_to_branch", 31 0;
v01158790_0 .net "reset", 0 0, v0115B0F0_0; 1 drivers
E_0111DE00 .event edge, v01156BF8_0;
S_01119DC8 .scope module, "IF" "IF_ID_reg" 2 48, 4 1, S_01118EE8;
 .timescale -9 -12;
v01158B00_0 .var "PCplus4Out", 31 0;
v01158318_0 .alias "clk", 0 0, v01158370_0;
v01158478_0 .alias "currpc", 31 0, v0115A858_0;
v011582C0_0 .var "currpc_out", 31 0;
v01158688_0 .var "flag_if_id", 0 0;
v01158A50_0 .alias "inp_instn", 31 0, v01157F18_0;
v011587E8_0 .alias "nextpc", 31 0, v0115A280_0;
v01158268_0 .var "out_instn", 31 0;
v01158B58_0 .alias "reset", 0 0, v01158790_0;
S_01119D40 .scope module, "cu" "ControlUnit" 2 65, 5 1, S_01118EE8;
 .timescale -9 -12;
P_010AA02C .param/l "ADDI" 5 12, C4<000100>;
P_010AA040 .param/l "BEQ" 5 11, C4<000011>;
P_010AA054 .param/l "LW" 5 9, C4<000001>;
P_010AA068 .param/l "RType" 5 8, C4<000000>;
P_010AA07C .param/l "SW" 5 10, C4<000010>;
v01158D68_0 .var "alu_op", 1 0;
v01158F20_0 .var "alu_src", 0 0;
v011590D8_0 .var "branch", 0 0;
v01158C60_0 .var "mem_read", 0 0;
v01158E70_0 .var "mem_to_reg", 0 0;
v01158EC8_0 .var "mem_write", 0 0;
v01158FD0_0 .alias "opcode", 5 0, v0115A648_0;
v01159028_0 .var "reg_dst", 0 0;
v01158CB8_0 .var "reg_write", 0 0;
v01158DC0_0 .alias "reset", 0 0, v01158790_0;
E_0111DBE0 .event edge, v01158FD0_0;
S_01118D50 .scope module, "tb" "instruction_decoder" 2 88, 6 8, S_01118EE8;
 .timescale -9 -12;
v01157940_0 .net *"_s2", 29 0, L_0115BB78; 1 drivers
v01157730_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v01157998_0 .alias "clk", 0 0, v01158370_0;
v01157A48_0 .var "flag_reg_wr_addr", 4 0;
v01157B50_0 .var "flag_reg_wr_addr_wb", 4 0;
v01157BA8_0 .var "imm_field_wo_sgn_ext", 15 0;
v01157DB8_0 .alias "imm_sgn_ext_lft_shft", 31 0, v011588F0_0;
v01157E10_0 .alias "inst_imm_field", 15 0, v0115A438_0;
v01157F70_0 .alias "inst_read_reg_addr1", 4 0, v0115A490_0;
v01157C58_0 .alias "inst_read_reg_addr2", 4 0, v0115AAC0_0;
v01157E68_0 .alias "rd", 4 0, v0115A4E8_0;
v011580D0_0 .var "rd_out_id", 4 0;
v01157D60_0 .alias "reg_dst", 0 0, v0115A6F8_0;
v01158020_0 .alias "reg_file_rd_data1", 31 0, v0115AB18_0;
v01157FC8_0 .alias "reg_file_rd_data2", 31 0, v0115AB70_0;
v01157EC0_0 .net "reg_wr_addr", 4 0, L_0115B180; 1 drivers
v01158078_0 .alias "reg_wr_addr_wb", 4 0, v0115A598_0;
v01157CB0_0 .alias "reg_wr_data", 31 0, v0115AF90_0;
v01157D08_0 .alias "reg_write", 0 0, v0115AEE0_0;
v01158F78_0 .alias "reg_write_cu", 0 0, v0115AC78_0;
v01158E18 .array "registers_flag", 31 0, 0 0;
v01159080_0 .alias "reset", 0 0, v01158790_0;
v01158D10_0 .alias "sgn_ext_imm", 31 0, v0115AD80_0;
E_0111D960/0 .event edge, v011576D8_0;
E_0111D960/1 .event negedge, v0111A9C8_0;
E_0111D960 .event/or E_0111D960/0, E_0111D960/1;
E_0111DAE0 .event edge, v01156CA8_0;
L_0115BB78 .part L_0115B4F0, 0, 30;
L_0115B910 .concat [ 2 30 0 0], C4<00>, L_0115BB78;
S_01119A10 .scope module, "reg_wr_mux" "Mux2_1_5" 6 81, 7 1, S_01118D50;
 .timescale -9 -12;
L_01159B30 .functor XNOR 1, v01159028_0, C4<0>, C4<0>, C4<0>;
L_01159BD8 .functor XNOR 1, v01159028_0, C4<1>, C4<0>, C4<0>;
v011571B0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v01157418_0 .net *"_s10", 4 0, L_0115BA18; 1 drivers
v01157470_0 .net *"_s2", 0 0, L_01159B30; 1 drivers
v01157260_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v011574C8_0 .net *"_s6", 0 0, L_01159BD8; 1 drivers
v01157788_0 .net *"_s8", 4 0, C4<xxxxx>; 1 drivers
v01157890_0 .alias "cs", 0 0, v0115A6F8_0;
v011575D0_0 .alias "inp1", 4 0, v0115AAC0_0;
v011578E8_0 .alias "inp2", 4 0, v0115A4E8_0;
v011576D8_0 .alias "out", 4 0, v01157EC0_0;
L_0115BA18 .functor MUXZ 5, C4<xxxxx>, L_0115B7B0, L_01159BD8, C4<>;
L_0115B180 .functor MUXZ 5, L_0115BA18, L_0115AE30, L_01159B30, C4<>;
S_0111A208 .scope module, "registerFile" "RegisterFile" 6 85, 8 1, S_01118D50;
 .timescale -9 -12;
v01157680_0 .alias "clk", 0 0, v01158370_0;
v01157C00_0 .alias "inst_read_reg_addr1", 4 0, v0115A490_0;
v01157208_0 .alias "inst_read_reg_addr2", 4 0, v0115AAC0_0;
v01157158_0 .var "reg_file_rd_data1", 31 0;
v01157578_0 .var "reg_file_rd_data2", 31 0;
v011573C0_0 .alias "reg_wr", 0 0, v0115AEE0_0;
v01157368_0 .alias "reg_wr_addr", 4 0, v0115A598_0;
v01157838_0 .alias "reg_wr_data", 31 0, v0115AF90_0;
v01157310 .array "registers", 31 0, 31 0;
v01157AA0 .array "registers_flag", 31 0, 0 0;
v011579F0_0 .alias "reset", 0 0, v01158790_0;
E_0111DBA0/0 .event edge, v01157208_0, v01157C00_0;
E_0111DBA0/1 .event posedge, v0111A9C8_0;
E_0111DBA0 .event/or E_0111DBA0/0, E_0111DBA0/1;
E_0111D9A0 .event edge, v0111A550_0;
S_01119108 .scope module, "signExtend" "SignExtend" 6 88, 9 1, S_01118D50;
 .timescale -9 -12;
v01156B48_0 .net *"_s1", 0 0, L_0115B338; 1 drivers
v011563B8_0 .net *"_s10", 15 0, C4<1111111111111111>; 1 drivers
v01156620_0 .net *"_s12", 31 0, L_0115B8B8; 1 drivers
v01156258_0 .net *"_s15", 0 0, L_0115B860; 1 drivers
v011562B0_0 .net *"_s16", 1 0, L_0115B700; 1 drivers
v01156360_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v01156728_0 .net *"_s2", 2 0, L_0115B1D8; 1 drivers
v011569E8_0 .net *"_s20", 1 0, C4<00>; 1 drivers
v01156780_0 .net *"_s22", 0 0, L_0115B390; 1 drivers
v01156888_0 .net *"_s24", 15 0, C4<0000000000000000>; 1 drivers
v011568E0_0 .net *"_s26", 31 0, L_0115B5F8; 1 drivers
v01156938_0 .net *"_s28", 31 0, C4<0000000000000000xxxxxxxxxxxxxxxx>; 1 drivers
v01156A40_0 .net *"_s30", 31 0, L_0115BC28; 1 drivers
v01157AF8_0 .net *"_s5", 1 0, C4<00>; 1 drivers
v011572B8_0 .net *"_s6", 2 0, C4<001>; 1 drivers
v011577E0_0 .net *"_s8", 0 0, L_0115B288; 1 drivers
v01157520_0 .alias "inp", 15 0, v0115A438_0;
v01157628_0 .alias "out", 31 0, v0115AD80_0;
L_0115B338 .part L_0115B6A8, 15, 1;
L_0115B1D8 .concat [ 1 2 0 0], L_0115B338, C4<00>;
L_0115B288 .cmp/eq 3, L_0115B1D8, C4<001>;
L_0115B8B8 .concat [ 16 16 0 0], L_0115B6A8, C4<1111111111111111>;
L_0115B860 .part L_0115B6A8, 15, 1;
L_0115B700 .concat [ 1 1 0 0], L_0115B860, C4<0>;
L_0115B390 .cmp/eq 2, L_0115B700, C4<00>;
L_0115B5F8 .concat [ 16 16 0 0], L_0115B6A8, C4<0000000000000000>;
L_0115BC28 .functor MUXZ 32, C4<0000000000000000xxxxxxxxxxxxxxxx>, L_0115B5F8, L_0115B390, C4<>;
L_0115B4F0 .functor MUXZ 32, L_0115BC28, L_0115B8B8, L_0115B288, C4<>;
S_01118C40 .scope module, "ID_EX" "ID_EX_reg" 2 109, 10 1, S_01118EE8;
 .timescale -9 -12;
v01156DB0_0 .alias "alu_op", 1 0, v01158528_0;
v011570C8_0 .var "alu_op_out_id_ex", 1 0;
v01156E08_0 .alias "alu_src", 0 0, v011581B8_0;
v01156C50_0 .var "alu_src_out_id_ex", 0 0;
v01156FC0_0 .alias "branch", 0 0, v01158210_0;
v01157018_0 .var "branch_out_id_ex", 0 0;
v01156D58_0 .alias "clk", 0 0, v01158370_0;
v01157070_0 .var "flag_id_ex", 0 0;
v01156CA8_0 .alias "inst_imm_field", 15 0, v0115A438_0;
v01156150_0 .alias "mem_read", 0 0, v0115AA10_0;
v01156A98_0 .var "mem_read_out_id_ex", 0 0;
v01156410_0 .alias "mem_to_reg", 0 0, v0115A388_0;
v011561A8_0 .var "mem_to_reg_out_id_ex", 0 0;
v011564C0_0 .alias "mem_write", 0 0, v0115A7A8_0;
v01156468_0 .var "mem_write_out_id_ex", 0 0;
v01156BF8_0 .alias "nextpc", 31 0, v0115A280_0;
v01156678_0 .var "nextpc_out", 31 0;
v011567D8_0 .alias "rd_in_id_ex", 4 0, v0115A8B0_0;
v01156570_0 .var "rd_out_id_ex", 4 0;
v01156990_0 .var "reg_file_out_data1", 31 0;
v01156518_0 .var "reg_file_out_data2", 31 0;
v01156BA0_0 .alias "reg_file_rd_data1", 31 0, v0115AB18_0;
v01156200_0 .alias "reg_file_rd_data2", 31 0, v0115AB70_0;
v011566D0_0 .alias "reg_write", 0 0, v0115AC78_0;
v01156830_0 .var "reg_write_out_id_ex", 0 0;
v01156AF0_0 .alias "reset", 0 0, v01158790_0;
v01156308_0 .alias "sgn_ext_imm", 31 0, v0115AD80_0;
v011565C8_0 .var "sgn_ext_imm_out", 31 0;
S_01118B30 .scope module, "Ex" "EX" 2 141, 11 1, S_01118EE8;
 .timescale -9 -12;
P_01112EFC .param/l "ADD" 11 45, C4<000000>;
P_01112F10 .param/l "ADDI" 11 42, C4<00>;
P_01112F24 .param/l "BEQ" 11 43, C4<01>;
P_01112F38 .param/l "LW" 11 40, C4<00>;
P_01112F4C .param/l "MUL" 11 47, C4<000010>;
P_01112F60 .param/l "RType" 11 44, C4<10>;
P_01112F74 .param/l "SUB" 11 46, C4<000001>;
P_01112F88 .param/l "SW" 11 41, C4<00>;
L_0115C230 .functor BUFZ 32, v01156990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v011549F0_0 .var "ALUControl", 3 0;
v01155498_0 .alias "ALUOp", 1 0, v01158898_0;
v01155808_0 .alias "ALUSrc", 0 0, v01158C08_0;
v011555F8_0 .var "address", 31 0;
v011557B0_0 .alias "branch", 0 0, v01158580_0;
v01155758_0 .alias "clk", 0 0, v01158370_0;
v011555A0_0 .net "data1", 31 0, L_0115C230; 1 drivers
v01155860_0 .var "data2", 31 0;
v011558B8_0 .net "funct", 5 0, L_0115B808; 1 drivers
v01155440_0 .var "offset", 31 0;
v011554F0_0 .alias "pc", 31 0, v0115A2D8_0;
v01155548_0 .var "pcout", 31 0;
v01155650_0 .alias "reset", 0 0, v01158790_0;
v011556A8_0 .var "result", 31 0;
v01155700_0 .var "resultOut", 31 0;
v01156E60_0 .alias "rs", 31 0, v0115A750_0;
v01156F10_0 .alias "rt", 31 0, v0115A9B8_0;
v01156EB8_0 .alias "sign_ext", 31 0, v0115B040_0;
v01156F68_0 .var "zero", 0 0;
E_0111DC80 .event edge, v01156F68_0, v011557B0_0;
E_0111D9E0 .event edge, v01155860_0, v011555A0_0, v011549F0_0;
E_0111D8A0/0 .event edge, v011554F0_0, v01155498_0, v01156EB8_0, v01155440_0;
E_0111D8A0/1 .event edge, v011558B8_0;
E_0111D8A0 .event/or E_0111D8A0/0, E_0111D8A0/1;
E_0111DA00 .event edge, v01156EB8_0, v01154940_0, v01155808_0;
L_0115B808 .part v011565C8_0, 0, 6;
S_01118AA8 .scope module, "EX_DM" "EX_DM_register" 2 158, 12 1, S_01118EE8;
 .timescale -9 -12;
v01154AF8_0 .alias "ALU_result", 31 0, v0115AFE8_0;
v01154B50_0 .var "Mem_address", 31 0;
v01154940_0 .alias "Write_data_in", 31 0, v0115A9B8_0;
v01154BA8_0 .var "Write_data_out", 31 0;
v01154FC8_0 .alias "clk", 0 0, v01158370_0;
v01154D08_0 .var "flag_ex_dm", 0 0;
v01155338_0 .alias "mem_read_in", 0 0, v0115A330_0;
v01154AA0_0 .var "mem_read_out_ex_dm", 0 0;
v01154A48_0 .alias "mem_to_reg_in", 0 0, v0115ABC8_0;
v01155180_0 .var "mem_to_reg_out_ex_dm", 0 0;
v01154E68_0 .alias "mem_write_in", 0 0, v0115A800_0;
v01154EC0_0 .var "mem_write_out_ex_dm", 0 0;
v01154998_0 .alias "rd_in_ex_dm", 4 0, v0115A960_0;
v01155128_0 .var "rd_out_ex_dm", 4 0;
v01155390_0 .alias "reg_write_in", 0 0, v0115ADD8_0;
v01155020_0 .var "reg_write_out_ex_dm", 0 0;
v01155078_0 .alias "reset", 0 0, v01158790_0;
S_01118F70 .scope module, "DM" "DataMemory" 2 177, 13 1, S_01118EE8;
 .timescale -9 -12;
v01154C58_0 .alias "Mem_address", 31 0, v011586E0_0;
v011553E8_0 .alias "Mem_read", 0 0, v0115A178_0;
v01154F18_0 .alias "Mem_write", 0 0, v0115A3E0_0;
v01154F70_0 .var "Read_Data", 31 0;
v011550D0_0 .alias "Write_data", 31 0, v01158420_0;
v01154D60_0 .alias "clk", 0 0, v01158370_0;
v01155288 .array "memory", 9 0, 31 0;
v01154CB0_0 .alias "reset", 0 0, v01158790_0;
E_0111D440 .event negedge, v0111A9C8_0;
E_0111D580 .event edge, v011553E8_0;
E_0111D9C0 .event posedge, v0111A550_0;
S_01118A20 .scope module, "DM_WB" "MEM_WB_reg" 2 187, 14 1, S_01118EE8;
 .timescale -9 -12;
v0111A868_0 .var "alu_res_out", 31 0;
v0111A918_0 .alias "alu_result", 31 0, v011586E0_0;
v0111A970_0 .alias "clk", 0 0, v01158370_0;
v0111AA20_0 .var "flag_dm_wb", 0 0;
v0111AB28_0 .alias "mem_to_reg", 0 0, v0115A5F0_0;
v0111AB80_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0111A448_0 .alias "rd_in_dm_wb", 4 0, v0115A540_0;
v01155230_0 .var "rd_out_dm_wb", 4 0;
v01154DB8_0 .alias "read_data", 31 0, v01158738_0;
v01154C00_0 .var "read_data_out", 31 0;
v01154E10_0 .alias "reg_write", 0 0, v0115AF38_0;
v011552E0_0 .var "reg_write_out_dm_wb", 0 0;
v011551D8_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0111C960 .event posedge, v011551D8_0;
S_01118998 .scope module, "WB" "WriteBack" 2 201, 15 2, S_01118EE8;
 .timescale -9 -12;
v0111A7B8_0 .alias "alu_data_out", 31 0, v01158BB0_0;
v0111A9C8_0 .alias "clk", 0 0, v01158370_0;
v0111A760_0 .alias "dm_data_out", 31 0, v0115AA68_0;
v0111A4A0_0 .alias "mem_to_reg", 0 0, v0115A1D0_0;
v0111AA78_0 .alias "rd_in_wb", 4 0, v0115AC20_0;
v0111A708_0 .var "rd_out_wb", 4 0;
v0111A658_0 .alias "reg_write", 0 0, v0115AE88_0;
v0111A5A8_0 .var "reg_write_out_wb", 0 0;
v0111A550_0 .alias "reset", 0 0, v01158790_0;
v0111A6B0_0 .var "wb_data", 31 0;
E_0111C640 .event posedge, v0111A9C8_0;
    .scope S_011195D0;
T_0 ;
    %vpi_call 3 14 "$readmemb", "Icode.txt", v011589A0;
    %end;
    .thread T_0;
    .scope S_011195D0;
T_1 ;
    %wait E_0111D9C0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v011589A0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01158160_0, 0, 8;
    %movi 8, 4, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011589F8_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01158840_0, 0, 0;
    %delay 1000, 0;
    %vpi_call 3 23 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v01158160_0, v011589F8_0, v01158840_0;
    %jmp T_1;
    .thread T_1;
    .scope S_011195D0;
T_2 ;
    %wait E_0111DE00;
    %delay 20000, 0;
    %vpi_call 3 29 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v01158160_0, v011589F8_0, v01158840_0;
    %load/v 40, v01158AA8_0, 32;
    %movi 72, 4, 32;
    %div 40, 72, 32;
    %ix/get 3, 40, 32;
    %load/av 8, v011589A0, 32;
    %set/v v01158160_0, 8, 32;
    %load/v 8, v01158AA8_0, 32;
    %set/v v01158840_0, 8, 32;
    %ix/load 0, 4, 0;
    %load/vp0 8, v01158AA8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011589F8_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_011195D0;
T_3 ;
    %wait E_0111DE00;
    %load/v 8, v011589F8_0, 32;
    %cmpi/u 8, 72, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 3 38 "$finish";
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_01119DC8;
T_4 ;
    %wait E_0111D9C0;
    %set/v v01158688_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_01119DC8;
T_5 ;
    %wait E_0111C640;
    %load/v 8, v01158A50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01158268_0, 0, 8;
    %load/v 8, v011587E8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01158B00_0, 0, 8;
    %load/v 8, v01158478_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011582C0_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_01119D40;
T_6 ;
    %wait E_0111D9C0;
    %ix/load 0, 1, 0;
    %assign/v0 v01159028_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011590D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158C60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158E70_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v01158D68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158EC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158F20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158CB8_0, 0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_01119D40;
T_7 ;
    %wait E_0111DBE0;
    %load/v 8, v01158FD0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01159028_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011590D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158C60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158E70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158EC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158F20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158CB8_0, 0, 1;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v01158D68_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01159028_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011590D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158C60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01158E70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01158EC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158F20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01158CB8_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v01158D68_0, 0, 0;
    %jmp T_7.5;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011590D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158C60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158E70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158EC8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01158F20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01158CB8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v01158D68_0, 0, 0;
    %jmp T_7.5;
T_7.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011590D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01158C60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158E70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158EC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158F20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158CB8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v01158D68_0, 0, 8;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01159028_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011590D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158C60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158E70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158EC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01158F20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01158CB8_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v01158D68_0, 0, 0;
    %jmp T_7.5;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0111A208;
T_8 ;
    %wait E_0111D9A0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_0 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_1 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_2 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_3 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_4 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_5 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_6 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_7 ;
    %movi 8, 4, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 8;
t_8 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_9 ;
    %movi 8, 5, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 8;
t_10 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_11 ;
    %movi 8, 6, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 8;
t_12 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_13 ;
    %movi 8, 7, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 8;
t_14 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_15 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_16 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_17 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_18 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_19 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_20 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_21 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_22 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_23 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_24 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_25 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_26 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_27 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_28 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_29 ;
    %movi 8, 15, 32;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 8;
t_30 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_31 ;
    %movi 8, 16, 32;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 8;
t_32 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_33 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_34 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_35 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_36 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_37 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_38 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_39 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_40 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_41 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_42 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_43 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_44 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_45 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_46 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_47 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_48 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_49 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_50 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_51 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_52 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_53 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_54 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_55 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_56 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_57 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_58 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_59 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_60 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_61 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157310, 0, 0;
t_62 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01157AA0, 0, 0;
t_63 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0111A208;
T_9 ;
    %wait E_0111DBA0;
    %ix/getv 3, v01157C00_0;
    %load/av 8, v01157310, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01157158_0, 0, 8;
    %ix/getv 3, v01157208_0;
    %load/av 8, v01157310, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01157578_0, 0, 8;
    %jmp T_9;
    .thread T_9;
    .scope S_0111A208;
T_10 ;
    %wait E_0111D440;
    %delay 8000, 0;
    %load/v 8, v011573C0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.0, 4;
    %load/v 8, v01157838_0, 32;
    %ix/getv 3, v01157368_0;
   %jmp/1 t_64, 4;
   %ix/load 1, 0, 0;
   %set/av v01157310, 8, 32;
t_64 ;
    %delay 1000, 0;
    %vpi_call 8 63 "$display", "time=%3d, ans=%b addr=%b data=%b\012", $time, &A<v01157310, v01157368_0 >, v01157368_0, v01157838_0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_01118D50;
T_11 ;
    %wait E_0111D9C0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 1;
t_65 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_66 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_67 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_68 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_69 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_70 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_71 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_72 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_73 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_74 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_75 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_76 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_77 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_78 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_79 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_80 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_81 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_82 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_83 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_84 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_85 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_86 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_87 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_88 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_89 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_90 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_91 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_92 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_93 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_94 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_95 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_96 ;
    %jmp T_11;
    .thread T_11;
    .scope S_01118D50;
T_12 ;
    %wait E_0111DAE0;
    %load/v 8, v01157E10_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v01157BA8_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_01118D50;
T_13 ;
    %wait E_0111D960;
    %load/v 8, v01157EC0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01157A48_0, 0, 8;
    %load/v 8, v01158078_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01157B50_0, 0, 8;
    %load/v 8, v01157EC0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011580D0_0, 0, 8;
    %delay 1000, 0;
    %load/v 8, v01158F78_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_13.0, 4;
    %ix/getv 3, v01157A48_0;
    %jmp/1 t_97, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 1;
t_97 ;
T_13.0 ;
    %load/v 8, v01157D08_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_13.2, 4;
    %ix/getv 3, v01158078_0;
    %jmp/1 t_98, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01158E18, 0, 0;
t_98 ;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_01118C40;
T_14 ;
    %wait E_0111D9C0;
    %set/v v01157070_0, 1, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_01118C40;
T_15 ;
    %wait E_0111C640;
    %load/v 8, v01156BF8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01156678_0, 0, 8;
    %load/v 8, v01156FC0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01157018_0, 0, 8;
    %load/v 8, v01156BA0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01156990_0, 0, 8;
    %load/v 8, v01156200_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01156518_0, 0, 8;
    %load/v 8, v01156308_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011565C8_0, 0, 8;
    %load/v 8, v011567D8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01156570_0, 0, 8;
    %load/v 8, v011566D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01156830_0, 0, 8;
    %load/v 8, v01156410_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011561A8_0, 0, 8;
    %load/v 8, v011564C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01156468_0, 0, 8;
    %load/v 8, v01156150_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01156A98_0, 0, 8;
    %load/v 8, v01156E08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01156C50_0, 0, 8;
    %load/v 8, v01156DB0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011570C8_0, 0, 8;
    %jmp T_15;
    .thread T_15;
    .scope S_01118B30;
T_16 ;
    %wait E_0111DA00;
    %delay 1000, 0;
    %load/v 8, v01155808_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/v 8, v01156F10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01155860_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v01156EB8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01155860_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_01118B30;
T_17 ;
    %wait E_0111D8A0;
    %delay 1000, 0;
    %load/v 8, v011554F0_0, 32;
    %set/v v01155548_0, 8, 32;
    %load/v 8, v01155498_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_17.0, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_17.1, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_17.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_17.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_17.4, 6;
    %jmp T_17.5;
T_17.0 ;
    %set/v v011549F0_0, 0, 4;
    %load/v 8, v01156EB8_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v01155440_0, 8, 32;
    %load/v 8, v01155440_0, 32;
    %set/v v01155860_0, 8, 32;
    %jmp T_17.5;
T_17.1 ;
    %set/v v011549F0_0, 0, 4;
    %load/v 8, v01156EB8_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v01155440_0, 8, 32;
    %load/v 8, v01155440_0, 32;
    %set/v v01155860_0, 8, 32;
    %jmp T_17.5;
T_17.2 ;
    %set/v v011549F0_0, 0, 4;
    %jmp T_17.5;
T_17.3 ;
    %movi 8, 1, 4;
    %set/v v011549F0_0, 8, 4;
    %jmp T_17.5;
T_17.4 ;
    %load/v 8, v011558B8_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_17.6, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_17.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_17.8, 6;
    %jmp T_17.9;
T_17.6 ;
    %set/v v011549F0_0, 0, 4;
    %jmp T_17.9;
T_17.7 ;
    %movi 8, 1, 4;
    %set/v v011549F0_0, 8, 4;
    %jmp T_17.9;
T_17.8 ;
    %movi 8, 2, 4;
    %set/v v011549F0_0, 8, 4;
    %jmp T_17.9;
T_17.9 ;
    %jmp T_17.5;
T_17.5 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_01118B30;
T_18 ;
    %wait E_0111D9C0;
    %ix/load 0, 1, 0;
    %assign/v0 v01156F68_0, 0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_01118B30;
T_19 ;
    %wait E_0111D9E0;
    %delay 1000, 0;
    %load/v 8, v011555A0_0, 32;
    %load/v 40, v01155860_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_19.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v01156F68_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01156F68_0, 0, 0;
T_19.1 ;
    %load/v 8, v011549F0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_19.4, 6;
    %jmp T_19.5;
T_19.2 ;
    %vpi_call 11 113 "$display", "data1=%d, data2=%d", v011555A0_0, v01155860_0;
    %load/v 8, v011555A0_0, 32;
    %load/v 40, v01155860_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011556A8_0, 0, 8;
    %jmp T_19.5;
T_19.3 ;
    %load/v 8, v011555A0_0, 32;
    %load/v 40, v01155860_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011556A8_0, 0, 8;
    %jmp T_19.5;
T_19.4 ;
    %load/v 8, v011555A0_0, 32;
    %load/v 40, v01155860_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011556A8_0, 0, 8;
    %jmp T_19.5;
T_19.5 ;
    %load/v 8, v011557B0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v01156F68_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.6, 8;
    %vpi_call 11 133 "$display", "hello";
    %load/v 8, v01156EB8_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v01155440_0, 8, 32;
T_19.6 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_01118B30;
T_20 ;
    %wait E_0111DC80;
    %load/v 8, v011557B0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v01156F68_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %vpi_call 11 148 "$display", "hello";
    %load/v 8, v01156EB8_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v01155440_0, 8, 32;
    %load/v 8, v01155440_0, 32;
    %load/v 40, v011554F0_0, 32;
    %add 8, 40, 32;
    %set/v v011555F8_0, 8, 32;
    %load/v 8, v011555F8_0, 32;
    %cassign/v v01155548_0, 8, 32;
    %cassign/link v01155548_0, v011555F8_0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_01118B30;
T_21 ;
    %wait E_0111C640;
    %load/v 40, v011556A8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01155700_0, 0, 40;
    %jmp T_21;
    .thread T_21;
    .scope S_01118AA8;
T_22 ;
    %wait E_0111D9C0;
    %set/v v01154D08_0, 1, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_01118AA8;
T_23 ;
    %wait E_0111C640;
    %load/v 40, v01154998_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01155128_0, 0, 40;
    %load/v 40, v01155338_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01154AA0_0, 0, 40;
    %load/v 40, v01154E68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01154EC0_0, 0, 40;
    %load/v 40, v01154AF8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01154B50_0, 0, 40;
    %load/v 40, v01154940_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01154BA8_0, 0, 40;
    %load/v 40, v01154A48_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01155180_0, 0, 40;
    %load/v 40, v01155390_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01155020_0, 0, 40;
    %jmp T_23;
    .thread T_23;
    .scope S_01118F70;
T_24 ;
    %wait E_0111D9C0;
    %movi 40, 4, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01155288, 0, 40;
t_99 ;
    %movi 40, 2, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01155288, 0, 40;
t_100 ;
    %movi 40, 3, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01155288, 0, 40;
t_101 ;
    %movi 40, 5, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01155288, 0, 40;
t_102 ;
    %movi 40, 7, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01155288, 0, 40;
t_103 ;
    %movi 40, 8, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01155288, 0, 40;
t_104 ;
    %movi 40, 9, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01155288, 0, 40;
t_105 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01155288, 0, 0;
t_106 ;
    %movi 40, 1, 32;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01155288, 0, 40;
t_107 ;
    %movi 40, 4, 32;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01155288, 0, 40;
t_108 ;
    %jmp T_24;
    .thread T_24;
    .scope S_01118F70;
T_25 ;
    %wait E_0111D580;
    %delay 10000, 0;
    %load/v 40, v011553E8_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_25.0, 4;
    %ix/getv 3, v01154C58_0;
    %load/av 40, v01155288, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01154F70_0, 0, 40;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_01118F70;
T_26 ;
    %wait E_0111D440;
    %delay 10000, 0;
    %load/v 40, v01154F18_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_26.0, 4;
    %load/v 40, v011550D0_0, 32;
    %ix/getv 3, v01154C58_0;
    %jmp/1 t_109, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01155288, 0, 40;
t_109 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_01118A20;
T_27 ;
    %wait E_0111C960;
    %set/v v0111AA20_0, 1, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_01118A20;
T_28 ;
    %wait E_0111C640;
    %load/v 40, v0111A448_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01155230_0, 0, 40;
    %load/v 40, v0111AB28_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0111AB80_0, 0, 40;
    %load/v 40, v01154E10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011552E0_0, 0, 40;
    %load/v 40, v01154DB8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01154C00_0, 0, 40;
    %load/v 40, v0111A918_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0111A868_0, 0, 40;
    %jmp T_28;
    .thread T_28;
    .scope S_01118998;
T_29 ;
    %wait E_0111C640;
    %load/v 40, v0111AA78_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0111A708_0, 0, 40;
    %load/v 40, v0111A658_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0111A5A8_0, 0, 40;
    %load/v 40, v0111A4A0_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_29.0, 4;
    %load/v 40, v0111A760_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0111A6B0_0, 0, 40;
    %jmp T_29.1;
T_29.0 ;
    %load/v 40, v0111A7B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0111A6B0_0, 0, 40;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_01118EE8;
T_30 ;
    %wait E_0111C460;
    %delay 10000, 0;
    %load/v 40, v011585D8_0, 1;
    %inv 40, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011585D8_0, 0, 40;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_01118EE8;
T_31 ;
    %vpi_call 2 221 "$monitor", "time=%3d, reg_wr_data=%d", $time, v0115AF90_0;
    %ix/load 0, 1, 0;
    %assign/v0 v011585D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B0F0_0, 0, 1;
    %delay 500000, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B0F0_0, 0, 0;
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "pipeline.v";
    "./IF_Unit/Instruction_Memory.v";
    "./registers/IF_ID_reg.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/Mux2_1_5.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
    "./registers/ID_EX_reg.v";
    "./execution/EX.v";
    "./registers/EX_DM_reg.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./write_back/write_back.v";
