# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../Vivado/2025.1/Vivado/data/rsb/busdef" \
"../../../../16 Bit RISC.srcs/sources_1/new/code.v" \
"../../../../16 Bit RISC.srcs/sim_1/new/decoder_unittest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
