<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 7 6.1
#Hostname: ZAAL-NB-WIN7

# Fri Mar  9 09:49:54 2018

#Implementation: usb_1p1_demo

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3058:7:3058:26|Top entity is set to usb_2_spi_top_lat_bb.
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3159:22:3159:53|Instantiated entity pll_60mhz_uniq_0 has no architecture structure as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3160:28:3160:53|Instantiated entity usb_2_spi_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3448:28:3448:55|Instantiated entity usb_fs_port_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3452:26:3452:54|Instantiated entity spi_master_uniq_0 has no architecture logic as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3613:23:3613:46|Instantiated entity usb_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3615:26:3615:64|Instantiated entity usb_serial_uniq_0 has no architecture usb_serial_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3677:22:3677:48|Instantiated entity usb_tx_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3678:22:3678:48|Instantiated entity usb_rx_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4626:27:4626:61|Instantiated entity usb_init_uniq_0 has no architecture usb_init_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4628:29:4628:67|Instantiated entity usb_packet_uniq_0 has no architecture usb_packet_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4630:31:4630:73|Instantiated entity usb_transact_uniq_0 has no architecture usb_transact_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4633:30:4633:70|Instantiated entity usb_control_uniq_0 has no architecture usb_control_arch as yet, deferring binding ...
VHDL syntax check successful!
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)


Process completed successfully.
# Fri Mar  9 09:49:54 2018

###########################################################]
Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v" (library work)


@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)


@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\ertl\JTAG_SOFT.v" (library work)










@I::"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_trig_gen.v" (library work)
@I::"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_gen.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)


Process completed successfully.
# Fri Mar  9 09:49:54 2018

###########################################################]
@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3058:7:3058:26|Top entity is set to usb_2_spi_top_lat_bb.
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd changed - recompiling
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3159:22:3159:53|Instantiated entity pll_60mhz_uniq_0 has no architecture structure as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3160:28:3160:53|Instantiated entity usb_2_spi_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3448:28:3448:55|Instantiated entity usb_fs_port_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3452:26:3452:54|Instantiated entity spi_master_uniq_0 has no architecture logic as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3613:23:3613:46|Instantiated entity usb_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3615:26:3615:64|Instantiated entity usb_serial_uniq_0 has no architecture usb_serial_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3677:22:3677:48|Instantiated entity usb_tx_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3678:22:3678:48|Instantiated entity usb_rx_phy_uniq_0 has no architecture rtl as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4626:27:4626:61|Instantiated entity usb_init_uniq_0 has no architecture usb_init_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4628:29:4628:67|Instantiated entity usb_packet_uniq_0 has no architecture usb_packet_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4630:31:4630:73|Instantiated entity usb_transact_uniq_0 has no architecture usb_transact_arch as yet, deferring binding ...
@N: CD736 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4633:30:4633:70|Instantiated entity usb_control_uniq_0 has no architecture usb_control_arch as yet, deferring binding ...
VHDL syntax check successful!
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd changed - recompiling
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3050:7:3050:26|Synthesizing work.usb_2_spi_top_lat_bb.rtl.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4:7:4:20|Synthesizing work.reveal_coretop.one.
@W: CD638 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":19:11:19:21|Signal trigger_out is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.reveal_coretop.one
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3075:7:3075:22|Synthesizing work.usb_2_spi_uniq_0.rtl.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3339:7:3339:23|Synthesizing work.spi_master_uniq_0.logic.
@N: CD233 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5913:17:5913:18|Using sequential encoding for type machine.
Post processing for work.spi_master_uniq_0.logic
@W: CL271 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Pruning unused bits 31 to 1 of slave_6(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal rx_buffer[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal clk_toggles[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal tx_buffer[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal continue. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal sclk_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal last_bit_rx[4:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal count[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal slave[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal clk_ratio[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Feedback mux created for signal assert_data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3307:7:3307:24|Synthesizing work.usb_fs_port_uniq_0.rtl.
@W: CD638 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3566:11:3566:24|Signal phy_termselect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3569:11:3569:24|Signal phy_xcvrselect is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3514:7:3514:23|Synthesizing work.usb_serial_uniq_0.usb_serial_arch.
@N: CD231 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4597:17:4597:18|Using onehot encoding for type t_state. For example, enumeration st_idle is mapped to "10000000".
@W: CD434 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4668:39:4668:52|Signal usbi_highspeed in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4442:7:4442:24|Synthesizing work.usb_control_uniq_0.usb_control_arch.
@N: CD231 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5654:17:5654:18|Using onehot encoding for type t_state. For example, enumeration st_idle is mapped to "10000000000".
Post processing for work.usb_control_uniq_0.usb_control_arch
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5795:40:5795:40|Pruning unused register i(31 downto 30). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5806:40:5806:40|Pruning unused register i_L0(31 downto 30). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5817:40:5817:40|Pruning unused register i_L1(31 downto 30). Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(1) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(2) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(3) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(4) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(5) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(6) is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Register bit s_sendbyte(7) is always 0.
@W: CL279 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5660:11:5660:20|Pruning register bits 7 to 1 of s_sendbyte(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4407:7:4407:25|Synthesizing work.usb_transact_uniq_0.usb_transact_arch.
@N: CD231 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5366:17:5366:18|Using onehot encoding for type t_state. For example, enumeration st_idle is mapped to "10000000000000".
Post processing for work.usb_transact_uniq_0.usb_transact_arch
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5398:17:5398:21|Pruning unused register temp1(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5399:17:5399:21|Pruning unused register temp2(3 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4384:7:4384:23|Synthesizing work.usb_packet_uniq_0.usb_packet_arch.
@N: CD231 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5151:17:5151:18|Using onehot encoding for type t_state. For example, enumeration st_none is mapped to "1000000000".
Post processing for work.usb_packet_uniq_0.usb_packet_arch
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5305:36:5305:36|Pruning unused register i(31 downto 28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5318:32:5318:32|Pruning unused register i_L0(31 downto 28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5190:17:5190:25|Pruning unused register v_dataout(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5191:17:5191:25|Pruning unused register v_txvalid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5192:17:5192:25|Pruning unused register v_crc_upd. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5193:17:5193:26|Pruning unused register v_crc_data(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5194:17:5194:26|Pruning unused register v_crc5_new(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5195:17:5195:27|Pruning unused register v_crc16_new(15 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4365:7:4365:21|Synthesizing work.usb_init_uniq_0.usb_init_arch.
@N: CD231 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4954:17:4954:18|Using onehot encoding for type t_state. For example, enumeration st_init is mapped to "100000000".
Post processing for work.usb_init_uniq_0.usb_init_arch
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4977:17:4977:27|Pruning unused register v_clrtimer1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4978:17:4978:27|Pruning unused register v_clrtimer2. Make sure that there are no unused intermediate registers.
Post processing for work.usb_serial_uniq_0.usb_serial_arch
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4746:17:4746:28|Pruning unused register v_max_txsize(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4747:17:4747:31|Pruning unused register v_rxbuf_len_lim(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4748:17:4748:32|Pruning unused register v_rxbuf_tmp_head(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4749:17:4749:31|Pruning unused register v_rxbuf_pktroom. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Pruning unused bits 9 to 7 of descrom_raddr_3(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL134 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4545:11:4545:15|Found RAM txbuf, depth=256, width=8
@N: CL134 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4543:11:4543:15|Found RAM rxbuf, depth=256, width=8
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Pruning unused register descrom_raddr_3(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Pruning unused register descrom_raddr_3(9 downto 0). Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4611:11:4611:16|Register bit s_nyet is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4610:11:4610:20|Register bit s_halt_out(2) is always 0.
@W: CL260 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4610:11:4610:20|Pruning register bit 2 of s_halt_out(1 to 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3487:7:3487:20|Synthesizing work.usb_phy_uniq_0.rtl.
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3651:7:3651:23|Synthesizing work.usb_rx_phy_uniq_0.rtl.
@N: CD604 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4216:16:4216:29|OTHERS clause is not synthesized.
Post processing for work.usb_rx_phy_uniq_0.rtl
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3633:7:3633:23|Synthesizing work.usb_tx_phy_uniq_0.rtl.
@N: CD364 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3886:20:3886:28|Removing redundant assignment.
Post processing for work.usb_tx_phy_uniq_0.rtl
Post processing for work.usb_phy_uniq_0.rtl
Post processing for work.usb_fs_port_uniq_0.rtl
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3621:8:3621:9|Register bit assert_sig0 is always 1.
Post processing for work.usb_2_spi_uniq_0.rtl
@N: CD630 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3063:7:3063:22|Synthesizing work.pll_60mhz_uniq_0.structure.
Post processing for work.pll_60mhz_uniq_0.structure
Post processing for work.usb_2_spi_top_lat_bb.rtl
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3955:8:3955:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4140:8:4140:9|Trying to extract state machine for register fs_state.
Extracted state machine for register fs_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4955:11:4955:17|Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 4 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
@W: CL249 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4955:11:4955:17|Initial value is not supported on state machine s_state
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4966:11:4966:18|Register bit s_chirpk is always 0.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4965:11:4965:22|Register bit s_termselect is always 1.
@W: CL190 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4964:11:4964:22|Optimizing register bit s_xcvrselect to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4959:11:4959:21|Optimizing register bit s_highspeed to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4958:11:4958:20|Optimizing register bit s_chirpcnt(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4958:11:4958:20|Optimizing register bit s_chirpcnt(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4958:11:4958:20|Optimizing register bit s_chirpcnt(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4959:11:4959:21|Pruning unused register s_highspeed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4958:11:4958:20|Pruning unused register s_chirpcnt(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4964:11:4964:22|Pruning unused register s_xcvrselect. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5152:11:5152:17|Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@W: CL249 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5152:11:5152:17|Initial value is not supported on state machine s_state
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5375:11:5375:19|Register bit s_sendpid(1) is always 1.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5372:11:5372:16|Register bit s_ping is always 0.
@W: CL260 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5375:11:5375:19|Pruning register bit 1 of s_sendpid(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5367:11:5367:17|Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@W: CL249 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5367:11:5367:17|Initial value is not supported on state machine s_state
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4422:8:4422:13|Input T_NYET is unused.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4430:8:4430:18|Input I_HIGHSPEED is unused.
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5655:11:5655:17|Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 11 reachable states with original encodings of:
   00000000001
   00000000010
   00000000100
   00000001000
   00000010000
   00000100000
   00001000000
   00010000000
   00100000000
   01000000000
   10000000000
@W: CL249 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5655:11:5655:17|Initial value is not supported on state machine s_state
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4464:8:4464:12|Input T_OUT is unused.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4466:8:4466:13|Input T_PING is unused.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4473:8:4473:14|Input T_OSYNC is unused.
@N: CL189 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Register bit descrom_raddr(9) is always 0.
@W: CL260 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Pruning register bit 9 of descrom_raddr(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4598:11:4598:17|Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL249 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4598:11:4598:17|Initial value is not supported on state machine s_state
@W: CL279 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Pruning register bits 3 to 1 of last_bit_rx(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3085:8:3085:15|Input loopback is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 93MB peak: 109MB)


Process completed successfully.
# Fri Mar  9 09:49:59 2018

###########################################################]
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v" (library work)


@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)


@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\module\reveal\src\ertl\JTAG_SOFT.v" (library work)










@I::"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_trig_gen.v" (library work)
@I::"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_gen.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.















@N: CG364 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_trig_gen.v":11:7:11:25|Synthesizing module usb_2upper_la0_trig in library work.























@N: CG364 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_gen.v":12:7:12:20|Synthesizing module usb_2upper_la0 in library work.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2upper_la0_gen.v":62:7:62:16|Input trigger_en is unused.























At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 86MB peak: 96MB)


Process completed successfully.
# Fri Mar  9 09:50:00 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\synwork\layer0.srs changed - recompiling
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\synwork\layer1.srs changed - recompiling
@W: Z198 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3157:4:3157:13|Unbound component OSCH of instance onchip_osc 
@W: Z198 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3291:4:3291:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3292:4:3292:12|Unbound component EHXPLLJ of instance PLLInst_0 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\synwork\usb_1p1_demo_usb_1p1_demo_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  9 09:50:01 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:07s realtime, 0h:00m:06s cputime

Process completed successfully.
# Fri Mar  9 09:50:01 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\synwork\usb_1p1_demo_usb_1p1_demo_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar  9 09:50:03 2018

###########################################################]
Pre-mapping Report

# Fri Mar  9 09:50:03 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\usb_1p1_demo_usb_1p1_demo_scck.rpt 
Printing clock  summary report in "C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\usb_1p1_demo_usb_1p1_demo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4932:8:4932:9|Removing sequential instance descrom_raddr_1[8:0] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5140:8:5140:9|Removing sequential instance s_suspend (in view: work.usb_init_uniq_0_false(usb_init_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4963:11:4963:18|Removing sequential instance PHY_OPMODE[0] (in view: work.usb_init_uniq_0_false(usb_init_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Removing sequential instance sclk_i (in view: work.spi_master_uniq_0_1_8(logic)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3696:12:3696:13|Removing sequential instance usb_rst_out (in view: work.usb_phy_uniq_0_true(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3684:12:3684:13|Removing sequential instance rst_cnt[4:0] (in view: work.usb_phy_uniq_0_true(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist usb_2_spi_top_lat_bb

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)



Clock Summary
******************

          Start                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                     Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       System                                    1.0 MHz       1000.000      system       system_clkgroup         0    
                                                                                                                          
0 -       pll_60MHz_uniq_0|CLKOP_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     741  
                                                                                                                          
0 -       reveal_coretop|jtck_inferred_clock[0]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     196  
==========================================================================================================================


Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)

Encoding state machine state[0:5] (in view: work.usb_tx_phy_uniq_0(rtl))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine fs_state[0:7] (in view: work.usb_rx_phy_uniq_0(rtl))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine s_state[0:3] (in view: work.usb_init_uniq_0_false(usb_init_arch))
original code -> new code
   000000001 -> 00
   000000010 -> 01
   000000100 -> 10
   000001000 -> 11
@N: MO225 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4955:11:4955:17|There are no possible illegal states for state machine s_state[0:3] (in view: work.usb_init_uniq_0_false(usb_init_arch)); safe FSM implementation is not required.
Encoding state machine s_state[0:9] (in view: work.usb_packet_uniq_0(usb_packet_arch))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine s_state[0:13] (in view: work.usb_transact_uniq_0_false(usb_transact_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine s_state[0:10] (in view: work.usb_control_uniq_0_2(usb_control_arch))
original code -> new code
   00000000001 -> 0000
   00000000010 -> 0001
   00000000100 -> 0010
   00000001000 -> 0011
   00000010000 -> 0100
   00000100000 -> 0101
   00001000000 -> 0110
   00010000000 -> 0111
   00100000000 -> 1000
   01000000000 -> 1001
   10000000000 -> 1010
Encoding state machine s_state[0:7] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)

@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4455:8:4455:16|Removing sequential instance C_SHLTOUT[2] (in view: work.usb_control_uniq_0_2(usb_control_arch)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4451:8:4451:15|Removing sequential instance C_CLROUT[2] (in view: work.usb_control_uniq_0_2(usb_control_arch)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 61MB peak: 150MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar  9 09:50:05 2018

###########################################################]
Map & Optimize Report

# Fri Mar  9 09:50:05 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@W: BN132 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Removing sequential instance usb_2_spi_unit.spi_master_1.last_bit_rx[0] because it is equivalent to instance usb_2_spi_unit.spi_master_1.clk_ratio[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: FX493 |Applying initial value "0000" on instance usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_transact_inst.s_endpt[3:0].
@N: FX493 |Applying initial value "0000000" on instance usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_control_inst.s_addr[6:0].
@N: FX493 |Applying initial value "00" on instance usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.s_halt_in[1:2].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Encoding state machine state[0:5] (in view: work.usb_tx_phy_uniq_0(rtl))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine fs_state[0:7] (in view: work.usb_rx_phy_uniq_0(rtl))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine s_state[0:7] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[7] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[6] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[5] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[4] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[3] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[2] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[1] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4924:8:4924:9|Removing sequential instance txbuf_rdat[0] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[7] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[6] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[5] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[4] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[3] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[2] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[1] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4908:8:4908:9|Removing sequential instance rxbuf_rdat[0] (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MO231 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4613:11:4613:22|Found counter in view:work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch) instance q_rxbuf_tail[7:0] 
@N: MF179 :|Found 8 by 8 bit equality operator ('==') un3_q_txbuf_rdy (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4870:29:4870:66|Found 8 by 8 bit equality operator ('==') un6_usbt_fin (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4657:51:4657:78|Found 8 by 8 bit equality operator ('==') q_rxbuf_read (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4798:33:4798:60|Found 8 by 8 bit equality operator ('==') un7_usbt_endpt (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4842:90:4842:136|Found 8 by 8 bit equality operator ('==') un8_s_txbuf_tail (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4855:29:4855:75|Found 8 by 8 bit equality operator ('==') un4_usbt_txrdy (in view: work.usb_serial_uniq_0_work_usb_2_spi_top_lat_bb_rtl_0layer0(usb_serial_arch))
Encoding state machine s_state[0:3] (in view: work.usb_init_uniq_0_false(usb_init_arch))
original code -> new code
   000000001 -> 00
   000000010 -> 01
   000000100 -> 10
   000001000 -> 11
@N: MO225 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4955:11:4955:17|There are no possible illegal states for state machine s_state[0:3] (in view: work.usb_init_uniq_0_false(usb_init_arch)); safe FSM implementation is not required.
Encoding state machine s_state[0:9] (in view: work.usb_packet_uniq_0(usb_packet_arch))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@W: MO129 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5152:11:5152:17|Sequential instance usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_state[8] is reduced to a combinational gate by constant propagation.
Encoding state machine s_state[0:13] (in view: work.usb_transact_uniq_0_false(usb_transact_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5449:28:5449:56|Found 7 by 7 bit equality operator ('==') un17_p_rxrdy (in view: work.usb_transact_uniq_0_false(usb_transact_arch))
Encoding state machine s_state[0:10] (in view: work.usb_control_uniq_0_2(usb_control_arch))
original code -> new code
   00000000001 -> 0000
   00000000010 -> 0001
   00000000100 -> 0010
   00000001000 -> 0011
   00000010000 -> 0100
   00000100000 -> 0101
   00001000000 -> 0110
   00010000000 -> 0111
   00100000000 -> 1000
   01000000000 -> 1001
   10000000000 -> 1010
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4455:8:4455:16|Removing sequential instance C_SHLTOUT[2] (in view: work.usb_control_uniq_0_2(usb_control_arch)) because it does not drive other instances.
@N: BN362 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4451:8:4451:15|Removing sequential instance C_CLROUT[2] (in view: work.usb_control_uniq_0_2(usb_control_arch)) because it does not drive other instances.
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5880:28:5880:49|Found 8 by 8 bit equality operator ('==') un19_s_answerptr (in view: work.usb_control_uniq_0_2(usb_control_arch))
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5880:66:5880:90|Found 8 by 8 bit equality operator ('==') un21_s_answerptr (in view: work.usb_control_uniq_0_2(usb_control_arch))
@N: MO231 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Found counter in view:work.spi_master_uniq_0_1_8(logic) instance count[31:0] 
@N: MF179 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5970:24:5970:40|Found 32 by 32 bit equality operator ('==') un7_count (in view: work.spi_master_uniq_0_1_8(logic))

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 155MB)


Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 167MB peak: 167MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 169MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 169MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 177MB)

@N: FA113 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Pipelining module un1_clk_toggles_1[4:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Pushed in register clk_toggles[4:0].
@N: FA113 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5873:53:5873:80|Pipelining module un9_s_answerptr_1[5:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5664:11:5664:21|Pushed in register s_answerptr[7:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 164MB peak: 177MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 164MB peak: 177MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 164MB peak: 177MB)

@N: FX214 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":4943:20:4943:26|Generating ROM usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.descrom_rdat_0[7:0] (in view: work.usb_2_spi_top_lat_bb(rtl)).

Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 164MB peak: 177MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 226MB peak: 229MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		   983.56ns		1613 /       954

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 226MB peak: 229MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MO161 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":5931:8:5931:9|Register bit usb_2_spi_unit.spi_master_1.clk_ratio[0] (in view view:work.usb_2_spi_top_lat_bb(rtl)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.

Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 227MB peak: 229MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 961 clock pin(s) of sequential element(s)
0 instances converted, 961 sequential instances remain driven by gated/generated clocks

================================================================================================================================================ Gated/Generated Clocks =================================================================================================================================================
Clock Tree ID     Driving Element                                        Drive Element Type     Fanout     Sample Instance                                                                 Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll_unit.PLLInst_0                                     EHXPLLJ                765        usb_2_spi_unit_usb_fs_slave_1_usb_phy_1_i_rx_phy_rxd_s0io                       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       usb_2_spi_top_lat_bb_reveal_coretop_instance.jtag0     jtagconn16             196        usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.capture_dr_d4     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=========================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 187MB peak: 229MB)

Writing Analyst data base C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\synwork\usb_1p1_demo_usb_1p1_demo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 227MB peak: 229MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\usb_1p1_demo_usb_1p1_demo.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 232MB peak: 235MB)


Start final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 227MB peak: 235MB)

@W: MT246 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":3292:4:3292:12|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\work\upwork\projects\usb_demo_xo2_bob\implementation\usb_1p1_demo\reveal_workspace\tmpreveal\usb_2_spi_top_lat_bb_rvl_top.vhd":77:4:77:8|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z6_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v":2124:8:2124:22|Blackbox pmi_distributed_dpram_16s_4s_16s_reg_none_binary_XO2_pmi_distributed_dpram_5_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v":2059:8:2059:19|Blackbox pmi_distributed_dpram_32s_5s_9s_reg_none_binary_XO2_pmi_distributed_dpram_4_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock pll_60MHz_uniq_0|CLKOP_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_unit.CLKOP"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on object "n:usb_2_spi_top_lat_bb_reveal_coretop_instance.jtck[0]"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar  9 09:50:22 2018
#


Top view:               usb_2_spi_top_lat_bb
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 984.016

                                          Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------
pll_60MHz_uniq_0|CLKOP_inferred_clock     1.0 MHz       62.6 MHz      1000.000      15.984        984.016     inferred     Inferred_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]     1.0 MHz       94.0 MHz      1000.000      10.635        989.365     inferred     Inferred_clkgroup_1
System                                    1.0 MHz       269.2 MHz     1000.000      3.715         996.285     system       system_clkgroup    
==============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  1000.000    996.285  |  No paths    -        |  No paths    -        |  No paths    -      
System                                 pll_60MHz_uniq_0|CLKOP_inferred_clock  |  1000.000    993.051  |  No paths    -        |  No paths    -        |  No paths    -      
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -        |  1000.000    993.752  |  No paths    -      
pll_60MHz_uniq_0|CLKOP_inferred_clock  System                                 |  1000.000    991.079  |  No paths    -        |  No paths    -        |  No paths    -      
pll_60MHz_uniq_0|CLKOP_inferred_clock  pll_60MHz_uniq_0|CLKOP_inferred_clock  |  1000.000    984.016  |  No paths    -        |  No paths    -        |  No paths    -      
pll_60MHz_uniq_0|CLKOP_inferred_clock  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -        |  No paths    -        |  No paths    -        |  1000.000    989.444
reveal_coretop|jtck_inferred_clock[0]  pll_60MHz_uniq_0|CLKOP_inferred_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  1000.000    989.365  |  No paths    -        |  No paths    -      
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll_60MHz_uniq_0|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                      Arrival            
Instance                                                       Reference                                 Type        Pin      Net            Time        Slack  
                                                               Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO16     txbuf_o[7]     8.850       984.016
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO11     txbuf_o[2]     8.850       984.056
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO12     txbuf_o[3]     8.850       984.120
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO13     txbuf_o[4]     8.850       984.329
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO14     txbuf_o[5]     8.850       984.393
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO9      txbuf_o[0]     8.850       984.497
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO15     txbuf_o[6]     8.850       985.033
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0     pll_60MHz_uniq_0|CLKOP_inferred_clock     PDPW8KC     DO10     txbuf_o[1]     8.850       985.273
usb_2_spi_unit.spi_master_1.count[0]                           pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     Q        count[0]       1.044       987.896
usb_2_spi_unit.spi_master_1.count[1]                           pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     Q        count[1]       1.044       987.896
================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                              Starting                                                                                  Required            
Instance                                                                      Reference                                 Type        Pin     Net                         Time         Slack  
                                                                              Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket     pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1S3JX     D       s_rxgoodpacket_0_sqmuxa     1000.089     984.016
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[4]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       N_392                       1000.089     984.329
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[8]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       N_587_i                     1000.089     984.497
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[3]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_RNO[3]            1000.089     984.777
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[5]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       N_440                       1000.089     984.777
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[6]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_RNO[6]            1000.089     984.993
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[2]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_RNO[2]            1000.089     985.137
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[0]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_5[0]              1000.089     985.161
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[1]       pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_5[1]              1000.089     985.161
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_buf[15]      pll_60MHz_uniq_0|CLKOP_inferred_clock     FD1P3AX     D       crc16_buf_5[15]             1000.089     985.161
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.089

    - Propagation time:                      16.073
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     984.016

    Number of logic level(s):                9
    Starting point:                          usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0 / DO16
    Ending point:                            usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket / D
    The start point is clocked by            pll_60MHz_uniq_0|CLKOP_inferred_clock [rising] on pin CLKR
    The end   point is clocked by            pll_60MHz_uniq_0|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_txbuf_0_0                                          PDPW8KC      DO16     Out     8.850     8.850       -         
txbuf_o[7]                                                                                          Net          -        -       -         -           2         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_rdat_0[7]                                          ORCALUT4     A        In      0.000     8.850       -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.txbuf_rdat_0[7]                                          ORCALUT4     Z        Out     0.449     9.299       -         
txbuf_rdat[7]                                                                                       Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.usbt_txdat_0[7]                          ORCALUT4     B        In      0.000     9.299       -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.usbt_txdat_0[7]                          ORCALUT4     Z        Out     0.449     9.747       -         
N_355                                                                                               Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_transact_inst.P_TXDAT[7]                             ORCALUT4     A        In      0.000     9.747       -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_transact_inst.P_TXDAT[7]                             ORCALUT4     Z        Out     0.449     10.196      -         
usbp_txdat[7]                                                                                       Net          -        -       -         -           7         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_upd\.v_crc16_new_0_a2_0_RNO[2]     ORCALUT4     B        In      0.000     10.196      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_upd\.v_crc16_new_0_a2_0_RNO[2]     ORCALUT4     Z        Out     1.017     11.213      -         
P_TXDAT_m_0[7]                                                                                      Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_upd\.v_crc16_new_0_a2_0[2]         ORCALUT4     A        In      0.000     11.213      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.crc16_upd\.v_crc16_new_0_a2_0[2]         ORCALUT4     Z        Out     1.193     12.406      -         
N_417                                                                                               Net          -        -       -         -           4         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_9                ORCALUT4     A        In      0.000     12.406      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_9                ORCALUT4     Z        Out     1.017     13.423      -         
s_rxgoodpacket_0_sqmuxa_9                                                                           Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_13               ORCALUT4     D        In      0.000     13.423      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_13               ORCALUT4     Z        Out     1.017     14.439      -         
s_rxgoodpacket_0_sqmuxa_13                                                                          Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_15               ORCALUT4     D        In      0.000     14.439      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa_15               ORCALUT4     Z        Out     1.017     15.456      -         
s_rxgoodpacket_0_sqmuxa_15                                                                          Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa                  ORCALUT4     D        In      0.000     15.456      -         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket_0_sqmuxa                  ORCALUT4     Z        Out     0.617     16.073      -         
s_rxgoodpacket_0_sqmuxa                                                                             Net          -        -       -         -           1         
usb_2_spi_unit.usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_rxgoodpacket                           FD1S3JX      D        In      0.000     16.073      -         
==================================================================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                                Starting                                                                       Arrival            
Instance                                                                        Reference                                 Type        Pin     Net              Time        Slack  
                                                                                Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[16]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]          1.361       989.365
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[18]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]          1.352       989.375
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[17]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]          1.345       989.381
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]         1.302       990.894
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[29]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]         1.302       990.894
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[0]     1.044       991.275
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[1]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[1]     1.044       991.275
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[2]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[2]     1.044       991.275
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[3]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[3]     1.044       991.275
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[4]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[4]     1.044       991.275
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                 Starting                                                                                      Required            
Instance                                                                         Reference                                 Type           Pin         Net                      Time         Slack  
                                                                                 Clock                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.tm_crc[0]          reveal_coretop|jtck_inferred_clock[0]     FD1P3BX        D           tm_crc_7[0]              1000.089     989.365
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.parity_calc        reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           parity_calc_5            1000.089     989.437
usb_2_spi_top_lat_bb_reveal_coretop_instance.jtag0                               reveal_coretop|jtck_inferred_clock[0]     jtagconn16     er2_tdo     er2_tdo[0]               1000.000     989.444
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[15]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           te_precnt_s[15]          999.894      991.275
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.tm_u.tm_rd_addr_cntr[7]       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           tm_rd_addr_cntr_s[7]     999.894      991.361
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.tm_u.tm_rd_addr_cntr[8]       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           tm_rd_addr_cntr_s[8]     999.894      991.361
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[13]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           te_precnt_s[13]          999.894      991.418
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.te_precnt[14]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           te_precnt_s[14]          999.894      991.418
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.tm_u.tm_rd_addr_cntr[5]       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           tm_rd_addr_cntr_s[5]     999.894      991.504
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.tm_u.tm_rd_addr_cntr[6]       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX        D           tm_rd_addr_cntr_s[6]     999.894      991.504
===================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.089

    - Propagation time:                      10.724
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 989.365

    Number of logic level(s):                11
    Starting point:                          usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.shift_reg[16]               FD1P3DX      Q        Out     1.361     1.361       -         
addr[0]                                                                                   Net          -        -       -         -           55        
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te10_0_a2          ORCALUT4     A        In      0.000     1.361       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te10_0_a2          ORCALUT4     Z        Out     1.317     2.678       -         
rd_dout_te10                                                                              Net          -        -       -         -           18        
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te_0[0]            ORCALUT4     B        In      0.000     2.678       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te_0[0]            ORCALUT4     Z        Out     1.017     3.695       -         
N_164                                                                                     Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te[0]              ORCALUT4     A        In      0.000     3.695       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.rd_dout_te[0]              ORCALUT4     Z        Out     0.449     4.144       -         
rd_dout_te[0]                                                                             Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.rd_dout_trig_0[0]               ORCALUT4     B        In      0.000     4.144       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.rd_dout_trig_0[0]               ORCALUT4     Z        Out     1.017     5.161       -         
N_4                                                                                       Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.rd_dout_trig[0]                 ORCALUT4     A        In      0.000     5.161       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.rd_dout_trig[0]                 ORCALUT4     Z        Out     0.449     5.609       -         
rd_dout_trig[0]                                                                           Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_0_m2_1     ORCALUT4     A        In      0.000     5.609       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_0_m2_1     ORCALUT4     Z        Out     1.017     6.626       -         
N_669                                                                                     Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_0_m2_0     PFUMX        ALUT     In      0.000     6.626       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_0_m2_0     PFUMX        Z        Out     0.286     6.912       -         
N_672                                                                                     Net          -        -       -         -           2         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_m2_0              ORCALUT4     A        In      0.000     6.912       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_m2_0              ORCALUT4     Z        Out     1.017     7.929       -         
N_673                                                                                     Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_a2                ORCALUT4     A        In      0.000     7.929       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_a2                ORCALUT4     Z        Out     1.089     9.018       -         
N_705                                                                                     Net          -        -       -         -           2         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_1                 ORCALUT4     B        In      0.000     9.018       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_0_1                 ORCALUT4     Z        Out     1.089     10.107      -         
jtdo_1                                                                                    Net          -        -       -         -           2         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.tm_crc_7[0]                 ORCALUT4     B        In      0.000     10.107      -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.tm_crc_7[0]                 ORCALUT4     Z        Out     0.617     10.724      -         
tm_crc_7[0]                                                                               Net          -        -       -         -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.jtag_int_u.tm_crc[0]                   FD1P3BX      D        In      0.000     10.724      -         
========================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                          Starting                                                        Arrival            
Instance                                                                                  Reference     Type                     Pin       Net            Time        Slack  
                                                                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[0]      tt_out[0]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[1]      tt_out[1]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[2]      tt_out[2]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[3]      tt_out[3]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[8]      tt_out[8]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[9]      tt_out[9]      0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[10]     tt_out[10]     0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[11]     tt_out[11]     0.000       993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[4]      tt_out[4]      0.000       993.081
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[5]      tt_out[5]      0.000       993.081
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                                       Required            
Instance                                                                              Reference     Type        Pin     Net                          Time         Slack  
                                                                                      Clock                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[0]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[1]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[2]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[3]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[4]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[5]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[6]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[7]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[8]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[9]     System        FD1P3DX     SP      state_cntr_p1_2_sqmuxa_i     999.528      993.051
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.528

    - Propagation time:                      6.478
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 993.051

    Number of logic level(s):                7
    Starting point:                          usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram / Q[0]
    Ending point:                            usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[0] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_60MHz_uniq_0|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                  Pin      Pin                Arrival     No. of    
Name                                                                                                   Type                     Name     Dir     Delay      Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram                  pmi_ram_dp_Z2_layer1     Q[0]     Out     0.000      0.000       -         
tt_out[0]                                                                                              Net                      -        -       -          -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_3_am                    ORCALUT4                 B        In      0.000      0.000       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_3_am                    ORCALUT4                 Z        Out     1.017      1.017       -         
selected_tt_out_3_am                                                                                   Net                      -        -       -          -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_3                       PFUMX                    BLUT     In      0.000      1.017       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_3                       PFUMX                    Z        Out     -0.033     0.984       -         
N_683                                                                                                  Net                      -        -       -          -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_7                       L6MUX21                  D0       In      0.000      0.984       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_7                       L6MUX21                  Z        Out     0.732      1.716       -         
N_687                                                                                                  Net                      -        -       -          -           1         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_15                      L6MUX21                  D0       In      0.000      1.716       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_out_15                      L6MUX21                  Z        Out     0.980      2.695       -         
selected_tt_out                                                                                        Net                      -        -       -          -           8         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.trig_start_mask_cnt_RNIT9QH[0]          ORCALUT4                 A        In      0.000      2.695       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.trig_start_mask_cnt_RNIT9QH[0]          ORCALUT4                 Z        Out     1.249      3.944       -         
N_301_1                                                                                                Net                      -        -       -          -           7         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_cnt_out_4_tz_2_RNI6Q011     ORCALUT4                 B        In      0.000      3.944       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.selected_tt_cnt_out_4_tz_2_RNI6Q011     ORCALUT4                 Z        Out     1.193      5.137       -         
event_cntr_ret_6c                                                                                      Net                      -        -       -          -           4         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.state_cntr_p1_2_sqmuxa_i                ORCALUT4                 A        In      0.000      5.137       -         
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.state_cntr_p1_2_sqmuxa_i                ORCALUT4                 Z        Out     1.341      6.478       -         
state_cntr_p1_2_sqmuxa_i                                                                               Net                      -        -       -          -           24        
usb_2_spi_top_lat_bb_reveal_coretop_instance.core0.trig_u.te_0.next_then_shift[0]                      FD1P3DX                  SP       In      0.000      6.478       -         
==================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 227MB peak: 235MB)


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 227MB peak: 235MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 953 of 6864 (14%)
PIC Latch:       0
I/O cells:       7
Block Rams : 2 of 26 (7%)


Details:
BB:             2
CCU2D:          159
DPR16X4C:       4
FD1P3AX:        162
FD1P3BX:        37
FD1P3DX:        394
FD1P3IX:        54
FD1P3JX:        5
FD1S3AX:        96
FD1S3AY:        2
FD1S3BX:        8
FD1S3DX:        95
FD1S3IX:        77
FD1S3JX:        19
GSR:            1
IB:             2
IFS1P3DX:       1
IFS1P3IX:       1
INV:            27
L6MUX21:        8
OB:             2
OBZ:            1
OFS1P3DX:       2
ORCALUT4:       1572
OSCH:           1
PDPW8KC:        2
PFUMX:          27
PUR:            1
ROM128X1A:      8
VHI:            22
VLO:            22
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 42MB peak: 235MB)

Process took 0h:00m:17s realtime, 0h:00m:15s cputime
# Fri Mar  9 09:50:22 2018

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
