

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat May 01 16:08:58 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:           56
LUT:            107
FF:             168
DSP:              7
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.972
CP achieved post-implementation:    3.974
Timing met
