// Seed: 2061202045
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  id_3 :
  assert property (@(posedge id_2) 1)
  else $display(id_2, id_3, id_2, 1, {1, id_1 < id_3, 1'b0, 1, id_2}, id_2);
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_4;
  wire id_5;
endmodule
