Class {
	#name : #ChipDesignerClassicLevel1Intro,
	#superclass : #ChipDesignerClassicLevel1,
	#category : #ChipDesigner
}

{ #category : #'as yet unclassified' }
ChipDesignerClassicLevel1Intro class >> levelName [

	^ 'Intro'
]

{ #category : #'as yet unclassified' }
ChipDesignerClassicLevel1Intro >> initializeArea [

	area decodeFrom: '0002C0001B000B2200C1201C12018100048200C1201C12018100004200E1201E1201E120141201412018100042200E1201E1201A10000420061201612012100004200A1000422006120161201210000E200A10004C200C1201C120181000046202D0201900040200C1201C12018100004200E1201E1201E120141641050B00B220CB2014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201E1201E1201A10000420061201612012100004620432212B000402006120161201210000E640850B00B200C120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412018100012200C1201C12018100004200A162083200A100034200A100008200C1201C12018100004200E1201E1201E1201412014120121200612012100002200C1201412018120081000140400D0401504011040090000404001000082006120141201412014120141201E1201E1201A1000042006120161201210000C200A12004120121200E12014120181200C12014120181200C120101200C120141201810400B000040400F0401504019040090400D04015040190000C200612016120121000162002100002020092002100002200212006120101200212202100002200612014120121040070401504011040030000204003040030400B040050401300016200C1201C1201810000C0200D020110200B0200D02011000040200D02011020090200D02015020190200D02015020190200D02011000020200D020110400B00010200C1201C12018100004200E1201E1201E1201412014120181200C120181000020200702015020130200702015020110200502013000020200302007020150201B02003000020200302007020150201102003000021440B6209100004200C120141201412014120141201E1201E1201A10000420061201612012100004200A162029200A100002040050401504015040150401504015040150401504015040110200502015020130400504015040150401504015040150401504015640532012100004200A1000082006120161201210000E640250B00B200A100034200A100012200C1201C12018100004620492218B2006120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412012100008200C1201C12018100004200E1201E1201E120141641050B00B220AB00040200E1201E1201A10000420061201612012100004620872207320141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412014120141201412016120161201210000E200A10004C200C1201C12018100004200A100042200C1201C12018100004200E1201E1201E120141201412012100042200E1201E1201A10000420061201612012100048200612016120121000B2'
]

{ #category : #'as yet unclassified' }
ChipDesignerClassicLevel1Intro >> portsDefinition [

	^ { 
		ChipDesignerClassicLevelPort 
			name: 'A0'
			sequence: 1895286724122662508214109177388798933309665208831355630489573082672101741663618047.
		ChipDesignerClassicLevelPort 
			name: 'A1'
			sequence: 1807484548951638332871050064150417808546271801152871425639336334841190810623.
		ChipDesignerClassicLevelPort 
			name: 'A2'
			sequence: 1807484547269931066782991785428060059785466597904927945672633562124766938111.
		ChipDesignerClassicLevelPort 
			name: 'A3'
			sequence: 1895286724120940438332946554699648321487632970982088488659496892968870214733134848.			

		ChipDesignerClassicLevelPort 
			name: 'Y0'
			expectedSequence: 1940773605501606408411247797646130107709097173843308165621322836656232183463544880128.	 
		ChipDesignerClassicLevelPort 
			name: 'Y1'
			expectedSequence: 1942668890418244521967823573952468842491989030505867720098940984099567950364017687552.	 
		ChipDesignerClassicLevelPort 
			name: 'Y2'
			expectedSequence: 1942668890418244523649530840040527121214346779266672923346884464066270723080441560064.	 
		ChipDesignerClassicLevelPort 
			name: 'Y3'
			expectedSequence: 1940773605501608130481128960268819258320919206081157432763152912845935414990475363327.	 
		}


]
