/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 11 03:09:28 2016
 *                 Full Compile MD5 Checksum  44716fd0efeb9c02e4f323f52ab76f08
 *                     (minus title and desc)
 *                 MD5 Checksum               36e032c73827638ca912fa66c6f78724
 *
 * lock_release:   r_287
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     774
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_HIF_CPUBIUCTRL_H__
#define BCHP_HIF_CPUBIUCTRL_H__

/***************************************************************************
 *HIF_CPUBIUCTRL - CPU BIU Control registers
 ***************************************************************************/
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT0 0x20202400 /* [RW] CPU Address Range0 Upper Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT0 0x20202404 /* [RW] CPU Address Range0 Lower Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT1 0x20202408 /* [RW] CPU Address Range1 Upper Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT1 0x2020240c /* [RW] CPU Address Range1 Lower Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT2 0x20202410 /* [RW] CPU Address Range2 Upper Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT2 0x20202414 /* [RW] CPU Address Range2 Lower Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT3 0x20202418 /* [RW] CPU Address Range3 Upper Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT3 0x2020241c /* [RW] CPU Address Range3 Lower Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT4 0x20202420 /* [RW] CPU Address Range4 Upper Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT4 0x20202424 /* [RW] CPU Address Range4 Lower Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT5 0x20202428 /* [RW] CPU Address Range5 Upper Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT5 0x2020242c /* [RW] CPU Address Range5 Lower Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT6 0x20202430 /* [RW] CPU Address Range6 Upper Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT6 0x20202434 /* [RW] CPU Address Range6 Lower Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT7 0x20202438 /* [RW] CPU Address Range7 Upper Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT7 0x2020243c /* [RW] CPU Address Range7 Lower Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT8 0x20202440 /* [RW] CPU Address Range8 Upper Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT8 0x20202444 /* [RW] CPU Address Range8 Lower Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT9 0x20202448 /* [RW] CPU Address Range9 Upper Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT9 0x2020244c /* [RW] CPU Address Range9 Lower Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT10 0x20202450 /* [RW] CPU Address Range10 Upper Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT10 0x20202454 /* [RW] CPU Address Range10 Lower Limit Mapping Register */
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG 0x20202458 /* [RW] CPU Secure Soft Reset Handshake Register */
#define BCHP_HIF_CPUBIUCTRL_SECURE_SOFT_RESET_REG 0x2020245c /* [RW] CPU Secure Soft Reset Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR0 0x20202460 /* [RO] STB CPU Access Rights Violation Address0 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0 0x20202464 /* [RO] STB CPU Access Rights Violation Upper Address0 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 0x20202468 /* [RW] STB CPU Access Rights Violation Transaction Detail0 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR1 0x2020246c /* [RO] WEB CPU Access Rights Violation Address1 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1 0x20202470 /* [RO] WEB CPU Access Rights Violation Upper Address1 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 0x20202474 /* [RW] WEB CPU Access Rights Violation Transaction Detail1 Register */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG      0x20202478 /* [RW] Read Ahead Cache Configuration0 Register */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG      0x2020247c /* [RW] Read Ahead Cache Configuration1 Register */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG      0x20202480 /* [RW] Read Ahead Cache Configuration2 Register */
#define BCHP_HIF_CPUBIUCTRL_RAC_FLUSH_REG        0x20202484 /* [RW] Read Ahead Cache Flush Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG 0x20202488 /* [RW] CPU Power Configuration Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG 0x2020248c /* [RW] CPU Reset Configuration Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG 0x20202490 /* [RW] CPU Clock Configuration Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_CONTROL_REG 0x20202494 /* [RW] CPU Cluster 0 Clock Control Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_CONTROL_REG 0x20202498 /* [RW] CPU Cluster 1 Clock Control Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_PATTERN_REG 0x2020249c /* [RW] CPU Cluster 0 Clock Pattern Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_PATTERN_REG 0x202024a0 /* [RW] CPU Cluster 1 Clock Pattern Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG 0x202024a4 /* [RW] CPU Cluster 0 Clock Ramp Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG 0x202024a8 /* [RW] CPU Cluster 1 Clock Ramp Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_MISC_CONFIG_REG  0x202024ac /* [RW] CPU Miscellaneous Configuration Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG       0x202024b0 /* [RW] CPU Request Credit Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG     0x202024b4 /* [RW] CPU Read Buffer Credit Register */
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC       0x202024b8 /* [RW] GIC PERIPHBASE */
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC_WEB   0x202024bc /* [RW] WEB PERIPHBASE */
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE            0x202024c0 /* [RW] WFI/WFE Status */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG 0x202024c4 /* [RW] CPU0 Power Zone Control Register */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG 0x202024c8 /* [RW] CPU1 Power Zone Control Register */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG 0x202024cc /* [RW] CPU2 Power Zone Control Register */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG 0x202024d0 /* [RW] CPU3 Power Zone Control Register */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG 0x202024d4 /* [RW] CPU4 Power Zone Control Register */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG 0x202024d8 /* [RW] CPU5 Power Zone Control Register */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG 0x202024dc /* [RW] CPU6 Power Zone Control Register */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG 0x202024e0 /* [RW] CPU7 Power Zone Control Register */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG 0x202024e4 /* [RW] CPU0 Power Zone Config1 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG 0x202024e8 /* [RW] CPU1 Power Zone Config1 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG 0x202024ec /* [RW] CPU2 Power Zone Config1 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG 0x202024f0 /* [RW] CPU3 Power Zone Config1 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG 0x202024f4 /* [RW] CPU4 Power Zone Config1 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG 0x202024f8 /* [RW] CPU5 Power Zone Config1 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG 0x202024fc /* [RW] CPU6 Power Zone Config1 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG 0x20202500 /* [RW] CPU7 Power Zone Config1 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG 0x20202504 /* [RW] CPU0 Power Zone Config2 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG 0x20202508 /* [RW] CPU1 Power Zone Config2 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG 0x2020250c /* [RW] CPU2 Power Zone Config2 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG 0x20202510 /* [RW] CPU3 Power Zone Config2 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG 0x20202514 /* [RW] CPU4 Power Zone Config2 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG 0x20202518 /* [RW] CPU5 Power Zone Config2 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG 0x2020251c /* [RW] CPU6 Power Zone Config2 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG 0x20202520 /* [RW] CPU7 Power Zone Config2 Registers */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG 0x20202524 /* [RW] Cluster 0 L2 Power Zone Control Register */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG 0x20202528 /* [RW] Cluster 0 L2 Power Zone Config1 Registers */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG 0x2020252c /* [RW] Cluster 0 L2 Power Zone Config2 Registers */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG 0x20202530 /* [RW] Cluste 1 L2 Power Zone Control Register */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG 0x20202534 /* [RW] Cluster 1 L2 Power Zone Config1 Registers */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG 0x20202538 /* [RW] Cluster 1 L2 Power Zone Config2 Registers */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG 0x2020253c /* [RW] Cluste 1 L2 Power Zone Control Register */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG 0x20202540 /* [RW] Cluster 1 L2 Power Zone Config1 Registers */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG 0x20202544 /* [RW] Cluster 1 L2 Power Zone Config2 Registers */
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_ID         0x20202548 /* [RO] CPUCPU0 BPCM ID Register */
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_CAPABILITY 0x2020254c /* [RO] CPUCPU0 BPCM Capability Register */
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_ID         0x20202550 /* [RO] CPUCPU1 BPCM ID Register */
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_CAPABILITY 0x20202554 /* [RO] CPUCPU1 BPCM Capability Register */
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_ID         0x20202558 /* [RO] CPUCPU2 BPCM ID Register */
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_CAPABILITY 0x2020255c /* [RO] CPUCPU2 BPCM Capability Register */
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_ID         0x20202560 /* [RO] CPUCPU3 BPCM ID Register */
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_CAPABILITY 0x20202564 /* [RO] CPUCPU3 BPCM Capability Register */
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_ID         0x20202568 /* [RO] CPUCPU4 BPCM ID Register */
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_CAPABILITY 0x2020256c /* [RO] CPUCPU4 BPCM Capability Register */
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_ID         0x20202570 /* [RO] CPUCPU5 BPCM ID Register */
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_CAPABILITY 0x20202574 /* [RO] CPUCPU5 BPCM Capability Register */
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_ID         0x20202578 /* [RO] CPUCPU6 BPCM ID Register */
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_CAPABILITY 0x2020257c /* [RO] CPUCPU6 BPCM Capability Register */
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_ID         0x20202580 /* [RO] CPUCPU7 BPCM ID Register */
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_CAPABILITY 0x20202584 /* [RO] CPUCPU7 BPCM Capability Register */
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_ID         0x20202588 /* [RO] CPUC0L2 BPCM ID Register */
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_CAPABILITY 0x2020258c /* [RO] CPUC0L2 BPCM Capability Register */
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_ID         0x20202590 /* [RO] CPUC1L2 BPCM ID Register */
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_CAPABILITY 0x20202594 /* [RO] CPUC1L2 BPCM Capability Register */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_ID        0x20202598 /* [RO] CPUSYSIF BPCM ID Register */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_CAPABILITY 0x2020259c /* [RO] CPUSYSIF BPCM Capability Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG 0x202025a0 /* [RO] CPU Thermal Throttling IRQ Config Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG 0x202025a4 /* [RW] CPU Thermal Throttling IRQ Config Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_HIGH_REG 0x202025a8 /* [RW] CPU Thermal Throttling IRQ High Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_LOW_REG 0x202025ac /* [RW] CPU Thermal Throttling IRQ Low Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG 0x202025b0 /* [RW] CPU Thermal Throttling Misc Threshold Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_MISC_REG 0x202025b4 /* [RO] CPU Thermal Throttling Misc IRQ Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG    0x202025b8 /* [RW] CPU Defeature Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG2   0x202025bc /* [RW] CPU Defeature Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_KEY_REG 0x202025c0 /* [RW] CPU Defeature Key Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUGROMADDR_REG 0x202025c4 /* [RW] CPU Debug ROM Address Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUG_TRACECTRL_REG 0x202025c8 /* [RW] CPU Debug Trace Control Registeer */
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG    0x202025cc /* [RW] CPU AXI Config Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG     0x202025d0 /* [RO] Orion Revision Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_PATCHLEVEL_REG   0x202025d4 /* [RO] Orion Patch Level Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG      0x202025d8 /* [RW] UBUS Configuration Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW0  0x202025dc /* [RW] UBUS CFG Window0 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW1  0x202025e0 /* [RW] UBUS CFG Window1 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW2  0x202025e4 /* [RW] UBUS CFG Window2 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW3  0x202025e8 /* [RW] UBUS CFG Window3 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW4  0x202025ec /* [RW] UBUS CFG Window4 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW5  0x202025f0 /* [RW] UBUS CFG Window5 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW6  0x202025f4 /* [RW] UBUS CFG Window6 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW7  0x202025f8 /* [RW] UBUS CFG Window7 Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE      0x202025fc /* [RO] Power State Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG      0x20202600 /* [RO] Physical Configuration Register */
#define BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRLO     0x20202604 /* [RO] Reset Vector Base Address Low */
#define BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRHI     0x20202608 /* [RO] Reset Vector Base Address HIgh */
#define BCHP_HIF_CPUBIUCTRL_CPU0_VMID_REG        0x2020260c /* [RW] CPU0 VMIF */
#define BCHP_HIF_CPUBIUCTRL_CPU1_VMID_REG        0x20202610 /* [RW] CPU1 VMIF */
#define BCHP_HIF_CPUBIUCTRL_CPU2_VMID_REG        0x20202614 /* [RW] CPU2 VMIF */
#define BCHP_HIF_CPUBIUCTRL_CPU3_VMID_REG        0x20202618 /* [RW] CPU3 VMIF */
#define BCHP_HIF_CPUBIUCTRL_CPU4_VMID_REG        0x2020261c /* [RW] CPU4 VMIF */
#define BCHP_HIF_CPUBIUCTRL_CPU5_VMID_REG        0x20202620 /* [RW] CPU5 VMIF */
#define BCHP_HIF_CPUBIUCTRL_CPU6_VMID_REG        0x20202624 /* [RW] CPU6 VMIF */
#define BCHP_HIF_CPUBIUCTRL_CPU7_VMID_REG        0x20202628 /* [RW] CPU7 VMIF */
#define BCHP_HIF_CPUBIUCTRL_CPU_SCRATCH_REG      0x202027fc /* [RW] Scratch Register */

/***************************************************************************
 *CPU_BUS_RANGE_ULIMT0 - CPU Address Range0 Upper Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT0 :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT0_ULIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT0_ULIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT0_ULIMIT_DEFAULT    0x000fffff

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT0 :: BUSNUM [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT0_BUSNUM_MASK       0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT0_BUSNUM_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT0_BUSNUM_DEFAULT    0x00000002

/***************************************************************************
 *CPU_BUS_RANGE_LLIMT0 - CPU Address Range0 Lower Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT0 :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT0_LLIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT0_LLIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT0_LLIMIT_DEFAULT    0x000ffe00

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT0 :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT0_reserved0_MASK    0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT0_reserved0_SHIFT   1

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT0 :: UBUSCDBIT [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT0_UBUSCDBIT_MASK    0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT0_UBUSCDBIT_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT0_UBUSCDBIT_DEFAULT 0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_ULIMT1 - CPU Address Range1 Upper Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT1 :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT1_ULIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT1_ULIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT1_ULIMIT_DEFAULT    0x000f1fff

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT1 :: BUSNUM [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT1_BUSNUM_MASK       0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT1_BUSNUM_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT1_BUSNUM_DEFAULT    0x00000002

/***************************************************************************
 *CPU_BUS_RANGE_LLIMT1 - CPU Address Range1 Lower Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT1 :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT1_LLIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT1_LLIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT1_LLIMIT_DEFAULT    0x000c0000

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT1 :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT1_reserved0_MASK    0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT1_reserved0_SHIFT   1

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT1 :: UBUSCDBIT [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT1_UBUSCDBIT_MASK    0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT1_UBUSCDBIT_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT1_UBUSCDBIT_DEFAULT 0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_ULIMT2 - CPU Address Range2 Upper Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT2 :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT2_ULIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT2_ULIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT2_ULIMIT_DEFAULT    0x00bfffff

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT2 :: BUSNUM [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT2_BUSNUM_MASK       0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT2_BUSNUM_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT2_BUSNUM_DEFAULT    0x00000002

/***************************************************************************
 *CPU_BUS_RANGE_LLIMT2 - CPU Address Range2 Lower Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT2 :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT2_LLIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT2_LLIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT2_LLIMIT_DEFAULT    0x00600000

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT2 :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT2_reserved0_MASK    0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT2_reserved0_SHIFT   1

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT2 :: UBUSCDBIT [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT2_UBUSCDBIT_MASK    0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT2_UBUSCDBIT_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT2_UBUSCDBIT_DEFAULT 0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_ULIMT3 - CPU Address Range3 Upper Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT3 :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT3_ULIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT3_ULIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT3_ULIMIT_DEFAULT    0x0003ffff

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT3 :: BUSNUM [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT3_BUSNUM_MASK       0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT3_BUSNUM_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT3_BUSNUM_DEFAULT    0x00000004

/***************************************************************************
 *CPU_BUS_RANGE_LLIMT3 - CPU Address Range3 Lower Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT3 :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT3_LLIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT3_LLIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT3_LLIMIT_DEFAULT    0x00000000

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT3 :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT3_reserved0_MASK    0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT3_reserved0_SHIFT   1

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT3 :: UBUSCDBIT [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT3_UBUSCDBIT_MASK    0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT3_UBUSCDBIT_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT3_UBUSCDBIT_DEFAULT 0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_ULIMT4 - CPU Address Range4 Upper Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT4 :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT4_ULIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT4_ULIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT4_ULIMIT_DEFAULT    0x001bffff

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT4 :: BUSNUM [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT4_BUSNUM_MASK       0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT4_BUSNUM_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT4_BUSNUM_DEFAULT    0x00000004

/***************************************************************************
 *CPU_BUS_RANGE_LLIMT4 - CPU Address Range4 Lower Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT4 :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT4_LLIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT4_LLIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT4_LLIMIT_DEFAULT    0x00100000

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT4 :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT4_reserved0_MASK    0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT4_reserved0_SHIFT   1

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT4 :: UBUSCDBIT [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT4_UBUSCDBIT_MASK    0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT4_UBUSCDBIT_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT4_UBUSCDBIT_DEFAULT 0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_ULIMT5 - CPU Address Range5 Upper Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT5 :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT5_ULIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT5_ULIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT5_ULIMIT_DEFAULT    0x0007ffff

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT5 :: BUSNUM [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT5_BUSNUM_MASK       0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT5_BUSNUM_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT5_BUSNUM_DEFAULT    0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_LLIMT5 - CPU Address Range5 Lower Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT5 :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT5_LLIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT5_LLIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT5_LLIMIT_DEFAULT    0x00040000

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT5 :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT5_reserved0_MASK    0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT5_reserved0_SHIFT   1

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT5 :: UBUSCDBIT [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT5_UBUSCDBIT_MASK    0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT5_UBUSCDBIT_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT5_UBUSCDBIT_DEFAULT 0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_ULIMT6 - CPU Address Range6 Upper Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT6 :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT6_ULIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT6_ULIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT6_ULIMIT_DEFAULT    0x003bffff

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT6 :: BUSNUM [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT6_BUSNUM_MASK       0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT6_BUSNUM_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT6_BUSNUM_DEFAULT    0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_LLIMT6 - CPU Address Range6 Lower Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT6 :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT6_LLIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT6_LLIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT6_LLIMIT_DEFAULT    0x00300000

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT6 :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT6_reserved0_MASK    0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT6_reserved0_SHIFT   1

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT6 :: UBUSCDBIT [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT6_UBUSCDBIT_MASK    0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT6_UBUSCDBIT_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT6_UBUSCDBIT_DEFAULT 0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_ULIMT7 - CPU Address Range7 Upper Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT7 :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT7_ULIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT7_ULIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT7_ULIMIT_DEFAULT    0x000bffff

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT7 :: BUSNUM [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT7_BUSNUM_MASK       0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT7_BUSNUM_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT7_BUSNUM_DEFAULT    0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_LLIMT7 - CPU Address Range7 Lower Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT7 :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT7_LLIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT7_LLIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT7_LLIMIT_DEFAULT    0x00080000

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT7 :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT7_reserved0_MASK    0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT7_reserved0_SHIFT   1

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT7 :: UBUSCDBIT [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT7_UBUSCDBIT_MASK    0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT7_UBUSCDBIT_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT7_UBUSCDBIT_DEFAULT 0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_ULIMT8 - CPU Address Range8 Upper Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT8 :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT8_ULIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT8_ULIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT8_ULIMIT_DEFAULT    0x00cbffff

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT8 :: BUSNUM [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT8_BUSNUM_MASK       0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT8_BUSNUM_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT8_BUSNUM_DEFAULT    0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_LLIMT8 - CPU Address Range8 Lower Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT8 :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT8_LLIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT8_LLIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT8_LLIMIT_DEFAULT    0x00c00000

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT8 :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT8_reserved0_MASK    0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT8_reserved0_SHIFT   1

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT8 :: UBUSCDBIT [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT8_UBUSCDBIT_MASK    0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT8_UBUSCDBIT_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT8_UBUSCDBIT_DEFAULT 0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_ULIMT9 - CPU Address Range9 Upper Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT9 :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT9_ULIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT9_ULIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT9_ULIMIT_DEFAULT    0x00dfffff

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT9 :: BUSNUM [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT9_BUSNUM_MASK       0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT9_BUSNUM_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT9_BUSNUM_DEFAULT    0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_LLIMT9 - CPU Address Range9 Lower Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT9 :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT9_LLIMIT_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT9_LLIMIT_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT9_LLIMIT_DEFAULT    0x00d00000

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT9 :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT9_reserved0_MASK    0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT9_reserved0_SHIFT   1

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT9 :: UBUSCDBIT [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT9_UBUSCDBIT_MASK    0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT9_UBUSCDBIT_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT9_UBUSCDBIT_DEFAULT 0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_ULIMT10 - CPU Address Range10 Upper Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT10 :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT10_ULIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT10_ULIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT10_ULIMIT_DEFAULT   0x00efffff

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_ULIMT10 :: BUSNUM [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT10_BUSNUM_MASK      0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT10_BUSNUM_SHIFT     0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_ULIMT10_BUSNUM_DEFAULT   0x00000000

/***************************************************************************
 *CPU_BUS_RANGE_LLIMT10 - CPU Address Range10 Lower Limit Mapping Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT10 :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT10_LLIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT10_LLIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT10_LLIMIT_DEFAULT   0x00e00000

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT10 :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT10_reserved0_MASK   0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT10_reserved0_SHIFT  1

/* HIF_CPUBIUCTRL :: CPU_BUS_RANGE_LLIMT10 :: UBUSCDBIT [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT10_UBUSCDBIT_MASK   0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT10_UBUSCDBIT_SHIFT  0
#define BCHP_HIF_CPUBIUCTRL_CPU_BUS_RANGE_LLIMT10_UBUSCDBIT_DEFAULT 0x00000000

/***************************************************************************
 *SECURE_RESET_HNDSHAKE_REG - CPU Secure Soft Reset Handshake Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: SECURE_RESET_HNDSHAKE_REG :: START [31:31] */
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG_START_MASK   0x80000000
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG_START_SHIFT  31
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG_START_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: SECURE_RESET_HNDSHAKE_REG :: SW_DONE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG_SW_DONE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG_SW_DONE_SHIFT 30
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG_SW_DONE_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: SECURE_RESET_HNDSHAKE_REG :: HW_DONE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG_HW_DONE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG_HW_DONE_SHIFT 29
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG_HW_DONE_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: SECURE_RESET_HNDSHAKE_REG :: reserved0 [28:00] */
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG_reserved0_MASK 0x1fffffff
#define BCHP_HIF_CPUBIUCTRL_SECURE_RESET_HNDSHAKE_REG_reserved0_SHIFT 0

/***************************************************************************
 *SECURE_SOFT_RESET_REG - CPU Secure Soft Reset Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: SECURE_SOFT_RESET_REG :: WEBCORES_SOFT_RESET [31:31] */
#define BCHP_HIF_CPUBIUCTRL_SECURE_SOFT_RESET_REG_WEBCORES_SOFT_RESET_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_SECURE_SOFT_RESET_REG_WEBCORES_SOFT_RESET_SHIFT 31
#define BCHP_HIF_CPUBIUCTRL_SECURE_SOFT_RESET_REG_WEBCORES_SOFT_RESET_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: SECURE_SOFT_RESET_REG :: reserved0 [30:00] */
#define BCHP_HIF_CPUBIUCTRL_SECURE_SOFT_RESET_REG_reserved0_MASK   0x7fffffff
#define BCHP_HIF_CPUBIUCTRL_SECURE_SOFT_RESET_REG_reserved0_SHIFT  0

/***************************************************************************
 *CPU_ACCESS_RIGHT_VIOL_ADDR0 - STB CPU Access Rights Violation Address0 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_ADDR0 :: VIOL_ADDR [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR0_VIOL_ADDR_MASK 0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR0_VIOL_ADDR_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR0_VIOL_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0 - STB CPU Access Rights Violation Upper Address0 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0 :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0_reserved0_MASK 0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0_reserved0_SHIFT 8

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0 :: VIOL_UPPER_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0_VIOL_UPPER_ADDR_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0_VIOL_UPPER_ADDR_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0_VIOL_UPPER_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 - STB CPU Access Rights Violation Transaction Detail0 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: ERROR_VLD [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_ERROR_VLD_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_ERROR_VLD_SHIFT 31

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: reserved0 [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved0_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved0_SHIFT 30

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: CLUSTER_ID [29:26] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_CLUSTER_ID_MASK 0x3c000000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_CLUSTER_ID_SHIFT 26

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: PROCESSOR_ID [25:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_PROCESSOR_ID_MASK 0x03000000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_PROCESSOR_ID_SHIFT 24

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: reserved1 [23:23] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved1_MASK 0x00800000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved1_SHIFT 23

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: INSTRUCTION_ACCESS [22:22] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_INSTRUCTION_ACCESS_MASK 0x00400000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_INSTRUCTION_ACCESS_SHIFT 22

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: reserved2 [21:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved2_MASK 0x003f0000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved2_SHIFT 16

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: REQUEST_SIZE [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_REQUEST_SIZE_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_REQUEST_SIZE_SHIFT 12

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: UPPER_VIOL_ADDR [11:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_UPPER_VIOL_ADDR_MASK 0x00000ff0
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_UPPER_VIOL_ADDR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_UPPER_VIOL_ADDR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: REQUEST_TYPE [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_REQUEST_TYPE_MASK 0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_REQUEST_TYPE_SHIFT 0

/***************************************************************************
 *CPU_ACCESS_RIGHT_VIOL_ADDR1 - WEB CPU Access Rights Violation Address1 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_ADDR1 :: VIOL_ADDR [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR1_VIOL_ADDR_MASK 0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR1_VIOL_ADDR_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR1_VIOL_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1 - WEB CPU Access Rights Violation Upper Address1 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1 :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1_reserved0_MASK 0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1_reserved0_SHIFT 8

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1 :: VIOL_UPPER_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1_VIOL_UPPER_ADDR_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1_VIOL_UPPER_ADDR_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1_VIOL_UPPER_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 - WEB CPU Access Rights Violation Transaction Detail1 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: ERROR_VLD [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_ERROR_VLD_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_ERROR_VLD_SHIFT 31

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: reserved0 [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved0_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved0_SHIFT 30

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: CLUSTER_ID [29:26] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_CLUSTER_ID_MASK 0x3c000000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_CLUSTER_ID_SHIFT 26

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: PROCESSOR_ID [25:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_PROCESSOR_ID_MASK 0x03000000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_PROCESSOR_ID_SHIFT 24

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: reserved1 [23:23] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved1_MASK 0x00800000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved1_SHIFT 23

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: INSTRUCTION_ACCESS [22:22] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_INSTRUCTION_ACCESS_MASK 0x00400000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_INSTRUCTION_ACCESS_SHIFT 22

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: reserved2 [21:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved2_MASK 0x003f0000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved2_SHIFT 16

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: REQUEST_SIZE [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_REQUEST_SIZE_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_REQUEST_SIZE_SHIFT 12

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: UPPER_VIOL_ADDR [11:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_UPPER_VIOL_ADDR_MASK 0x00000ff0
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_UPPER_VIOL_ADDR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_UPPER_VIOL_ADDR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: REQUEST_TYPE [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_REQUEST_TYPE_MASK 0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_REQUEST_TYPE_SHIFT 0

/***************************************************************************
 *RAC_CONFIG0_REG - Read Ahead Cache Configuration0 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACENDATA3 [31:30] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA3_MASK        0xc0000000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA3_SHIFT       30
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA3_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACPREFDATA3 [29:28] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA3_MASK      0x30000000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA3_SHIFT     28
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA3_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACENINST3 [27:26] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST3_MASK        0x0c000000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST3_SHIFT       26
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST3_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACPREFINST3 [25:24] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST3_MASK      0x03000000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST3_SHIFT     24
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST3_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACENDATA2 [23:22] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA2_MASK        0x00c00000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA2_SHIFT       22
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA2_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACPREFDATA2 [21:20] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA2_MASK      0x00300000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA2_SHIFT     20
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA2_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACENINST2 [19:18] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST2_MASK        0x000c0000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST2_SHIFT       18
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST2_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACPREFINST2 [17:16] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST2_MASK      0x00030000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST2_SHIFT     16
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST2_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACENDATA1 [15:14] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA1_MASK        0x0000c000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA1_SHIFT       14
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA1_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACPREFDATA1 [13:12] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA1_MASK      0x00003000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA1_SHIFT     12
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA1_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACENINST1 [11:10] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST1_MASK        0x00000c00
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST1_SHIFT       10
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST1_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACPREFINST1 [09:08] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST1_MASK      0x00000300
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST1_SHIFT     8
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST1_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACENDATA0 [07:06] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA0_MASK        0x000000c0
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA0_SHIFT       6
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENDATA0_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACPREFDATA0 [05:04] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA0_MASK      0x00000030
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA0_SHIFT     4
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFDATA0_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACENINST0 [03:02] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST0_MASK        0x0000000c
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST0_SHIFT       2
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACENINST0_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG0_REG :: RACPREFINST0 [01:00] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST0_MASK      0x00000003
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST0_SHIFT     0
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG0_REG_RACPREFINST0_DEFAULT   0x00000000

/***************************************************************************
 *RAC_CONFIG1_REG - Read Ahead Cache Configuration1 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: RAC_CONFIG1_REG :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_reserved0_MASK         0xffffff00
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_reserved0_SHIFT        8

/* HIF_CPUBIUCTRL :: RAC_CONFIG1_REG :: RAC_TBD_CTRL7to6 [07:06] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_RAC_TBD_CTRL7to6_MASK  0x000000c0
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_RAC_TBD_CTRL7to6_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_RAC_TBD_CTRL7to6_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG1_REG :: RAC_FIFO_CTRL [05:04] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_RAC_FIFO_CTRL_MASK     0x00000030
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_RAC_FIFO_CTRL_SHIFT    4
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_RAC_FIFO_CTRL_DEFAULT  0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG1_REG :: RAC_TBD_CTRL3to1 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_RAC_TBD_CTRL3to1_MASK  0x0000000e
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_RAC_TBD_CTRL3to1_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_RAC_TBD_CTRL3to1_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG1_REG :: UBUS_RAC_EN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_UBUS_RAC_EN_MASK       0x00000001
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_UBUS_RAC_EN_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG1_REG_UBUS_RAC_EN_DEFAULT    0x00000000

/***************************************************************************
 *RAC_CONFIG2_REG - Read Ahead Cache Configuration2 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACENDATA7 [31:30] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA7_MASK        0xc0000000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA7_SHIFT       30
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA7_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACPREFDATA7 [29:28] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA7_MASK      0x30000000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA7_SHIFT     28
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA7_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACENINST7 [27:26] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST7_MASK        0x0c000000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST7_SHIFT       26
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST7_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACPREFINST7 [25:24] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST7_MASK      0x03000000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST7_SHIFT     24
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST7_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACENDATA6 [23:22] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA6_MASK        0x00c00000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA6_SHIFT       22
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA6_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACPREFDATA6 [21:20] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA6_MASK      0x00300000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA6_SHIFT     20
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA6_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACENINST6 [19:18] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST6_MASK        0x000c0000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST6_SHIFT       18
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST6_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACPREFINST6 [17:16] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST6_MASK      0x00030000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST6_SHIFT     16
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST6_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACENDATA5 [15:14] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA5_MASK        0x0000c000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA5_SHIFT       14
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA5_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACPREFDATA5 [13:12] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA5_MASK      0x00003000
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA5_SHIFT     12
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA5_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACENINST5 [11:10] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST5_MASK        0x00000c00
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST5_SHIFT       10
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST5_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACPREFINST5 [09:08] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST5_MASK      0x00000300
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST5_SHIFT     8
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST5_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACENDATA4 [07:06] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA4_MASK        0x000000c0
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA4_SHIFT       6
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENDATA4_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACPREFDATA4 [05:04] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA4_MASK      0x00000030
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA4_SHIFT     4
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFDATA4_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACENINST4 [03:02] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST4_MASK        0x0000000c
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST4_SHIFT       2
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACENINST4_DEFAULT     0x00000000

/* HIF_CPUBIUCTRL :: RAC_CONFIG2_REG :: RACPREFINST4 [01:00] */
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST4_MASK      0x00000003
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST4_SHIFT     0
#define BCHP_HIF_CPUBIUCTRL_RAC_CONFIG2_REG_RACPREFINST4_DEFAULT   0x00000000

/***************************************************************************
 *RAC_FLUSH_REG - Read Ahead Cache Flush Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: RAC_FLUSH_REG :: reserved0 [31:01] */
#define BCHP_HIF_CPUBIUCTRL_RAC_FLUSH_REG_reserved0_MASK           0xfffffffe
#define BCHP_HIF_CPUBIUCTRL_RAC_FLUSH_REG_reserved0_SHIFT          1

/* HIF_CPUBIUCTRL :: RAC_FLUSH_REG :: FLUSH_RAC [00:00] */
#define BCHP_HIF_CPUBIUCTRL_RAC_FLUSH_REG_FLUSH_RAC_MASK           0x00000001
#define BCHP_HIF_CPUBIUCTRL_RAC_FLUSH_REG_FLUSH_RAC_SHIFT          0
#define BCHP_HIF_CPUBIUCTRL_RAC_FLUSH_REG_FLUSH_RAC_DEFAULT        0x00000000

/***************************************************************************
 *CPU_POWER_CONFIG_REG - CPU Power Configuration Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: reserved0 [31:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_reserved0_MASK    0xfff00000
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_reserved0_SHIFT   20

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: C1L2_BPCM_INIT_ON [19:19] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C1L2_BPCM_INIT_ON_MASK 0x00080000
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C1L2_BPCM_INIT_ON_SHIFT 19
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C1L2_BPCM_INIT_ON_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: C1L2_BPCM_DIS [18:18] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C1L2_BPCM_DIS_MASK 0x00040000
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C1L2_BPCM_DIS_SHIFT 18
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C1L2_BPCM_DIS_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: C0L2_BPCM_INIT_ON [17:17] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C0L2_BPCM_INIT_ON_MASK 0x00020000
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C0L2_BPCM_INIT_ON_SHIFT 17
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C0L2_BPCM_INIT_ON_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: C0L2_BPCM_DIS [16:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C0L2_BPCM_DIS_MASK 0x00010000
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C0L2_BPCM_DIS_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_C0L2_BPCM_DIS_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU7_BPCM_INIT_ON [15:15] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU7_BPCM_INIT_ON_MASK 0x00008000
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU7_BPCM_INIT_ON_SHIFT 15
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU7_BPCM_INIT_ON_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU6_BPCM_INIT_ON [14:14] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU6_BPCM_INIT_ON_MASK 0x00004000
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU6_BPCM_INIT_ON_SHIFT 14
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU6_BPCM_INIT_ON_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU5_BPCM_INIT_ON [13:13] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU5_BPCM_INIT_ON_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU5_BPCM_INIT_ON_SHIFT 13
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU5_BPCM_INIT_ON_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU4_BPCM_INIT_ON [12:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU4_BPCM_INIT_ON_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU4_BPCM_INIT_ON_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU4_BPCM_INIT_ON_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU7_BPCM_DIS [11:11] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU7_BPCM_DIS_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU7_BPCM_DIS_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU7_BPCM_DIS_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU6_BPCM_DIS [10:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU6_BPCM_DIS_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU6_BPCM_DIS_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU6_BPCM_DIS_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU5_BPCM_DIS [09:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU5_BPCM_DIS_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU5_BPCM_DIS_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU5_BPCM_DIS_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU4_BPCM_DIS [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU4_BPCM_DIS_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU4_BPCM_DIS_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU4_BPCM_DIS_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU3_BPCM_INIT_ON [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU3_BPCM_INIT_ON_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU3_BPCM_INIT_ON_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU3_BPCM_INIT_ON_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU2_BPCM_INIT_ON [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU2_BPCM_INIT_ON_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU2_BPCM_INIT_ON_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU2_BPCM_INIT_ON_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU1_BPCM_INIT_ON [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU1_BPCM_INIT_ON_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU1_BPCM_INIT_ON_SHIFT 5
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU1_BPCM_INIT_ON_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU0_BPCM_INIT_ON [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU0_BPCM_INIT_ON_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU0_BPCM_INIT_ON_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU0_BPCM_INIT_ON_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU3_BPCM_DIS [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU3_BPCM_DIS_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU3_BPCM_DIS_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU3_BPCM_DIS_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU2_BPCM_DIS [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU2_BPCM_DIS_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU2_BPCM_DIS_SHIFT 2
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU2_BPCM_DIS_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU1_BPCM_DIS [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU1_BPCM_DIS_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU1_BPCM_DIS_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU1_BPCM_DIS_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_CONFIG_REG :: CPU0_BPCM_DIS [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU0_BPCM_DIS_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU0_BPCM_DIS_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_CONFIG_REG_CPU0_BPCM_DIS_DEFAULT 0x00000000

/***************************************************************************
 *CPU_RESET_CONFIG_REG - CPU Reset Configuration Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_RESET_CONFIG_REG :: reserved0 [31:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_reserved0_MASK    0xfffffc00
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_reserved0_SHIFT   10

/* HIF_CPUBIUCTRL :: CPU_RESET_CONFIG_REG :: CL1L2_RESET [09:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CL1L2_RESET_MASK  0x00000200
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CL1L2_RESET_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CL1L2_RESET_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_RESET_CONFIG_REG :: CL0L2_RESET [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CL0L2_RESET_MASK  0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CL0L2_RESET_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CL0L2_RESET_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_RESET_CONFIG_REG :: CPU7_RESET [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU7_RESET_MASK   0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU7_RESET_SHIFT  7
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU7_RESET_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_RESET_CONFIG_REG :: CPU6_RESET [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU6_RESET_MASK   0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU6_RESET_SHIFT  6
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU6_RESET_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_RESET_CONFIG_REG :: CPU5_RESET [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU5_RESET_MASK   0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU5_RESET_SHIFT  5
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU5_RESET_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_RESET_CONFIG_REG :: CPU4_RESET [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU4_RESET_MASK   0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU4_RESET_SHIFT  4
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU4_RESET_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_RESET_CONFIG_REG :: CPU3_RESET [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU3_RESET_MASK   0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU3_RESET_SHIFT  3
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU3_RESET_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_RESET_CONFIG_REG :: CPU2_RESET [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU2_RESET_MASK   0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU2_RESET_SHIFT  2
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU2_RESET_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_RESET_CONFIG_REG :: CPU1_RESET [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU1_RESET_MASK   0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU1_RESET_SHIFT  1
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU1_RESET_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_RESET_CONFIG_REG :: CPU0_RESET [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU0_RESET_MASK   0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU0_RESET_SHIFT  0
#define BCHP_HIF_CPUBIUCTRL_CPU_RESET_CONFIG_REG_CPU0_RESET_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLOCK_CONFIG_REG - CPU Clock Configuration Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_CLOCK_CONFIG_REG :: reserved0 [31:25] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_reserved0_MASK    0xfe000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_reserved0_SHIFT   25

/* HIF_CPUBIUCTRL :: CPU_CLOCK_CONFIG_REG :: SAFE_CLK_MODE_DIS [24:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_SAFE_CLK_MODE_DIS_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_SAFE_CLK_MODE_DIS_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_SAFE_CLK_MODE_DIS_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLOCK_CONFIG_REG :: reserved1 [23:21] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_reserved1_MASK    0x00e00000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_reserved1_SHIFT   21

/* HIF_CPUBIUCTRL :: CPU_CLOCK_CONFIG_REG :: SAFE_CLK_MODE_ACT [20:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_SAFE_CLK_MODE_ACT_MASK 0x00100000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_SAFE_CLK_MODE_ACT_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_SAFE_CLK_MODE_ACT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_CLOCK_CONFIG_REG :: CLK_RATIO_ACT [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_CLK_RATIO_ACT_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_CLK_RATIO_ACT_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_CLK_RATIO_ACT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_CLOCK_CONFIG_REG :: GIC_CLK_RATIO [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_GIC_CLK_RATIO_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_GIC_CLK_RATIO_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_GIC_CLK_RATIO_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: CPU_CLOCK_CONFIG_REG :: CCI_CLK_RATIO [11:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_CCI_CLK_RATIO_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_CCI_CLK_RATIO_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_CCI_CLK_RATIO_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: CPU_CLOCK_CONFIG_REG :: reserved2 [07:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_reserved2_MASK    0x000000c0
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_reserved2_SHIFT   6

/* HIF_CPUBIUCTRL :: CPU_CLOCK_CONFIG_REG :: UBUS_CLK_EN [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_UBUS_CLK_EN_MASK  0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_UBUS_CLK_EN_SHIFT 5
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_UBUS_CLK_EN_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLOCK_CONFIG_REG :: SAFE_CLK_MODE [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_SAFE_CLK_MODE_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_SAFE_CLK_MODE_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_SAFE_CLK_MODE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_CLOCK_CONFIG_REG :: CLK_RATIO [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_CLK_RATIO_MASK    0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_CLK_RATIO_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_CLOCK_CONFIG_REG_CLK_RATIO_DEFAULT 0x00000001

/***************************************************************************
 *CPU_CLUSTER0_CLOCK_CONTROL_REG - CPU Cluster 0 Clock Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_CONTROL_REG :: reserved0 [31:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_CONTROL_REG_reserved0_MASK 0xffffffe0
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_CONTROL_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_CONTROL_REG :: SEL_USER_PATTERN [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_CONTROL_REG_SEL_USER_PATTERN_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_CONTROL_REG_SEL_USER_PATTERN_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_CONTROL_REG_SEL_USER_PATTERN_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_CONTROL_REG :: SEL_CLK_PATTERN [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_CONTROL_REG_SEL_CLK_PATTERN_MASK 0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_CONTROL_REG_SEL_CLK_PATTERN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_CONTROL_REG_SEL_CLK_PATTERN_DEFAULT 0x00000004

/***************************************************************************
 *CPU_CLUSTER1_CLOCK_CONTROL_REG - CPU Cluster 1 Clock Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_CONTROL_REG :: reserved0 [31:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_CONTROL_REG_reserved0_MASK 0xffffffe0
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_CONTROL_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_CONTROL_REG :: SEL_USER_PATTERN [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_CONTROL_REG_SEL_USER_PATTERN_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_CONTROL_REG_SEL_USER_PATTERN_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_CONTROL_REG_SEL_USER_PATTERN_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_CONTROL_REG :: SEL_CLK_PATTERN [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_CONTROL_REG_SEL_CLK_PATTERN_MASK 0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_CONTROL_REG_SEL_CLK_PATTERN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_CONTROL_REG_SEL_CLK_PATTERN_DEFAULT 0x00000004

/***************************************************************************
 *CPU_CLUSTER0_CLOCK_PATTERN_REG - CPU Cluster 0 Clock Pattern Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_PATTERN_REG :: CLK_RATIO [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_PATTERN_REG_CLK_RATIO_MASK 0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_PATTERN_REG_CLK_RATIO_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_PATTERN_REG_CLK_RATIO_DEFAULT 0x55555555

/***************************************************************************
 *CPU_CLUSTER1_CLOCK_PATTERN_REG - CPU Cluster 1 Clock Pattern Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_PATTERN_REG :: CLK_RATIO [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_PATTERN_REG_CLK_RATIO_MASK 0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_PATTERN_REG_CLK_RATIO_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_PATTERN_REG_CLK_RATIO_DEFAULT 0x55555555

/***************************************************************************
 *CPU_CLUSTER0_CLOCK_RAMP_REG - CPU Cluster 0 Clock Ramp Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_RAMP_REG :: CLK_CLKOFF_EN [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_CLKOFF_EN_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_CLKOFF_EN_SHIFT 31
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_CLKOFF_EN_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_RAMP_REG :: CLK_RAMP_EN [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_EN_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_EN_SHIFT 30
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_EN_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_RAMP_REG :: reserved0 [29:27] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_reserved0_MASK 0x38000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_reserved0_SHIFT 27

/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_RAMP_REG :: CLK_RAMP_TOP [26:22] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_TOP_MASK 0x07c00000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_TOP_SHIFT 22
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_TOP_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_RAMP_REG :: reserved1 [21:21] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_reserved1_MASK 0x00200000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_reserved1_SHIFT 21

/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_RAMP_REG :: CLK_RAMP_BOTTOM [20:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_BOTTOM_MASK 0x001f0000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_BOTTOM_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_BOTTOM_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_RAMP_REG :: CLK_RAMP_DOWN_DELAY [15:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_DOWN_DELAY_MASK 0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_DOWN_DELAY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_DOWN_DELAY_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER0_CLOCK_RAMP_REG :: CLK_RAMP_UP_DELAY [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_UP_DELAY_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_UP_DELAY_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER0_CLOCK_RAMP_REG_CLK_RAMP_UP_DELAY_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLUSTER1_CLOCK_RAMP_REG - CPU Cluster 1 Clock Ramp Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_RAMP_REG :: CLK_CLKOFF_EN [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_CLKOFF_EN_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_CLKOFF_EN_SHIFT 31
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_CLKOFF_EN_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_RAMP_REG :: CLK_RAMP_EN [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_EN_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_EN_SHIFT 30
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_EN_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_RAMP_REG :: reserved0 [29:27] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_reserved0_MASK 0x38000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_reserved0_SHIFT 27

/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_RAMP_REG :: CLK_RAMP_TOP [26:22] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_TOP_MASK 0x07c00000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_TOP_SHIFT 22
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_TOP_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_RAMP_REG :: reserved1 [21:21] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_reserved1_MASK 0x00200000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_reserved1_SHIFT 21

/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_RAMP_REG :: CLK_RAMP_BOTTOM [20:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_BOTTOM_MASK 0x001f0000
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_BOTTOM_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_BOTTOM_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_RAMP_REG :: CLK_RAMP_DOWN_DELAY [15:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_DOWN_DELAY_MASK 0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_DOWN_DELAY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_DOWN_DELAY_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_CLUSTER1_CLOCK_RAMP_REG :: CLK_RAMP_UP_DELAY [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_UP_DELAY_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_UP_DELAY_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_CLUSTER1_CLOCK_RAMP_REG_CLK_RAMP_UP_DELAY_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MISC_CONFIG_REG - CPU Miscellaneous Configuration Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_MISC_CONFIG_REG :: MiscCommands [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_MISC_CONFIG_REG_MiscCommands_MASK  0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU_MISC_CONFIG_REG_MiscCommands_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU_MISC_CONFIG_REG_MiscCommands_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_MISC_CONFIG_REG :: VINITHI [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_MISC_CONFIG_REG_VINITHI_MASK       0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU_MISC_CONFIG_REG_VINITHI_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_MISC_CONFIG_REG_VINITHI_DEFAULT    0x000000ff

/***************************************************************************
 *CPU_CREDIT_REG - CPU Request Credit Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_CREDIT_REG :: reserved0 [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_reserved0_MASK          0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_reserved0_SHIFT         31

/* HIF_CPUBIUCTRL :: CPU_CREDIT_REG :: MCP2_WR_PAIRING_EN [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP2_WR_PAIRING_EN_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP2_WR_PAIRING_EN_SHIFT 30
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP2_WR_PAIRING_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_CREDIT_REG :: MCP1_WR_PAIRING_EN [29:29] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP1_WR_PAIRING_EN_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP1_WR_PAIRING_EN_SHIFT 29
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP1_WR_PAIRING_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_CREDIT_REG :: MCP0_WR_PAIRING_EN [28:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP0_WR_PAIRING_EN_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP0_WR_PAIRING_EN_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP0_WR_PAIRING_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_CREDIT_REG :: reserved1 [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_reserved1_MASK          0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_reserved1_SHIFT         24

/* HIF_CPUBIUCTRL :: CPU_CREDIT_REG :: MCP2_WRITE_CRED [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP2_WRITE_CRED_MASK    0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP2_WRITE_CRED_SHIFT   20
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP2_WRITE_CRED_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU_CREDIT_REG :: MCP2_READ_CRED [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP2_READ_CRED_MASK     0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP2_READ_CRED_SHIFT    16
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP2_READ_CRED_DEFAULT  0x00000004

/* HIF_CPUBIUCTRL :: CPU_CREDIT_REG :: MCP1_WRITE_CRED [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP1_WRITE_CRED_MASK    0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP1_WRITE_CRED_SHIFT   12
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP1_WRITE_CRED_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU_CREDIT_REG :: MCP1_READ_CRED [11:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP1_READ_CRED_MASK     0x00000f00
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP1_READ_CRED_SHIFT    8
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP1_READ_CRED_DEFAULT  0x00000004

/* HIF_CPUBIUCTRL :: CPU_CREDIT_REG :: MCP0_WRITE_CRED [07:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP0_WRITE_CRED_MASK    0x000000f0
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP0_WRITE_CRED_SHIFT   4
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP0_WRITE_CRED_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU_CREDIT_REG :: MCP0_READ_CRED [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP0_READ_CRED_MASK     0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP0_READ_CRED_SHIFT    0
#define BCHP_HIF_CPUBIUCTRL_CPU_CREDIT_REG_MCP0_READ_CRED_DEFAULT  0x00000004

/***************************************************************************
 *CPU_MCP_FLOW_REG - CPU Read Buffer Credit Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_MCP_FLOW_REG :: reserved0 [31:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG_reserved0_MASK        0xff000000
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG_reserved0_SHIFT       24

/* HIF_CPUBIUCTRL :: CPU_MCP_FLOW_REG :: MCP2_RDBUFF_CRED [23:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG_MCP2_RDBUFF_CRED_MASK 0x00ff0000
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG_MCP2_RDBUFF_CRED_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG_MCP2_RDBUFF_CRED_DEFAULT 0x00000010

/* HIF_CPUBIUCTRL :: CPU_MCP_FLOW_REG :: MCP1_RDBUFF_CRED [15:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG_MCP1_RDBUFF_CRED_MASK 0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG_MCP1_RDBUFF_CRED_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG_MCP1_RDBUFF_CRED_DEFAULT 0x00000010

/* HIF_CPUBIUCTRL :: CPU_MCP_FLOW_REG :: MCP0_RDBUFF_CRED [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG_MCP0_RDBUFF_CRED_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG_MCP0_RDBUFF_CRED_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_MCP_FLOW_REG_MCP0_RDBUFF_CRED_DEFAULT 0x00000010

/***************************************************************************
 *PERIPHBASE_GIC - GIC PERIPHBASE
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: PERIPHBASE_GIC :: BASEADDR [31:07] */
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC_BASEADDR_MASK           0xffffff80
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC_BASEADDR_SHIFT          7
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC_BASEADDR_DEFAULT        0x0001ffa0

/* HIF_CPUBIUCTRL :: PERIPHBASE_GIC :: reserved0 [06:00] */
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC_reserved0_MASK          0x0000007f
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC_reserved0_SHIFT         0

/***************************************************************************
 *PERIPHBASE_GIC_WEB - WEB PERIPHBASE
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: PERIPHBASE_GIC_WEB :: BASEADDR [31:07] */
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC_WEB_BASEADDR_MASK       0xffffff80
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC_WEB_BASEADDR_SHIFT      7
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC_WEB_BASEADDR_DEFAULT    0x0001ffa0

/* HIF_CPUBIUCTRL :: PERIPHBASE_GIC_WEB :: reserved0 [06:00] */
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC_WEB_reserved0_MASK      0x0000007f
#define BCHP_HIF_CPUBIUCTRL_PERIPHBASE_GIC_WEB_reserved0_SHIFT     0

/***************************************************************************
 *WFX_STATE - WFI/WFE Status
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: WFX_STATE :: reserved0 [31:28] */
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_reserved0_MASK               0xf0000000
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_reserved0_SHIFT              28

/* HIF_CPUBIUCTRL :: WFX_STATE :: WFE_C1 [27:24] */
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFE_C1_MASK                  0x0f000000
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFE_C1_SHIFT                 24
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFE_C1_DEFAULT               0x0000000f

/* HIF_CPUBIUCTRL :: WFX_STATE :: reserved1 [23:20] */
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_reserved1_MASK               0x00f00000
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_reserved1_SHIFT              20

/* HIF_CPUBIUCTRL :: WFX_STATE :: WFE_C0 [19:16] */
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFE_C0_MASK                  0x000f0000
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFE_C0_SHIFT                 16
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFE_C0_DEFAULT               0x00000000

/* HIF_CPUBIUCTRL :: WFX_STATE :: reserved2 [15:13] */
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_reserved2_MASK               0x0000e000
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_reserved2_SHIFT              13

/* HIF_CPUBIUCTRL :: WFX_STATE :: WFI_L2_C1 [12:12] */
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_L2_C1_MASK               0x00001000
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_L2_C1_SHIFT              12
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_L2_C1_DEFAULT            0x00000001

/* HIF_CPUBIUCTRL :: WFX_STATE :: WFI_C1 [11:08] */
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_C1_MASK                  0x00000f00
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_C1_SHIFT                 8
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_C1_DEFAULT               0x0000000f

/* HIF_CPUBIUCTRL :: WFX_STATE :: reserved3 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_reserved3_MASK               0x000000e0
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_reserved3_SHIFT              5

/* HIF_CPUBIUCTRL :: WFX_STATE :: WFI_L2_C0 [04:04] */
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_L2_C0_MASK               0x00000010
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_L2_C0_SHIFT              4
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_L2_C0_DEFAULT            0x00000000

/* HIF_CPUBIUCTRL :: WFX_STATE :: WFI_C0 [03:00] */
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_C0_MASK                  0x0000000f
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_C0_SHIFT                 0
#define BCHP_HIF_CPUBIUCTRL_WFX_STATE_WFI_C0_DEFAULT               0x0000000e

/***************************************************************************
 *CPU0_PWR_ZONE_CNTRL_REG - CPU0 Power Zone Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_RESET_STATE [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_SHIFT 31

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_ISO_STATE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_SHIFT 30

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_STATE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_SHIFT 29

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_DPG_PWR_STATE [28:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_SHIFT 28

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_POWER_GOOD [27:27] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_MASK 0x08000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_SHIFT 27

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_PWR_ON_STATE [26:26] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_MASK 0x04000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_SHIFT 26

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_PWR_OFF_STATE [25:25] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_MASK 0x02000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_SHIFT 25

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: FREQ_SCALAR_DYNAMIC_SEL [24:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_SHIFT 24

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_PWR_CNTL_STATE [23:19] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_MASK 0x00f80000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_SHIFT 19

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: reserved0 [18:14] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_reserved0_MASK 0x0007c000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_reserved0_SHIFT 14

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_MEM_STBY [13:13] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_SHIFT 13

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_BLK_RST_ASSERT [12:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_CNTL_EN [11:11] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_PWR_UP_REQ [10:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_PWR_DN_REQ [09:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CNTL_EN [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_MANUAL_CONTROL [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_MAN_ISO_CNTL [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: reserved1 [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_reserved1_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_reserved1_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_MAN_MEM_PWR [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CAPABLE [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_FREQ_SCALE_USED [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_SHIFT 2

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_MAN_RESET_CNTL [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CNTRL_REG :: ZONE_MAN_CLKEN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_DEFAULT 0x00000000

/***************************************************************************
 *CPU1_PWR_ZONE_CNTRL_REG - CPU1 Power Zone Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_RESET_STATE [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_SHIFT 31

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_ISO_STATE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_SHIFT 30

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_STATE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_SHIFT 29

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_DPG_PWR_STATE [28:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_SHIFT 28

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_POWER_GOOD [27:27] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_MASK 0x08000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_SHIFT 27

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_PWR_ON_STATE [26:26] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_MASK 0x04000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_SHIFT 26

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_PWR_OFF_STATE [25:25] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_MASK 0x02000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_SHIFT 25

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: FREQ_SCALAR_DYNAMIC_SEL [24:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_SHIFT 24

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_PWR_CNTL_STATE [23:19] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_MASK 0x00f80000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_SHIFT 19

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: reserved0 [18:14] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_reserved0_MASK 0x0007c000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_reserved0_SHIFT 14

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_MEM_STBY [13:13] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_SHIFT 13

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_BLK_RST_ASSERT [12:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_CNTL_EN [11:11] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_PWR_UP_REQ [10:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_PWR_DN_REQ [09:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CNTL_EN [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_MANUAL_CONTROL [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_MAN_ISO_CNTL [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: reserved1 [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_reserved1_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_reserved1_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_MAN_MEM_PWR [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CAPABLE [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_FREQ_SCALE_USED [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_SHIFT 2

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_MAN_RESET_CNTL [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CNTRL_REG :: ZONE_MAN_CLKEN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_DEFAULT 0x00000000

/***************************************************************************
 *CPU2_PWR_ZONE_CNTRL_REG - CPU2 Power Zone Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_RESET_STATE [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_SHIFT 31

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_ISO_STATE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_SHIFT 30

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_STATE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_SHIFT 29

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_DPG_PWR_STATE [28:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_SHIFT 28

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_POWER_GOOD [27:27] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_MASK 0x08000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_SHIFT 27

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_ON_STATE [26:26] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_MASK 0x04000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_SHIFT 26

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_OFF_STATE [25:25] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_MASK 0x02000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_SHIFT 25

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: FREQ_SCALAR_DYNAMIC_SEL [24:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_SHIFT 24

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_CNTL_STATE [23:19] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_MASK 0x00f80000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_SHIFT 19

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: reserved0 [18:14] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_reserved0_MASK 0x0007c000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_reserved0_SHIFT 14

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_MEM_STBY [13:13] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_SHIFT 13

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_BLK_RST_ASSERT [12:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_CNTL_EN [11:11] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_UP_REQ [10:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_DN_REQ [09:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CNTL_EN [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_MANUAL_CONTROL [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_ISO_CNTL [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: reserved1 [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_reserved1_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_reserved1_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_MEM_PWR [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CAPABLE [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_FREQ_SCALE_USED [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_SHIFT 2

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_RESET_CNTL [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_CLKEN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_DEFAULT 0x00000000

/***************************************************************************
 *CPU3_PWR_ZONE_CNTRL_REG - CPU3 Power Zone Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_RESET_STATE [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_SHIFT 31

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_ISO_STATE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_SHIFT 30

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_STATE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_SHIFT 29

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_DPG_PWR_STATE [28:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_SHIFT 28

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_POWER_GOOD [27:27] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_MASK 0x08000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_SHIFT 27

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_PWR_ON_STATE [26:26] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_MASK 0x04000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_SHIFT 26

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_PWR_OFF_STATE [25:25] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_MASK 0x02000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_SHIFT 25

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: FREQ_SCALAR_DYNAMIC_SEL [24:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_SHIFT 24

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_PWR_CNTL_STATE [23:19] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_MASK 0x00f80000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_SHIFT 19

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: reserved0 [18:14] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_reserved0_MASK 0x0007c000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_reserved0_SHIFT 14

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_MEM_STBY [13:13] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_SHIFT 13

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_BLK_RST_ASSERT [12:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_CNTL_EN [11:11] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_PWR_UP_REQ [10:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_PWR_DN_REQ [09:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CNTL_EN [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_MANUAL_CONTROL [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_MAN_ISO_CNTL [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: reserved1 [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_reserved1_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_reserved1_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_MAN_MEM_PWR [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CAPABLE [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_FREQ_SCALE_USED [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_SHIFT 2

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_MAN_RESET_CNTL [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CNTRL_REG :: ZONE_MAN_CLKEN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_DEFAULT 0x00000000

/***************************************************************************
 *CPU4_PWR_ZONE_CNTRL_REG - CPU4 Power Zone Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_RESET_STATE [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_SHIFT 31

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_ISO_STATE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_SHIFT 30

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_STATE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_SHIFT 29

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_DPG_PWR_STATE [28:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_SHIFT 28

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_POWER_GOOD [27:27] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_MASK 0x08000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_SHIFT 27

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_PWR_ON_STATE [26:26] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_MASK 0x04000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_SHIFT 26

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_PWR_OFF_STATE [25:25] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_MASK 0x02000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_SHIFT 25

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: FREQ_SCALAR_DYNAMIC_SEL [24:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_SHIFT 24

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_PWR_CNTL_STATE [23:19] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_MASK 0x00f80000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_SHIFT 19

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: reserved0 [18:14] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_reserved0_MASK 0x0007c000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_reserved0_SHIFT 14

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_MEM_STBY [13:13] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_SHIFT 13

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_BLK_RST_ASSERT [12:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_CNTL_EN [11:11] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_PWR_UP_REQ [10:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_PWR_DN_REQ [09:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CNTL_EN [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_MANUAL_CONTROL [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_MAN_ISO_CNTL [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: reserved1 [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_reserved1_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_reserved1_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_MAN_MEM_PWR [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CAPABLE [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_FREQ_SCALE_USED [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_SHIFT 2

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_MAN_RESET_CNTL [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CNTRL_REG :: ZONE_MAN_CLKEN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_DEFAULT 0x00000000

/***************************************************************************
 *CPU5_PWR_ZONE_CNTRL_REG - CPU5 Power Zone Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_RESET_STATE [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_SHIFT 31

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_ISO_STATE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_SHIFT 30

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_STATE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_SHIFT 29

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_DPG_PWR_STATE [28:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_SHIFT 28

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_POWER_GOOD [27:27] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_MASK 0x08000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_SHIFT 27

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_PWR_ON_STATE [26:26] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_MASK 0x04000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_SHIFT 26

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_PWR_OFF_STATE [25:25] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_MASK 0x02000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_SHIFT 25

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: FREQ_SCALAR_DYNAMIC_SEL [24:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_SHIFT 24

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_PWR_CNTL_STATE [23:19] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_MASK 0x00f80000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_SHIFT 19

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: reserved0 [18:14] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_reserved0_MASK 0x0007c000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_reserved0_SHIFT 14

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_MEM_STBY [13:13] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_SHIFT 13

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_BLK_RST_ASSERT [12:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_CNTL_EN [11:11] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_PWR_UP_REQ [10:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_PWR_DN_REQ [09:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CNTL_EN [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_MANUAL_CONTROL [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_MAN_ISO_CNTL [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: reserved1 [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_reserved1_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_reserved1_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_MAN_MEM_PWR [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CAPABLE [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_FREQ_SCALE_USED [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_SHIFT 2

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_MAN_RESET_CNTL [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CNTRL_REG :: ZONE_MAN_CLKEN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_DEFAULT 0x00000000

/***************************************************************************
 *CPU6_PWR_ZONE_CNTRL_REG - CPU6 Power Zone Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_RESET_STATE [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_SHIFT 31

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_ISO_STATE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_SHIFT 30

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_STATE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_SHIFT 29

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_DPG_PWR_STATE [28:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_SHIFT 28

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_POWER_GOOD [27:27] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_MASK 0x08000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_SHIFT 27

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_PWR_ON_STATE [26:26] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_MASK 0x04000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_SHIFT 26

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_PWR_OFF_STATE [25:25] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_MASK 0x02000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_SHIFT 25

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: FREQ_SCALAR_DYNAMIC_SEL [24:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_SHIFT 24

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_PWR_CNTL_STATE [23:19] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_MASK 0x00f80000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_SHIFT 19

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: reserved0 [18:14] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_reserved0_MASK 0x0007c000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_reserved0_SHIFT 14

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_MEM_STBY [13:13] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_SHIFT 13

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_BLK_RST_ASSERT [12:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_CNTL_EN [11:11] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_PWR_UP_REQ [10:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_PWR_DN_REQ [09:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CNTL_EN [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_MANUAL_CONTROL [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_MAN_ISO_CNTL [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: reserved1 [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_reserved1_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_reserved1_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_MAN_MEM_PWR [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CAPABLE [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_FREQ_SCALE_USED [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_SHIFT 2

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_MAN_RESET_CNTL [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CNTRL_REG :: ZONE_MAN_CLKEN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_DEFAULT 0x00000000

/***************************************************************************
 *CPU7_PWR_ZONE_CNTRL_REG - CPU7 Power Zone Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_RESET_STATE [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_SHIFT 31

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_ISO_STATE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_SHIFT 30

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_STATE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_SHIFT 29

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_DPG_PWR_STATE [28:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_SHIFT 28

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_POWER_GOOD [27:27] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_MASK 0x08000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_SHIFT 27

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_PWR_ON_STATE [26:26] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_MASK 0x04000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_SHIFT 26

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_PWR_OFF_STATE [25:25] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_MASK 0x02000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_SHIFT 25

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: FREQ_SCALAR_DYNAMIC_SEL [24:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_SHIFT 24

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_PWR_CNTL_STATE [23:19] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_MASK 0x00f80000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_SHIFT 19

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: reserved0 [18:14] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_reserved0_MASK 0x0007c000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_reserved0_SHIFT 14

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_MEM_STBY [13:13] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_SHIFT 13

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_BLK_RST_ASSERT [12:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_CNTL_EN [11:11] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_PWR_UP_REQ [10:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_PWR_DN_REQ [09:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CNTL_EN [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_MANUAL_CONTROL [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_MAN_ISO_CNTL [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: reserved1 [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_reserved1_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_reserved1_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_MAN_MEM_PWR [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CAPABLE [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_FREQ_SCALE_USED [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_SHIFT 2

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_MAN_RESET_CNTL [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CNTRL_REG :: ZONE_MAN_CLKEN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_DEFAULT 0x00000000

/***************************************************************************
 *CPU0_PWR_ZONE_CONFIG1_REG - CPU0 Power Zone Config1 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG1_REG :: RST_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG1_REG :: RST_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG1_REG :: CLK_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG1_REG :: CLK_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG1_REG :: ISO_OFF_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG1_REG :: ISO_ON_DLY [11:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG1_REG :: reserved0 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_reserved0_MASK 0x000000e0
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG1_REG :: PWROK_TRESH [04:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_MASK 0x00000018
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG1_REG :: PWROK_DELAY_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CPU1_PWR_ZONE_CONFIG1_REG - CPU1 Power Zone Config1 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG1_REG :: RST_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG1_REG :: RST_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG1_REG :: CLK_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG1_REG :: CLK_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG1_REG :: ISO_OFF_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG1_REG :: ISO_ON_DLY [11:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG1_REG :: reserved0 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_reserved0_MASK 0x000000e0
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG1_REG :: PWROK_TRESH [04:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_MASK 0x00000018
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG1_REG :: PWROK_DELAY_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CPU2_PWR_ZONE_CONFIG1_REG - CPU2 Power Zone Config1 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG1_REG :: RST_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG1_REG :: RST_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG1_REG :: CLK_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG1_REG :: CLK_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG1_REG :: ISO_OFF_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG1_REG :: ISO_ON_DLY [11:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG1_REG :: reserved0 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_reserved0_MASK 0x000000e0
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG1_REG :: PWROK_TRESH [04:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_MASK 0x00000018
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG1_REG :: PWROK_DELAY_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CPU3_PWR_ZONE_CONFIG1_REG - CPU3 Power Zone Config1 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG1_REG :: RST_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG1_REG :: RST_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG1_REG :: CLK_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG1_REG :: CLK_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG1_REG :: ISO_OFF_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG1_REG :: ISO_ON_DLY [11:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG1_REG :: reserved0 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_reserved0_MASK 0x000000e0
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG1_REG :: PWROK_TRESH [04:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_MASK 0x00000018
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG1_REG :: PWROK_DELAY_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CPU4_PWR_ZONE_CONFIG1_REG - CPU4 Power Zone Config1 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG1_REG :: RST_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG1_REG :: RST_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG1_REG :: CLK_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG1_REG :: CLK_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG1_REG :: ISO_OFF_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG1_REG :: ISO_ON_DLY [11:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG1_REG :: reserved0 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_reserved0_MASK 0x000000e0
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG1_REG :: PWROK_TRESH [04:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_MASK 0x00000018
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG1_REG :: PWROK_DELAY_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CPU5_PWR_ZONE_CONFIG1_REG - CPU5 Power Zone Config1 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG1_REG :: RST_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG1_REG :: RST_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG1_REG :: CLK_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG1_REG :: CLK_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG1_REG :: ISO_OFF_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG1_REG :: ISO_ON_DLY [11:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG1_REG :: reserved0 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_reserved0_MASK 0x000000e0
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG1_REG :: PWROK_TRESH [04:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_MASK 0x00000018
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG1_REG :: PWROK_DELAY_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CPU6_PWR_ZONE_CONFIG1_REG - CPU6 Power Zone Config1 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG1_REG :: RST_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG1_REG :: RST_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG1_REG :: CLK_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG1_REG :: CLK_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG1_REG :: ISO_OFF_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG1_REG :: ISO_ON_DLY [11:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG1_REG :: reserved0 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_reserved0_MASK 0x000000e0
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG1_REG :: PWROK_TRESH [04:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_MASK 0x00000018
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG1_REG :: PWROK_DELAY_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CPU7_PWR_ZONE_CONFIG1_REG - CPU7 Power Zone Config1 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG1_REG :: RST_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG1_REG :: RST_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG1_REG :: CLK_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG1_REG :: CLK_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG1_REG :: ISO_OFF_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG1_REG :: ISO_ON_DLY [11:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG1_REG :: reserved0 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_reserved0_MASK 0x000000e0
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG1_REG :: PWROK_TRESH [04:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_MASK 0x00000018
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG1_REG :: PWROK_DELAY_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CPU0_PWR_ZONE_CONFIG2_REG - CPU0 Power Zone Config2 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG2_REG :: MEM_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG2_REG :: MEM_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG2_REG :: DPG_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG2_REG :: DPG1_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_DEFAULT 0x00000003

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG2_REG :: DPGN_ON_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG2_REG :: reserved0 [11:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_reserved0_MASK 0x00000fc0
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_reserved0_SHIFT 6

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG2_REG :: SLEW_PRESCALE_SEL [05:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_MASK 0x00000038
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: CPU0_PWR_ZONE_CONFIG2_REG :: DELAY_PRESCALE_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU0_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_DEFAULT 0x00000002

/***************************************************************************
 *CPU1_PWR_ZONE_CONFIG2_REG - CPU1 Power Zone Config2 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG2_REG :: MEM_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG2_REG :: MEM_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG2_REG :: DPG_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG2_REG :: DPG1_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_DEFAULT 0x00000003

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG2_REG :: DPGN_ON_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG2_REG :: reserved0 [11:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_reserved0_MASK 0x00000fc0
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_reserved0_SHIFT 6

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG2_REG :: SLEW_PRESCALE_SEL [05:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_MASK 0x00000038
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: CPU1_PWR_ZONE_CONFIG2_REG :: DELAY_PRESCALE_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU1_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_DEFAULT 0x00000002

/***************************************************************************
 *CPU2_PWR_ZONE_CONFIG2_REG - CPU2 Power Zone Config2 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG2_REG :: MEM_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG2_REG :: MEM_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG2_REG :: DPG_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG2_REG :: DPG1_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_DEFAULT 0x00000003

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG2_REG :: DPGN_ON_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG2_REG :: reserved0 [11:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_reserved0_MASK 0x00000fc0
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_reserved0_SHIFT 6

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG2_REG :: SLEW_PRESCALE_SEL [05:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_MASK 0x00000038
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: CPU2_PWR_ZONE_CONFIG2_REG :: DELAY_PRESCALE_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU2_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_DEFAULT 0x00000002

/***************************************************************************
 *CPU3_PWR_ZONE_CONFIG2_REG - CPU3 Power Zone Config2 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG2_REG :: MEM_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG2_REG :: MEM_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG2_REG :: DPG_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG2_REG :: DPG1_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_DEFAULT 0x00000003

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG2_REG :: DPGN_ON_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG2_REG :: reserved0 [11:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_reserved0_MASK 0x00000fc0
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_reserved0_SHIFT 6

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG2_REG :: SLEW_PRESCALE_SEL [05:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_MASK 0x00000038
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: CPU3_PWR_ZONE_CONFIG2_REG :: DELAY_PRESCALE_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU3_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_DEFAULT 0x00000002

/***************************************************************************
 *CPU4_PWR_ZONE_CONFIG2_REG - CPU4 Power Zone Config2 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG2_REG :: MEM_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG2_REG :: MEM_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG2_REG :: DPG_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG2_REG :: DPG1_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_DEFAULT 0x00000003

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG2_REG :: DPGN_ON_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG2_REG :: reserved0 [11:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_reserved0_MASK 0x00000fc0
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_reserved0_SHIFT 6

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG2_REG :: SLEW_PRESCALE_SEL [05:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_MASK 0x00000038
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: CPU4_PWR_ZONE_CONFIG2_REG :: DELAY_PRESCALE_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU4_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_DEFAULT 0x00000002

/***************************************************************************
 *CPU5_PWR_ZONE_CONFIG2_REG - CPU5 Power Zone Config2 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG2_REG :: MEM_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG2_REG :: MEM_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG2_REG :: DPG_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG2_REG :: DPG1_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_DEFAULT 0x00000003

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG2_REG :: DPGN_ON_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG2_REG :: reserved0 [11:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_reserved0_MASK 0x00000fc0
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_reserved0_SHIFT 6

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG2_REG :: SLEW_PRESCALE_SEL [05:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_MASK 0x00000038
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: CPU5_PWR_ZONE_CONFIG2_REG :: DELAY_PRESCALE_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU5_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_DEFAULT 0x00000002

/***************************************************************************
 *CPU6_PWR_ZONE_CONFIG2_REG - CPU6 Power Zone Config2 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG2_REG :: MEM_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG2_REG :: MEM_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG2_REG :: DPG_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG2_REG :: DPG1_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_DEFAULT 0x00000003

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG2_REG :: DPGN_ON_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG2_REG :: reserved0 [11:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_reserved0_MASK 0x00000fc0
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_reserved0_SHIFT 6

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG2_REG :: SLEW_PRESCALE_SEL [05:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_MASK 0x00000038
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: CPU6_PWR_ZONE_CONFIG2_REG :: DELAY_PRESCALE_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU6_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_DEFAULT 0x00000002

/***************************************************************************
 *CPU7_PWR_ZONE_CONFIG2_REG - CPU7 Power Zone Config2 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG2_REG :: MEM_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG2_REG :: MEM_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG2_REG :: DPG_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG2_REG :: DPG1_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_DEFAULT 0x00000003

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG2_REG :: DPGN_ON_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG2_REG :: reserved0 [11:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_reserved0_MASK 0x00000fc0
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_reserved0_SHIFT 6

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG2_REG :: SLEW_PRESCALE_SEL [05:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_MASK 0x00000038
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: CPU7_PWR_ZONE_CONFIG2_REG :: DELAY_PRESCALE_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU7_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_DEFAULT 0x00000002

/***************************************************************************
 *C0L2_PWR_ZONE_CNTRL_REG - Cluster 0 L2 Power Zone Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_RESET_STATE [31:31] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_SHIFT 31

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_ISO_STATE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_SHIFT 30

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_STATE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_SHIFT 29

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_DPG_PWR_STATE [28:28] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_SHIFT 28

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_POWER_GOOD [27:27] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_MASK 0x08000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_SHIFT 27

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_ON_STATE [26:26] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_MASK 0x04000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_SHIFT 26

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_OFF_STATE [25:25] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_MASK 0x02000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_SHIFT 25

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: FREQ_SCALAR_DYNAMIC_SEL [24:24] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_SHIFT 24

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_CNTL_STATE [23:19] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_MASK 0x00f80000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_SHIFT 19

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: reserved0 [18:14] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_reserved0_MASK 0x0007c000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_reserved0_SHIFT 14

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_MEM_STBY [13:13] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_SHIFT 13

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_BLK_RST_ASSERT [12:12] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_CNTL_EN [11:11] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_UP_REQ [10:10] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_DN_REQ [09:09] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CNTL_EN [08:08] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_MANUAL_CONTROL [07:07] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_ISO_CNTL [06:06] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: reserved1 [05:05] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_reserved1_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_reserved1_SHIFT 5

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_MEM_PWR [04:04] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CAPABLE [03:03] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_FREQ_SCALE_USED [02:02] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_SHIFT 2

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_RESET_CNTL [01:01] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_CLKEN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_DEFAULT 0x00000000

/***************************************************************************
 *C0L2_PWR_ZONE_CONFIG1_REG - Cluster 0 L2 Power Zone Config1 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG1_REG :: RST_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG1_REG :: RST_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG1_REG :: CLK_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG1_REG :: CLK_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG1_REG :: ISO_OFF_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG1_REG :: ISO_ON_DLY [11:08] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG1_REG :: reserved0 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_reserved0_MASK 0x000000e0
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG1_REG :: PWROK_TRESH [04:03] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_MASK 0x00000018
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG1_REG :: PWROK_DELAY_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_DEFAULT 0x00000000

/***************************************************************************
 *C0L2_PWR_ZONE_CONFIG2_REG - Cluster 0 L2 Power Zone Config2 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG2_REG :: MEM_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG2_REG :: MEM_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG2_REG :: DPG_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG2_REG :: DPG1_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_DEFAULT 0x00000003

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG2_REG :: DPGN_ON_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG2_REG :: reserved0 [11:06] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_reserved0_MASK 0x00000fc0
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_reserved0_SHIFT 6

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG2_REG :: SLEW_PRESCALE_SEL [05:03] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_MASK 0x00000038
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: C0L2_PWR_ZONE_CONFIG2_REG :: DELAY_PRESCALE_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_C0L2_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_DEFAULT 0x00000002

/***************************************************************************
 *C1L2_PWR_ZONE_CNTRL_REG - Cluste 1 L2 Power Zone Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_RESET_STATE [31:31] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_SHIFT 31

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_ISO_STATE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_SHIFT 30

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_STATE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_SHIFT 29

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_DPG_PWR_STATE [28:28] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_SHIFT 28

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_POWER_GOOD [27:27] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_MASK 0x08000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_SHIFT 27

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_ON_STATE [26:26] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_MASK 0x04000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_SHIFT 26

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_OFF_STATE [25:25] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_MASK 0x02000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_SHIFT 25

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: FREQ_SCALAR_DYNAMIC_SEL [24:24] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_SHIFT 24

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_CNTL_STATE [23:19] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_MASK 0x00f80000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_SHIFT 19

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: reserved0 [18:14] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_reserved0_MASK 0x0007c000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_reserved0_SHIFT 14

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_MEM_STBY [13:13] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_SHIFT 13

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_BLK_RST_ASSERT [12:12] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_CNTL_EN [11:11] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_UP_REQ [10:10] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_PWR_DN_REQ [09:09] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CNTL_EN [08:08] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_MANUAL_CONTROL [07:07] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_ISO_CNTL [06:06] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: reserved1 [05:05] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_reserved1_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_reserved1_SHIFT 5

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_MEM_PWR [04:04] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CAPABLE [03:03] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_FREQ_SCALE_USED [02:02] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_SHIFT 2

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_RESET_CNTL [01:01] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CNTRL_REG :: ZONE_MAN_CLKEN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_DEFAULT 0x00000000

/***************************************************************************
 *C1L2_PWR_ZONE_CONFIG1_REG - Cluster 1 L2 Power Zone Config1 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG1_REG :: RST_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG1_REG :: RST_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG1_REG :: CLK_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG1_REG :: CLK_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG1_REG :: ISO_OFF_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG1_REG :: ISO_ON_DLY [11:08] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG1_REG :: reserved0 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_reserved0_MASK 0x000000e0
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG1_REG :: PWROK_TRESH [04:03] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_MASK 0x00000018
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG1_REG :: PWROK_DELAY_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_DEFAULT 0x00000000

/***************************************************************************
 *C1L2_PWR_ZONE_CONFIG2_REG - Cluster 1 L2 Power Zone Config2 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG2_REG :: MEM_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG2_REG :: MEM_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG2_REG :: DPG_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG2_REG :: DPG1_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_DEFAULT 0x00000003

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG2_REG :: DPGN_ON_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG2_REG :: reserved0 [11:06] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_reserved0_MASK 0x00000fc0
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_reserved0_SHIFT 6

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG2_REG :: SLEW_PRESCALE_SEL [05:03] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_MASK 0x00000038
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: C1L2_PWR_ZONE_CONFIG2_REG :: DELAY_PRESCALE_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_C1L2_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_DEFAULT 0x00000002

/***************************************************************************
 *SYSIF_PWR_ZONE_CNTRL_REG - Cluste 1 L2 Power Zone Control Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_RESET_STATE [31:31] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_RESET_STATE_SHIFT 31

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_ISO_STATE [30:30] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_MASK 0x40000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_ISO_STATE_SHIFT 30

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_STATE [29:29] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_MASK 0x20000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_STATE_SHIFT 29

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_DPG_PWR_STATE [28:28] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_MASK 0x10000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_DPG_PWR_STATE_SHIFT 28

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_POWER_GOOD [27:27] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_MASK 0x08000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_POWER_GOOD_SHIFT 27

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_PWR_ON_STATE [26:26] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_MASK 0x04000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_ON_STATE_SHIFT 26

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_PWR_OFF_STATE [25:25] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_MASK 0x02000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_OFF_STATE_SHIFT 25

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: FREQ_SCALAR_DYNAMIC_SEL [24:24] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_MASK 0x01000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_FREQ_SCALAR_DYNAMIC_SEL_SHIFT 24

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_PWR_CNTL_STATE [23:19] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_MASK 0x00f80000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_CNTL_STATE_SHIFT 19

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: reserved0 [18:14] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_reserved0_MASK 0x0007c000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_reserved0_SHIFT 14

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_MEM_STBY [13:13] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_MASK 0x00002000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MEM_STBY_SHIFT 13

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_BLK_RST_ASSERT [12:12] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_MASK 0x00001000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_BLK_RST_ASSERT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_MEM_PWR_CNTL_EN [11:11] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_MASK 0x00000800
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_SHIFT 11
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MEM_PWR_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_PWR_UP_REQ [10:10] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_MASK 0x00000400
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_SHIFT 10
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_UP_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_PWR_DN_REQ [09:09] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_MASK 0x00000200
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_SHIFT 9
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_PWR_DN_REQ_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CNTL_EN [08:08] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_MASK 0x00000100
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_DPG_CNTL_EN_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_MANUAL_CONTROL [07:07] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_MASK 0x00000080
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_SHIFT 7
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MANUAL_CONTROL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_MAN_ISO_CNTL [06:06] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_ISO_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: reserved1 [05:05] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_reserved1_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_reserved1_SHIFT 5

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_MAN_MEM_PWR [04:04] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_MEM_PWR_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_DPG_CAPABLE [03:03] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_MASK 0x00000008
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_DPG_CAPABLE_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_FREQ_SCALE_USED [02:02] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_MASK 0x00000004
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_FREQ_SCALE_USED_SHIFT 2

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_MAN_RESET_CNTL [01:01] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_RESET_CNTL_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CNTRL_REG :: ZONE_MAN_CLKEN [00:00] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CNTRL_REG_ZONE_MAN_CLKEN_DEFAULT 0x00000000

/***************************************************************************
 *SYSIF_PWR_ZONE_CONFIG1_REG - Cluster 1 L2 Power Zone Config1 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG1_REG :: RST_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_RST_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG1_REG :: RST_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_RST_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG1_REG :: CLK_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_CLK_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG1_REG :: CLK_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_CLK_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG1_REG :: ISO_OFF_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_ISO_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG1_REG :: ISO_ON_DLY [11:08] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_MASK 0x00000f00
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_SHIFT 8
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_ISO_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG1_REG :: reserved0 [07:05] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_reserved0_MASK 0x000000e0
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG1_REG :: PWROK_TRESH [04:03] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_MASK 0x00000018
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_PWROK_TRESH_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG1_REG :: PWROK_DELAY_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG1_REG_PWROK_DELAY_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SYSIF_PWR_ZONE_CONFIG2_REG - Cluster 1 L2 Power Zone Config2 Registers
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG2_REG :: MEM_OFF_DLY [31:28] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_MASK 0xf0000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_SHIFT 28
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_MEM_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG2_REG :: MEM_ON_DLY [27:24] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_MASK 0x0f000000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_MEM_ON_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG2_REG :: DPG_OFF_DLY [23:20] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_MASK 0x00f00000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_SHIFT 20
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DPG_OFF_DLY_DEFAULT 0x00000004

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG2_REG :: DPG1_ON_DLY [19:16] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_MASK 0x000f0000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_SHIFT 16
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DPG1_ON_DLY_DEFAULT 0x00000003

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG2_REG :: DPGN_ON_DLY [15:12] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_MASK 0x0000f000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DPGN_ON_DLY_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG2_REG :: reserved0 [11:06] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_reserved0_MASK 0x00000fc0
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_reserved0_SHIFT 6

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG2_REG :: SLEW_PRESCALE_SEL [05:03] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_MASK 0x00000038
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_SLEW_PRESCALE_SEL_DEFAULT 0x00000002

/* HIF_CPUBIUCTRL :: SYSIF_PWR_ZONE_CONFIG2_REG :: DELAY_PRESCALE_SEL [02:00] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_MASK 0x00000007
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_SYSIF_PWR_ZONE_CONFIG2_REG_DELAY_PRESCALE_SEL_DEFAULT 0x00000002

/***************************************************************************
 *CPU0_BPCM_ID - CPUCPU0 BPCM ID Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU0_BPCM_ID :: SW_strap [31:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_ID_SW_strap_MASK             0xffff0000
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_ID_SW_strap_SHIFT            16

/* HIF_CPUBIUCTRL :: CPU0_BPCM_ID :: HW_revision [15:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_ID_HW_revision_MASK          0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_ID_HW_revision_SHIFT         8

/* HIF_CPUBIUCTRL :: CPU0_BPCM_ID :: PMB_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_ID_PMB_ADDR_MASK             0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_ID_PMB_ADDR_SHIFT            0

/***************************************************************************
 *CPU0_BPCM_CAPABILITY - CPUCPU0 BPCM Capability Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU0_BPCM_CAPABILITY :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_CAPABILITY_reserved0_MASK    0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_CAPABILITY_reserved0_SHIFT   8

/* HIF_CPUBIUCTRL :: CPU0_BPCM_CAPABILITY :: Number_of_zones [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_CAPABILITY_Number_of_zones_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_CAPABILITY_Number_of_zones_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_CAPABILITY_Number_of_zones_DEFAULT 0x00000001

/***************************************************************************
 *CPU1_BPCM_ID - CPUCPU1 BPCM ID Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU1_BPCM_ID :: SW_strap [31:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_ID_SW_strap_MASK             0xffff0000
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_ID_SW_strap_SHIFT            16

/* HIF_CPUBIUCTRL :: CPU1_BPCM_ID :: HW_revision [15:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_ID_HW_revision_MASK          0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_ID_HW_revision_SHIFT         8

/* HIF_CPUBIUCTRL :: CPU1_BPCM_ID :: PMB_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_ID_PMB_ADDR_MASK             0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_ID_PMB_ADDR_SHIFT            0

/***************************************************************************
 *CPU1_BPCM_CAPABILITY - CPUCPU1 BPCM Capability Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU1_BPCM_CAPABILITY :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_CAPABILITY_reserved0_MASK    0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_CAPABILITY_reserved0_SHIFT   8

/* HIF_CPUBIUCTRL :: CPU1_BPCM_CAPABILITY :: Number_of_zones [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_CAPABILITY_Number_of_zones_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_CAPABILITY_Number_of_zones_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_CAPABILITY_Number_of_zones_DEFAULT 0x00000001

/***************************************************************************
 *CPU2_BPCM_ID - CPUCPU2 BPCM ID Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU2_BPCM_ID :: SW_strap [31:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_ID_SW_strap_MASK             0xffff0000
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_ID_SW_strap_SHIFT            16

/* HIF_CPUBIUCTRL :: CPU2_BPCM_ID :: HW_revision [15:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_ID_HW_revision_MASK          0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_ID_HW_revision_SHIFT         8

/* HIF_CPUBIUCTRL :: CPU2_BPCM_ID :: PMB_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_ID_PMB_ADDR_MASK             0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_ID_PMB_ADDR_SHIFT            0

/***************************************************************************
 *CPU2_BPCM_CAPABILITY - CPUCPU2 BPCM Capability Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU2_BPCM_CAPABILITY :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_CAPABILITY_reserved0_MASK    0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_CAPABILITY_reserved0_SHIFT   8

/* HIF_CPUBIUCTRL :: CPU2_BPCM_CAPABILITY :: Number_of_zones [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_CAPABILITY_Number_of_zones_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_CAPABILITY_Number_of_zones_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_CAPABILITY_Number_of_zones_DEFAULT 0x00000001

/***************************************************************************
 *CPU3_BPCM_ID - CPUCPU3 BPCM ID Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU3_BPCM_ID :: SW_strap [31:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_ID_SW_strap_MASK             0xffff0000
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_ID_SW_strap_SHIFT            16

/* HIF_CPUBIUCTRL :: CPU3_BPCM_ID :: HW_revision [15:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_ID_HW_revision_MASK          0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_ID_HW_revision_SHIFT         8

/* HIF_CPUBIUCTRL :: CPU3_BPCM_ID :: PMB_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_ID_PMB_ADDR_MASK             0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_ID_PMB_ADDR_SHIFT            0

/***************************************************************************
 *CPU3_BPCM_CAPABILITY - CPUCPU3 BPCM Capability Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU3_BPCM_CAPABILITY :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_CAPABILITY_reserved0_MASK    0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_CAPABILITY_reserved0_SHIFT   8

/* HIF_CPUBIUCTRL :: CPU3_BPCM_CAPABILITY :: Number_of_zones [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_CAPABILITY_Number_of_zones_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_CAPABILITY_Number_of_zones_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_CAPABILITY_Number_of_zones_DEFAULT 0x00000001

/***************************************************************************
 *CPU4_BPCM_ID - CPUCPU4 BPCM ID Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU4_BPCM_ID :: SW_strap [31:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_ID_SW_strap_MASK             0xffff0000
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_ID_SW_strap_SHIFT            16

/* HIF_CPUBIUCTRL :: CPU4_BPCM_ID :: HW_revision [15:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_ID_HW_revision_MASK          0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_ID_HW_revision_SHIFT         8

/* HIF_CPUBIUCTRL :: CPU4_BPCM_ID :: PMB_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_ID_PMB_ADDR_MASK             0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_ID_PMB_ADDR_SHIFT            0

/***************************************************************************
 *CPU4_BPCM_CAPABILITY - CPUCPU4 BPCM Capability Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU4_BPCM_CAPABILITY :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_CAPABILITY_reserved0_MASK    0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_CAPABILITY_reserved0_SHIFT   8

/* HIF_CPUBIUCTRL :: CPU4_BPCM_CAPABILITY :: Number_of_zones [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_CAPABILITY_Number_of_zones_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_CAPABILITY_Number_of_zones_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_CAPABILITY_Number_of_zones_DEFAULT 0x00000001

/***************************************************************************
 *CPU5_BPCM_ID - CPUCPU5 BPCM ID Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU5_BPCM_ID :: SW_strap [31:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_ID_SW_strap_MASK             0xffff0000
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_ID_SW_strap_SHIFT            16

/* HIF_CPUBIUCTRL :: CPU5_BPCM_ID :: HW_revision [15:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_ID_HW_revision_MASK          0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_ID_HW_revision_SHIFT         8

/* HIF_CPUBIUCTRL :: CPU5_BPCM_ID :: PMB_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_ID_PMB_ADDR_MASK             0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_ID_PMB_ADDR_SHIFT            0

/***************************************************************************
 *CPU5_BPCM_CAPABILITY - CPUCPU5 BPCM Capability Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU5_BPCM_CAPABILITY :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_CAPABILITY_reserved0_MASK    0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_CAPABILITY_reserved0_SHIFT   8

/* HIF_CPUBIUCTRL :: CPU5_BPCM_CAPABILITY :: Number_of_zones [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_CAPABILITY_Number_of_zones_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_CAPABILITY_Number_of_zones_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_CAPABILITY_Number_of_zones_DEFAULT 0x00000001

/***************************************************************************
 *CPU6_BPCM_ID - CPUCPU6 BPCM ID Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU6_BPCM_ID :: SW_strap [31:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_ID_SW_strap_MASK             0xffff0000
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_ID_SW_strap_SHIFT            16

/* HIF_CPUBIUCTRL :: CPU6_BPCM_ID :: HW_revision [15:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_ID_HW_revision_MASK          0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_ID_HW_revision_SHIFT         8

/* HIF_CPUBIUCTRL :: CPU6_BPCM_ID :: PMB_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_ID_PMB_ADDR_MASK             0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_ID_PMB_ADDR_SHIFT            0

/***************************************************************************
 *CPU6_BPCM_CAPABILITY - CPUCPU6 BPCM Capability Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU6_BPCM_CAPABILITY :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_CAPABILITY_reserved0_MASK    0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_CAPABILITY_reserved0_SHIFT   8

/* HIF_CPUBIUCTRL :: CPU6_BPCM_CAPABILITY :: Number_of_zones [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_CAPABILITY_Number_of_zones_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_CAPABILITY_Number_of_zones_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_CAPABILITY_Number_of_zones_DEFAULT 0x00000001

/***************************************************************************
 *CPU7_BPCM_ID - CPUCPU7 BPCM ID Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU7_BPCM_ID :: SW_strap [31:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_ID_SW_strap_MASK             0xffff0000
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_ID_SW_strap_SHIFT            16

/* HIF_CPUBIUCTRL :: CPU7_BPCM_ID :: HW_revision [15:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_ID_HW_revision_MASK          0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_ID_HW_revision_SHIFT         8

/* HIF_CPUBIUCTRL :: CPU7_BPCM_ID :: PMB_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_ID_PMB_ADDR_MASK             0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_ID_PMB_ADDR_SHIFT            0

/***************************************************************************
 *CPU7_BPCM_CAPABILITY - CPUCPU7 BPCM Capability Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU7_BPCM_CAPABILITY :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_CAPABILITY_reserved0_MASK    0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_CAPABILITY_reserved0_SHIFT   8

/* HIF_CPUBIUCTRL :: CPU7_BPCM_CAPABILITY :: Number_of_zones [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_CAPABILITY_Number_of_zones_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_CAPABILITY_Number_of_zones_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_CAPABILITY_Number_of_zones_DEFAULT 0x00000001

/***************************************************************************
 *C0L2_BPCM_ID - CPUC0L2 BPCM ID Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: C0L2_BPCM_ID :: SW_strap [31:16] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_ID_SW_strap_MASK             0xffff0000
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_ID_SW_strap_SHIFT            16

/* HIF_CPUBIUCTRL :: C0L2_BPCM_ID :: HW_revision [15:08] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_ID_HW_revision_MASK          0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_ID_HW_revision_SHIFT         8

/* HIF_CPUBIUCTRL :: C0L2_BPCM_ID :: PMB_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_ID_PMB_ADDR_MASK             0x000000ff
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_ID_PMB_ADDR_SHIFT            0

/***************************************************************************
 *C0L2_BPCM_CAPABILITY - CPUC0L2 BPCM Capability Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: C0L2_BPCM_CAPABILITY :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_CAPABILITY_reserved0_MASK    0xffffff00
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_CAPABILITY_reserved0_SHIFT   8

/* HIF_CPUBIUCTRL :: C0L2_BPCM_CAPABILITY :: Number_of_zones [07:00] */
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_CAPABILITY_Number_of_zones_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_CAPABILITY_Number_of_zones_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_CAPABILITY_Number_of_zones_DEFAULT 0x00000001

/***************************************************************************
 *C1L2_BPCM_ID - CPUC1L2 BPCM ID Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: C1L2_BPCM_ID :: SW_strap [31:16] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_ID_SW_strap_MASK             0xffff0000
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_ID_SW_strap_SHIFT            16

/* HIF_CPUBIUCTRL :: C1L2_BPCM_ID :: HW_revision [15:08] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_ID_HW_revision_MASK          0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_ID_HW_revision_SHIFT         8

/* HIF_CPUBIUCTRL :: C1L2_BPCM_ID :: PMB_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_ID_PMB_ADDR_MASK             0x000000ff
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_ID_PMB_ADDR_SHIFT            0

/***************************************************************************
 *C1L2_BPCM_CAPABILITY - CPUC1L2 BPCM Capability Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: C1L2_BPCM_CAPABILITY :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_CAPABILITY_reserved0_MASK    0xffffff00
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_CAPABILITY_reserved0_SHIFT   8

/* HIF_CPUBIUCTRL :: C1L2_BPCM_CAPABILITY :: Number_of_zones [07:00] */
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_CAPABILITY_Number_of_zones_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_CAPABILITY_Number_of_zones_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_CAPABILITY_Number_of_zones_DEFAULT 0x00000001

/***************************************************************************
 *SYSIF_BPCM_ID - CPUSYSIF BPCM ID Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: SYSIF_BPCM_ID :: SW_strap [31:16] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_ID_SW_strap_MASK            0xffff0000
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_ID_SW_strap_SHIFT           16

/* HIF_CPUBIUCTRL :: SYSIF_BPCM_ID :: HW_revision [15:08] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_ID_HW_revision_MASK         0x0000ff00
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_ID_HW_revision_SHIFT        8

/* HIF_CPUBIUCTRL :: SYSIF_BPCM_ID :: PMB_ADDR [07:00] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_ID_PMB_ADDR_MASK            0x000000ff
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_ID_PMB_ADDR_SHIFT           0

/***************************************************************************
 *SYSIF_BPCM_CAPABILITY - CPUSYSIF BPCM Capability Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: SYSIF_BPCM_CAPABILITY :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_CAPABILITY_reserved0_MASK   0xffffff00
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_CAPABILITY_reserved0_SHIFT  8

/* HIF_CPUBIUCTRL :: SYSIF_BPCM_CAPABILITY :: Number_of_zones [07:00] */
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_CAPABILITY_Number_of_zones_MASK 0x000000ff
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_CAPABILITY_Number_of_zones_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_CAPABILITY_Number_of_zones_DEFAULT 0x00000001

/***************************************************************************
 *CPU_THERM_THROTTLE_TEMP_REG - CPU Thermal Throttling IRQ Config Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_THERM_THROTTLE_TEMP_REG :: Valid [31:31] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG_Valid_MASK 0x80000000
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG_Valid_SHIFT 31
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG_Valid_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_THERM_THROTTLE_TEMP_REG :: reserved0 [30:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG_reserved0_MASK 0x7ffffc00
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG_reserved0_SHIFT 10

/* HIF_CPUBIUCTRL :: CPU_THERM_THROTTLE_TEMP_REG :: Temp [09:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG_Temp_MASK  0x000003ff
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG_Temp_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG_Temp_DEFAULT 0x00000000

/***************************************************************************
 *CPU_THERM_THROTTLE_IRQ_CONFIG_REG - CPU Thermal Throttling IRQ Config Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_THERM_THROTTLE_IRQ_CONFIG_REG :: reserved0 [31:27] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_reserved0_MASK 0xf8000000
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_reserved0_SHIFT 27

/* HIF_CPUBIUCTRL :: CPU_THERM_THROTTLE_IRQ_CONFIG_REG :: ThermCtl [26:24] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_ThermCtl_MASK 0x07000000
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_ThermCtl_SHIFT 24
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_ThermCtl_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_THERM_THROTTLE_IRQ_CONFIG_REG :: Irq_Enable_Low [23:23] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Irq_Enable_Low_MASK 0x00800000
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Irq_Enable_Low_SHIFT 23
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Irq_Enable_Low_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_THERM_THROTTLE_IRQ_CONFIG_REG :: Irq_Enable_High [22:22] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Irq_Enable_High_MASK 0x00400000
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Irq_Enable_High_SHIFT 22
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Irq_Enable_High_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_THERM_THROTTLE_IRQ_CONFIG_REG :: Temp_Threshold_Low [21:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Temp_Threshold_Low_MASK 0x003ff000
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Temp_Threshold_Low_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Temp_Threshold_Low_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_THERM_THROTTLE_IRQ_CONFIG_REG :: reserved1 [11:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_reserved1_MASK 0x00000c00
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_reserved1_SHIFT 10

/* HIF_CPUBIUCTRL :: CPU_THERM_THROTTLE_IRQ_CONFIG_REG :: Temp_Threshold_High [09:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Temp_Threshold_High_MASK 0x000003ff
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Temp_Threshold_High_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_IRQ_CONFIG_REG_Temp_Threshold_High_DEFAULT 0x00000000

/***************************************************************************
 *CPU_THERM_IRQ_HIGH_REG - CPU Thermal Throttling IRQ High Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_THERM_IRQ_HIGH_REG :: reserved0 [31:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_HIGH_REG_reserved0_MASK  0xfffffffe
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_HIGH_REG_reserved0_SHIFT 1

/* HIF_CPUBIUCTRL :: CPU_THERM_IRQ_HIGH_REG :: Therm_Irq_High [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_HIGH_REG_Therm_Irq_High_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_HIGH_REG_Therm_Irq_High_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_HIGH_REG_Therm_Irq_High_DEFAULT 0x00000000

/***************************************************************************
 *CPU_THERM_IRQ_LOW_REG - CPU Thermal Throttling IRQ Low Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_THERM_IRQ_LOW_REG :: reserved0 [31:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_LOW_REG_reserved0_MASK   0xfffffffe
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_LOW_REG_reserved0_SHIFT  1

/* HIF_CPUBIUCTRL :: CPU_THERM_IRQ_LOW_REG :: Therm_Irq_Low [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_LOW_REG_Therm_Irq_Low_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_LOW_REG_Therm_Irq_Low_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_LOW_REG_Therm_Irq_Low_DEFAULT 0x00000000

/***************************************************************************
 *CPU_THERM_MISC_THRESHOLD_REG - CPU Thermal Throttling Misc Threshold Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_THERM_MISC_THRESHOLD_REG :: reserved0 [31:23] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_reserved0_MASK 0xff800000
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_reserved0_SHIFT 23

/* HIF_CPUBIUCTRL :: CPU_THERM_MISC_THRESHOLD_REG :: Misc_Irq_Enable [22:22] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_Misc_Irq_Enable_MASK 0x00400000
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_Misc_Irq_Enable_SHIFT 22
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_Misc_Irq_Enable_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_THERM_MISC_THRESHOLD_REG :: Temp_Threshold_Low [21:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_Temp_Threshold_Low_MASK 0x003ff000
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_Temp_Threshold_Low_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_Temp_Threshold_Low_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_THERM_MISC_THRESHOLD_REG :: reserved1 [11:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_reserved1_MASK 0x00000c00
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_reserved1_SHIFT 10

/* HIF_CPUBIUCTRL :: CPU_THERM_MISC_THRESHOLD_REG :: Temp_Threshold_High [09:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_Temp_Threshold_High_MASK 0x000003ff
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_Temp_Threshold_High_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_MISC_THRESHOLD_REG_Temp_Threshold_High_DEFAULT 0x00000000

/***************************************************************************
 *CPU_THERM_IRQ_MISC_REG - CPU Thermal Throttling Misc IRQ Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_THERM_IRQ_MISC_REG :: reserved0 [31:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_MISC_REG_reserved0_MASK  0xfffffffe
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_MISC_REG_reserved0_SHIFT 1

/* HIF_CPUBIUCTRL :: CPU_THERM_IRQ_MISC_REG :: Therm_Irq_Misc [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_MISC_REG_Therm_Irq_Misc_MASK 0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_MISC_REG_Therm_Irq_Misc_SHIFT 0

/***************************************************************************
 *CPU_DEFEATURE_REG - CPU Defeature Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_DEFEATURE_REG :: TBD_field [31:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_TBD_field_MASK       0xffff0000
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_TBD_field_SHIFT      16
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_TBD_field_DEFAULT    0x00000000

/* HIF_CPUBIUCTRL :: CPU_DEFEATURE_REG :: MISC_DEFEATURE [15:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_MISC_DEFEATURE_MASK  0x0000f000
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_MISC_DEFEATURE_SHIFT 12
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_MISC_DEFEATURE_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_DEFEATURE_REG :: RAC_DEBUG [11:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_RAC_DEBUG_MASK       0x00000ff0
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_RAC_DEBUG_SHIFT      4
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_RAC_DEBUG_DEFAULT    0x00000000

/* HIF_CPUBIUCTRL :: CPU_DEFEATURE_REG :: RAC_DEFEATURE [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_RAC_DEFEATURE_MASK   0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_RAC_DEFEATURE_SHIFT  0
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG_RAC_DEFEATURE_DEFAULT 0x00000000

/***************************************************************************
 *CPU_DEFEATURE_REG2 - CPU Defeature Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_DEFEATURE_REG2 :: TBD_field [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG2_TBD_field_MASK      0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG2_TBD_field_SHIFT     0
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_REG2_TBD_field_DEFAULT   0x00000000

/***************************************************************************
 *CPU_DEFEATURE_KEY_REG - CPU Defeature Key Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_DEFEATURE_KEY_REG :: KEY [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_KEY_REG_KEY_MASK         0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_KEY_REG_KEY_SHIFT        0
#define BCHP_HIF_CPUBIUCTRL_CPU_DEFEATURE_KEY_REG_KEY_DEFAULT      0x00000000

/***************************************************************************
 *CPU_DEBUGROMADDR_REG - CPU Debug ROM Address Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_DEBUGROMADDR_REG :: DBGROMADDR [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUGROMADDR_REG_DBGROMADDR_MASK   0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUGROMADDR_REG_DBGROMADDR_SHIFT  4
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUGROMADDR_REG_DBGROMADDR_DEFAULT 0x01200000

/* HIF_CPUBIUCTRL :: CPU_DEBUGROMADDR_REG :: reserved0 [03:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUGROMADDR_REG_reserved0_MASK    0x0000000e
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUGROMADDR_REG_reserved0_SHIFT   1

/* HIF_CPUBIUCTRL :: CPU_DEBUGROMADDR_REG :: DBGROMADDRV [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUGROMADDR_REG_DBGROMADDRV_MASK  0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUGROMADDR_REG_DBGROMADDRV_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUGROMADDR_REG_DBGROMADDRV_DEFAULT 0x00000000

/***************************************************************************
 *CPU_DEBUG_TRACECTRL_REG - CPU Debug Trace Control Registeer
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_DEBUG_TRACECTRL_REG :: reserved0 [31:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUG_TRACECTRL_REG_reserved0_MASK 0xffffffe0
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUG_TRACECTRL_REG_reserved0_SHIFT 5

/* HIF_CPUBIUCTRL :: CPU_DEBUG_TRACECTRL_REG :: TPMAXDATASIZE [04:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUG_TRACECTRL_REG_TPMAXDATASIZE_MASK 0x0000001f
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUG_TRACECTRL_REG_TPMAXDATASIZE_SHIFT 0
#define BCHP_HIF_CPUBIUCTRL_CPU_DEBUG_TRACECTRL_REG_TPMAXDATASIZE_DEFAULT 0x00000003

/***************************************************************************
 *CPU_AXICONFIG_REG - CPU AXI Config Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_AXICONFIG_REG :: reserved0 [31:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_reserved0_MASK       0xfffffff0
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_reserved0_SHIFT      4

/* HIF_CPUBIUCTRL :: CPU_AXICONFIG_REG :: BROADCASTINNER [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_BROADCASTINNER_MASK  0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_BROADCASTINNER_SHIFT 3
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_BROADCASTINNER_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_AXICONFIG_REG :: BROADCASTOUTER [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_BROADCASTOUTER_MASK  0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_BROADCASTOUTER_SHIFT 2
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_BROADCASTOUTER_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_AXICONFIG_REG :: BROADCASTCACHEMAINT [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_BROADCASTCACHEMAINT_MASK 0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_BROADCASTCACHEMAINT_SHIFT 1
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_BROADCASTCACHEMAINT_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_AXICONFIG_REG :: SYSBARDISABLE [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_SYSBARDISABLE_MASK   0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_SYSBARDISABLE_SHIFT  0
#define BCHP_HIF_CPUBIUCTRL_CPU_AXICONFIG_REG_SYSBARDISABLE_DEFAULT 0x00000000

/***************************************************************************
 *CPU_REVISION_REG - Orion Revision Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_REVISION_REG :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG_reserved0_MASK        0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG_reserved0_SHIFT       8

/* HIF_CPUBIUCTRL :: CPU_REVISION_REG :: MAJOR_REV [07:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG_MAJOR_REV_MASK        0x000000f0
#define BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG_MAJOR_REV_SHIFT       4
#define BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG_MAJOR_REV_DEFAULT     0x00000001

/* HIF_CPUBIUCTRL :: CPU_REVISION_REG :: MINOR_REV [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG_MINOR_REV_MASK        0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG_MINOR_REV_SHIFT       0
#define BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG_MINOR_REV_DEFAULT     0x00000000

/***************************************************************************
 *CPU_PATCHLEVEL_REG - Orion Patch Level Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_PATCHLEVEL_REG :: PATCHLEVEL [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_PATCHLEVEL_REG_PATCHLEVEL_MASK     0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_PATCHLEVEL_REG_PATCHLEVEL_SHIFT    0
#define BCHP_HIF_CPUBIUCTRL_CPU_PATCHLEVEL_REG_PATCHLEVEL_DEFAULT  0x00000000

/***************************************************************************
 *CPU_UBUS_CONFIG - UBUS Configuration Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_UBUS_CONFIG :: reserved0 [31:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_reserved0_MASK         0xfffffe00
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_reserved0_SHIFT        9

/* HIF_CPUBIUCTRL :: CPU_UBUS_CONFIG :: strongdevice [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_strongdevice_MASK      0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_strongdevice_SHIFT     8
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_strongdevice_DEFAULT   0x00000000

/* HIF_CPUBIUCTRL :: CPU_UBUS_CONFIG :: dual_pid_eanble [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_dual_pid_eanble_MASK   0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_dual_pid_eanble_SHIFT  7
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_dual_pid_eanble_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_UBUS_CONFIG :: fast_dev_rd_enable [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_fast_dev_rd_enable_MASK 0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_fast_dev_rd_enable_SHIFT 6
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_fast_dev_rd_enable_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_UBUS_CONFIG :: fast_dev_wr_enable [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_fast_dev_wr_enable_MASK 0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_fast_dev_wr_enable_SHIFT 5
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_fast_dev_wr_enable_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_UBUS_CONFIG :: wr_with_ack_enable [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_wr_with_ack_enable_MASK 0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_wr_with_ack_enable_SHIFT 4
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_wr_with_ack_enable_DEFAULT 0x00000000

/* HIF_CPUBIUCTRL :: CPU_UBUS_CONFIG :: cd_ctrl [03:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_cd_ctrl_MASK           0x0000000f
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_cd_ctrl_SHIFT          0
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CONFIG_cd_ctrl_DEFAULT        0x00000004

/***************************************************************************
 *CPU_UBUS_CFGWINDOW0 - UBUS CFG Window0 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_UBUS_CFGWINDOW0 :: cfg_window [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW0_cfg_window_MASK    0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW0_cfg_window_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW0_cfg_window_DEFAULT 0x00000000

/***************************************************************************
 *CPU_UBUS_CFGWINDOW1 - UBUS CFG Window1 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_UBUS_CFGWINDOW1 :: cfg_window [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW1_cfg_window_MASK    0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW1_cfg_window_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW1_cfg_window_DEFAULT 0x00000000

/***************************************************************************
 *CPU_UBUS_CFGWINDOW2 - UBUS CFG Window2 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_UBUS_CFGWINDOW2 :: cfg_window [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW2_cfg_window_MASK    0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW2_cfg_window_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW2_cfg_window_DEFAULT 0x00000000

/***************************************************************************
 *CPU_UBUS_CFGWINDOW3 - UBUS CFG Window3 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_UBUS_CFGWINDOW3 :: cfg_window [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW3_cfg_window_MASK    0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW3_cfg_window_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW3_cfg_window_DEFAULT 0x00000000

/***************************************************************************
 *CPU_UBUS_CFGWINDOW4 - UBUS CFG Window4 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_UBUS_CFGWINDOW4 :: cfg_window [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW4_cfg_window_MASK    0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW4_cfg_window_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW4_cfg_window_DEFAULT 0x00000000

/***************************************************************************
 *CPU_UBUS_CFGWINDOW5 - UBUS CFG Window5 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_UBUS_CFGWINDOW5 :: cfg_window [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW5_cfg_window_MASK    0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW5_cfg_window_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW5_cfg_window_DEFAULT 0x00000000

/***************************************************************************
 *CPU_UBUS_CFGWINDOW6 - UBUS CFG Window6 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_UBUS_CFGWINDOW6 :: cfg_window [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW6_cfg_window_MASK    0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW6_cfg_window_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW6_cfg_window_DEFAULT 0x00000000

/***************************************************************************
 *CPU_UBUS_CFGWINDOW7 - UBUS CFG Window7 Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_UBUS_CFGWINDOW7 :: cfg_window [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW7_cfg_window_MASK    0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW7_cfg_window_SHIFT   0
#define BCHP_HIF_CPUBIUCTRL_CPU_UBUS_CFGWINDOW7_cfg_window_DEFAULT 0x00000000

/***************************************************************************
 *CPU_POWER_STATE - Power State Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: reserved0 [31:20] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_reserved0_MASK         0xfff00000
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_reserved0_SHIFT        20

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: reserved1 [19:11] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_reserved1_MASK         0x000ff800
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_reserved1_SHIFT        11

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: SYSIF_POWER_ON [10:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_SYSIF_POWER_ON_MASK    0x00000400
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_SYSIF_POWER_ON_SHIFT   10
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_SYSIF_POWER_ON_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: C1L2_POWER_ON [09:09] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_C1L2_POWER_ON_MASK     0x00000200
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_C1L2_POWER_ON_SHIFT    9
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_C1L2_POWER_ON_DEFAULT  0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: C0L2_POWER_ON [08:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_C0L2_POWER_ON_MASK     0x00000100
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_C0L2_POWER_ON_SHIFT    8
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_C0L2_POWER_ON_DEFAULT  0x00000001

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: CPU7_POWER_ON [07:07] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU7_POWER_ON_MASK     0x00000080
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU7_POWER_ON_SHIFT    7
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU7_POWER_ON_DEFAULT  0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: CPU6_POWER_ON [06:06] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU6_POWER_ON_MASK     0x00000040
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU6_POWER_ON_SHIFT    6
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU6_POWER_ON_DEFAULT  0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: CPU5_POWER_ON [05:05] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU5_POWER_ON_MASK     0x00000020
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU5_POWER_ON_SHIFT    5
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU5_POWER_ON_DEFAULT  0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: CPU4_POWER_ON [04:04] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU4_POWER_ON_MASK     0x00000010
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU4_POWER_ON_SHIFT    4
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU4_POWER_ON_DEFAULT  0x00000001

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: CPU3_POWER_ON [03:03] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU3_POWER_ON_MASK     0x00000008
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU3_POWER_ON_SHIFT    3
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU3_POWER_ON_DEFAULT  0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: CPU2_POWER_ON [02:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU2_POWER_ON_MASK     0x00000004
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU2_POWER_ON_SHIFT    2
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU2_POWER_ON_DEFAULT  0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: CPU1_POWER_ON [01:01] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU1_POWER_ON_MASK     0x00000002
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU1_POWER_ON_SHIFT    1
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU1_POWER_ON_DEFAULT  0x00000000

/* HIF_CPUBIUCTRL :: CPU_POWER_STATE :: CPU0_POWER_ON [00:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU0_POWER_ON_MASK     0x00000001
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU0_POWER_ON_SHIFT    0
#define BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE_CPU0_POWER_ON_DEFAULT  0x00000001

/***************************************************************************
 *CPU_PHYS_CONFIG - Physical Configuration Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_PHYS_CONFIG :: reserved0 [31:16] */
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_reserved0_MASK         0xffff0000
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_reserved0_SHIFT        16

/* HIF_CPUBIUCTRL :: CPU_PHYS_CONFIG :: ubus_present [15:15] */
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_ubus_present_MASK      0x00008000
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_ubus_present_SHIFT     15
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_ubus_present_DEFAULT   0x00000001

/* HIF_CPUBIUCTRL :: CPU_PHYS_CONFIG :: mcp2_present [14:14] */
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_mcp2_present_MASK      0x00004000
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_mcp2_present_SHIFT     14
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_mcp2_present_DEFAULT   0x00000001

/* HIF_CPUBIUCTRL :: CPU_PHYS_CONFIG :: mcp1_present [13:13] */
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_mcp1_present_MASK      0x00002000
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_mcp1_present_SHIFT     13
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_mcp1_present_DEFAULT   0x00000001

/* HIF_CPUBIUCTRL :: CPU_PHYS_CONFIG :: mcp0_present [12:12] */
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_mcp0_present_MASK      0x00001000
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_mcp0_present_SHIFT     12
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_mcp0_present_DEFAULT   0x00000001

/* HIF_CPUBIUCTRL :: CPU_PHYS_CONFIG :: reserved1 [11:10] */
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_reserved1_MASK         0x00000c00
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_reserved1_SHIFT        10

/* HIF_CPUBIUCTRL :: CPU_PHYS_CONFIG :: cluster_present [09:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_cluster_present_MASK   0x00000300
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_cluster_present_SHIFT  8
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_cluster_present_DEFAULT 0x00000001

/* HIF_CPUBIUCTRL :: CPU_PHYS_CONFIG :: cpu_present [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_cpu_present_MASK       0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_cpu_present_SHIFT      0
#define BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG_cpu_present_DEFAULT    0x0000000f

/***************************************************************************
 *CPU_RVBAR_ADDRLO - Reset Vector Base Address Low
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_RVBAR_ADDRLO :: rvbar_lo [31:02] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRLO_rvbar_lo_MASK         0xfffffffc
#define BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRLO_rvbar_lo_SHIFT        2

/* HIF_CPUBIUCTRL :: CPU_RVBAR_ADDRLO :: reserved0 [01:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRLO_reserved0_MASK        0x00000003
#define BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRLO_reserved0_SHIFT       0

/***************************************************************************
 *CPU_RVBAR_ADDRHI - Reset Vector Base Address HIgh
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_RVBAR_ADDRHI :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRHI_reserved0_MASK        0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRHI_reserved0_SHIFT       8

/* HIF_CPUBIUCTRL :: CPU_RVBAR_ADDRHI :: rvbar_hi [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRHI_rvbar_hi_MASK         0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRHI_rvbar_hi_SHIFT        0

/***************************************************************************
 *CPU0_VMID_REG - CPU0 VMIF
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU0_VMID_REG :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_VMID_REG_reserved0_MASK           0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU0_VMID_REG_reserved0_SHIFT          8

/* HIF_CPUBIUCTRL :: CPU0_VMID_REG :: VMID [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU0_VMID_REG_VMID_MASK                0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU0_VMID_REG_VMID_SHIFT               0
#define BCHP_HIF_CPUBIUCTRL_CPU0_VMID_REG_VMID_DEFAULT             0x00000000

/***************************************************************************
 *CPU1_VMID_REG - CPU1 VMIF
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU1_VMID_REG :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_VMID_REG_reserved0_MASK           0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU1_VMID_REG_reserved0_SHIFT          8

/* HIF_CPUBIUCTRL :: CPU1_VMID_REG :: VMID [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU1_VMID_REG_VMID_MASK                0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU1_VMID_REG_VMID_SHIFT               0
#define BCHP_HIF_CPUBIUCTRL_CPU1_VMID_REG_VMID_DEFAULT             0x00000000

/***************************************************************************
 *CPU2_VMID_REG - CPU2 VMIF
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU2_VMID_REG :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_VMID_REG_reserved0_MASK           0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU2_VMID_REG_reserved0_SHIFT          8

/* HIF_CPUBIUCTRL :: CPU2_VMID_REG :: VMID [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU2_VMID_REG_VMID_MASK                0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU2_VMID_REG_VMID_SHIFT               0
#define BCHP_HIF_CPUBIUCTRL_CPU2_VMID_REG_VMID_DEFAULT             0x00000000

/***************************************************************************
 *CPU3_VMID_REG - CPU3 VMIF
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU3_VMID_REG :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_VMID_REG_reserved0_MASK           0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU3_VMID_REG_reserved0_SHIFT          8

/* HIF_CPUBIUCTRL :: CPU3_VMID_REG :: VMID [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU3_VMID_REG_VMID_MASK                0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU3_VMID_REG_VMID_SHIFT               0
#define BCHP_HIF_CPUBIUCTRL_CPU3_VMID_REG_VMID_DEFAULT             0x00000000

/***************************************************************************
 *CPU4_VMID_REG - CPU4 VMIF
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU4_VMID_REG :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_VMID_REG_reserved0_MASK           0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU4_VMID_REG_reserved0_SHIFT          8

/* HIF_CPUBIUCTRL :: CPU4_VMID_REG :: VMID [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU4_VMID_REG_VMID_MASK                0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU4_VMID_REG_VMID_SHIFT               0
#define BCHP_HIF_CPUBIUCTRL_CPU4_VMID_REG_VMID_DEFAULT             0x00000000

/***************************************************************************
 *CPU5_VMID_REG - CPU5 VMIF
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU5_VMID_REG :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_VMID_REG_reserved0_MASK           0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU5_VMID_REG_reserved0_SHIFT          8

/* HIF_CPUBIUCTRL :: CPU5_VMID_REG :: VMID [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU5_VMID_REG_VMID_MASK                0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU5_VMID_REG_VMID_SHIFT               0
#define BCHP_HIF_CPUBIUCTRL_CPU5_VMID_REG_VMID_DEFAULT             0x00000000

/***************************************************************************
 *CPU6_VMID_REG - CPU6 VMIF
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU6_VMID_REG :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_VMID_REG_reserved0_MASK           0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU6_VMID_REG_reserved0_SHIFT          8

/* HIF_CPUBIUCTRL :: CPU6_VMID_REG :: VMID [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU6_VMID_REG_VMID_MASK                0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU6_VMID_REG_VMID_SHIFT               0
#define BCHP_HIF_CPUBIUCTRL_CPU6_VMID_REG_VMID_DEFAULT             0x00000000

/***************************************************************************
 *CPU7_VMID_REG - CPU7 VMIF
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU7_VMID_REG :: reserved0 [31:08] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_VMID_REG_reserved0_MASK           0xffffff00
#define BCHP_HIF_CPUBIUCTRL_CPU7_VMID_REG_reserved0_SHIFT          8

/* HIF_CPUBIUCTRL :: CPU7_VMID_REG :: VMID [07:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU7_VMID_REG_VMID_MASK                0x000000ff
#define BCHP_HIF_CPUBIUCTRL_CPU7_VMID_REG_VMID_SHIFT               0
#define BCHP_HIF_CPUBIUCTRL_CPU7_VMID_REG_VMID_DEFAULT             0x00000000

/***************************************************************************
 *CPU_SCRATCH_REG - Scratch Register
 ***************************************************************************/
/* HIF_CPUBIUCTRL :: CPU_SCRATCH_REG :: scratch [31:00] */
#define BCHP_HIF_CPUBIUCTRL_CPU_SCRATCH_REG_scratch_MASK           0xffffffff
#define BCHP_HIF_CPUBIUCTRL_CPU_SCRATCH_REG_scratch_SHIFT          0
#define BCHP_HIF_CPUBIUCTRL_CPU_SCRATCH_REG_scratch_DEFAULT        0x00000000

#endif /* #ifndef BCHP_HIF_CPUBIUCTRL_H__ */

/* End of File */
