# Reading C:/modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do oc8051_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Copying C:/modelsim/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/modelsim/win64/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# vlog -vlog01compat -work altera_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:00 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 22:44:00 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:02 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/altera/13.0sp1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 22:44:02 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:03 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/altera/13.0sp1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 22:44:04 on May 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:04 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 22:44:08 on May 03,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# 
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:14 on May 03,2019
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/altera/13.0sp1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 22:44:17 on May 03,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneii_ver".
# 
# vmap cycloneii_ver ./verilog_libs/cycloneii_ver
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet cycloneii_ver ./verilog_libs/cycloneii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneii_ver {c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:19 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work cycloneii_ver c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.v 
# -- Compiling UDP CYCLONEII_PRIM_DFFE
# -- Compiling UDP CYCLONEII_PRIM_DFFEAS
# -- Compiling UDP CYCLONEII_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneii_dffe
# -- Compiling module cycloneii_mux21
# -- Compiling module cycloneii_mux41
# -- Compiling module cycloneii_and1
# -- Compiling module cycloneii_and16
# -- Compiling module cycloneii_bmux21
# -- Compiling module cycloneii_b17mux21
# -- Compiling module cycloneii_nmux21
# -- Compiling module cycloneii_b5mux21
# -- Compiling module cycloneii_ram_pulse_generator
# -- Compiling module cycloneii_ram_register
# -- Compiling module cycloneii_ram_block
# -- Compiling module cycloneii_jtag
# -- Compiling module cycloneii_crcblock
# -- Compiling module cycloneii_asmiblock
# -- Compiling module cycloneii_m_cntr
# -- Compiling module cycloneii_n_cntr
# -- Compiling module cycloneii_scale_cntr
# -- Compiling module cycloneii_pll_reg
# -- Compiling module cycloneii_pll
# -- Compiling module cycloneii_routing_wire
# -- Compiling module cycloneii_lcell_ff
# -- Compiling module cycloneii_lcell_comb
# -- Compiling module cycloneii_asynch_io
# -- Compiling module cycloneii_io
# -- Compiling module cycloneii_clk_delay_ctrl
# -- Compiling module cycloneii_clk_delay_cal_ctrl
# -- Compiling module cycloneii_ena_reg
# -- Compiling module cycloneii_clkctrl
# -- Compiling module cycloneii_mac_data_reg
# -- Compiling module cycloneii_mac_sign_reg
# -- Compiling module cycloneii_mac_mult_internal
# -- Compiling module cycloneii_mac_mult
# -- Compiling module cycloneii_mac_out
# 
# Top level modules:
# 	cycloneii_and1
# 	cycloneii_and16
# 	cycloneii_bmux21
# 	cycloneii_b17mux21
# 	cycloneii_nmux21
# 	cycloneii_b5mux21
# 	cycloneii_ram_block
# 	cycloneii_jtag
# 	cycloneii_crcblock
# 	cycloneii_asmiblock
# 	cycloneii_pll
# 	cycloneii_routing_wire
# 	cycloneii_lcell_ff
# 	cycloneii_lcell_comb
# 	cycloneii_io
# 	cycloneii_clk_delay_ctrl
# 	cycloneii_clk_delay_cal_ctrl
# 	cycloneii_clkctrl
# 	cycloneii_mac_mult
# 	cycloneii_mac_out
# End time: 22:44:20 on May 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_timescale.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:20 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_timescale.v 
# End time: 22:44:21 on May 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_multiply.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:21 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_multiply.v 
# -- Compiling module oc8051_multiply
# 
# Top level modules:
# 	oc8051_multiply
# End time: 22:44:21 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_indi_addr.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:21 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_indi_addr.v 
# -- Compiling module oc8051_indi_addr
# 
# Top level modules:
# 	oc8051_indi_addr
# End time: 22:44:21 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_divide.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:21 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_divide.v 
# -- Compiling module oc8051_divide
# 
# Top level modules:
# 	oc8051_divide
# End time: 22:44:21 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_defines.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:21 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_defines.v 
# End time: 22:44:21 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_altera_rom.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:22 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_altera_rom.v 
# -- Compiling module oc8051_altera_rom
# 
# Top level modules:
# 	oc8051_altera_rom
# End time: 22:44:22 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_uart.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:22 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_uart.v 
# -- Compiling module oc8051_uart
# 
# Top level modules:
# 	oc8051_uart
# End time: 22:44:22 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_top.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:22 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_top.v 
# -- Compiling module oc8051_top
# 
# Top level modules:
# 	oc8051_top
# End time: 22:44:22 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_tc2.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:23 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_tc2.v 
# -- Compiling module oc8051_tc2
# 
# Top level modules:
# 	oc8051_tc2
# End time: 22:44:23 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_tc.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:23 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_tc.v 
# -- Compiling module oc8051_tc
# 
# Top level modules:
# 	oc8051_tc
# End time: 22:44:23 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_sp.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:23 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_sp.v 
# -- Compiling module oc8051_sp
# 
# Top level modules:
# 	oc8051_sp
# End time: 22:44:24 on May 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_sfr.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:24 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_sfr.v 
# -- Compiling module oc8051_sfr
# 
# Top level modules:
# 	oc8051_sfr
# End time: 22:44:24 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_rom.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:24 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_rom.v 
# -- Compiling module oc8051_rom
# 
# Top level modules:
# 	oc8051_rom
# End time: 22:44:24 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_ram_top.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:24 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_ram_top.v 
# -- Compiling module oc8051_ram_top
# 
# Top level modules:
# 	oc8051_ram_top
# End time: 22:44:24 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_ram_256x8_two_bist.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:24 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_ram_256x8_two_bist.v 
# -- Compiling module oc8051_ram_256x8_two_bist
# 
# Top level modules:
# 	oc8051_ram_256x8_two_bist
# End time: 22:44:25 on May 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_psw.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:25 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_psw.v 
# -- Compiling module oc8051_psw
# 
# Top level modules:
# 	oc8051_psw
# End time: 22:44:25 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_ports.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:25 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_ports.v 
# -- Compiling module oc8051_ports
# 
# Top level modules:
# 	oc8051_ports
# End time: 22:44:25 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_memory_interface.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:25 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_memory_interface.v 
# -- Compiling module oc8051_memory_interface
# 
# Top level modules:
# 	oc8051_memory_interface
# End time: 22:44:25 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_int.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:25 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_int.v 
# -- Compiling module oc8051_int
# 
# Top level modules:
# 	oc8051_int
# End time: 22:44:26 on May 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_dptr.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:26 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_dptr.v 
# -- Compiling module oc8051_dptr
# 
# Top level modules:
# 	oc8051_dptr
# End time: 22:44:26 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_decoder.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:26 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_decoder.v 
# -- Compiling module oc8051_decoder
# 
# Top level modules:
# 	oc8051_decoder
# End time: 22:44:27 on May 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_cy_select.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:27 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_cy_select.v 
# -- Compiling module oc8051_cy_select
# 
# Top level modules:
# 	oc8051_cy_select
# End time: 22:44:27 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_comp.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:27 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_comp.v 
# -- Compiling module oc8051_comp
# 
# Top level modules:
# 	oc8051_comp
# End time: 22:44:27 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_b_register.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:27 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_b_register.v 
# -- Compiling module oc8051_b_register
# 
# Top level modules:
# 	oc8051_b_register
# End time: 22:44:27 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_alu_src_sel.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:28 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_alu_src_sel.v 
# -- Compiling module oc8051_alu_src_sel
# 
# Top level modules:
# 	oc8051_alu_src_sel
# End time: 22:44:28 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_alu.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:28 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_alu.v 
# -- Compiling module oc8051_alu
# 
# Top level modules:
# 	oc8051_alu
# End time: 22:44:28 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_acc.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:28 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_acc.v 
# -- Compiling module oc8051_acc
# 
# Top level modules:
# 	oc8051_acc
# End time: 22:44:28 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/fuvuukk/Desktop/oc8051 {C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v}
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:44:28 on May 03,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fuvuukk/Desktop/oc8051" C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v 
# -- Compiling module oc8051_tb
# 
# Top level modules:
# 	oc8051_tb
# End time: 22:44:28 on May 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  oc8051_tb
# vsim -gui "+altera" -l msim_transcript -do "oc8051_run_msim_rtl_verilog.do" 
# Start time: 22:44:29 on May 03,2019
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "oc8051_decoder(fast)".
# 
# ** Warning: C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): (vopt-2685) [TFMPC] - Too few port connections for 'oc8051_top_1'.  Expected 33, found 28.
# 
# ** Warning: C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): (vopt-2718) [TFMPC] - Missing connection for port 'wbd_stb_o'.
# 
# ** Warning: C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): (vopt-2718) [TFMPC] - Missing connection for port 'wbd_we_o'.
# 
# ** Warning: C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): (vopt-2718) [TFMPC] - Missing connection for port 'wbd_adr_o'.
# 
# ** Warning: C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): (vopt-2718) [TFMPC] - Missing connection for port 'wbd_dat_o'.
# 
# ** Warning: C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): (vopt-2718) [TFMPC] - Missing connection for port 'wbd_dat_i'.
# 
# Loading work.oc8051_tb(fast)
# Loading work.oc8051_top(fast)
# Loading work.oc8051_decoder(fast)
# Loading work.oc8051_alu(fast)
# Loading work.oc8051_multiply(fast)
# Loading work.oc8051_divide(fast)
# Loading work.oc8051_ram_top(fast)
# Loading work.oc8051_ram_256x8_two_bist(fast)
# Loading work.oc8051_alu_src_sel(fast)
# Loading work.oc8051_comp(fast)
# Loading work.oc8051_rom(fast)
# Loading work.oc8051_altera_rom(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.oc8051_cy_select(fast)
# Loading work.oc8051_indi_addr(fast)
# Loading work.oc8051_memory_interface(fast)
# Loading work.oc8051_sfr(fast)
# Loading work.oc8051_acc(fast)
# Loading work.oc8051_b_register(fast)
# Loading work.oc8051_sp(fast)
# Loading work.oc8051_dptr(fast)
# Loading work.oc8051_psw(fast)
# Loading work.oc8051_ports(fast)
# Loading work.oc8051_uart(fast)
# Loading work.oc8051_int(fast)
# Loading work.oc8051_tc(fast)
# Loading work.oc8051_tc2(fast)
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(86)
#    Time: 1300 ns  Iteration: 0  Instance: /oc8051_tb
# 1
# Break in Module oc8051_tb at C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v line 86
vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -novopt work.oc8051_tb
# vsim 
# Start time: 22:46:03 on May 03,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_tb
# Loading work.oc8051_tb
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_top
# Loading work.oc8051_top
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_decoder
# Loading work.oc8051_decoder
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_alu
# Loading work.oc8051_alu
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_multiply
# Loading work.oc8051_multiply
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_divide
# Loading work.oc8051_divide
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_ram_top
# Loading work.oc8051_ram_top
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_ram_256x8_two_bist
# Loading work.oc8051_ram_256x8_two_bist
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_alu_src_sel
# Loading work.oc8051_alu_src_sel
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_comp
# Loading work.oc8051_comp
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_rom
# Loading work.oc8051_rom
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_altera_rom
# Loading work.oc8051_altera_rom
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/verilog_libs/altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/verilog_libs/altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/verilog_libs/altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_cy_select
# Loading work.oc8051_cy_select
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_indi_addr
# Loading work.oc8051_indi_addr
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_memory_interface
# Loading work.oc8051_memory_interface
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_sfr
# Loading work.oc8051_sfr
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_acc
# Loading work.oc8051_acc
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_b_register
# Loading work.oc8051_b_register
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_sp
# Loading work.oc8051_sp
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_dptr
# Loading work.oc8051_dptr
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_psw
# Loading work.oc8051_psw
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_ports
# Loading work.oc8051_ports
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_uart
# Loading work.oc8051_uart
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_int
# Loading work.oc8051_int
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_tc
# Loading work.oc8051_tc
# Refreshing C:/Users/fuvuukk/Desktop/oc8051/simulation/modelsim/rtl_work.oc8051_tc2
# Loading work.oc8051_tc2
# ** Warning: (vsim-3017) C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): [TFMPC] - Too few port connections. Expected 33, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /oc8051_tb/oc8051_top_1 File: C:/Users/fuvuukk/Desktop/oc8051/oc8051_top.v
# ** Warning: (vsim-3722) C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): [TFMPC] - Missing connection for port 'wbd_dat_i'.
# ** Warning: (vsim-3722) C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): [TFMPC] - Missing connection for port 'wbd_dat_o'.
# ** Warning: (vsim-3722) C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): [TFMPC] - Missing connection for port 'wbd_adr_o'.
# ** Warning: (vsim-3722) C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): [TFMPC] - Missing connection for port 'wbd_we_o'.
# ** Warning: (vsim-3722) C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(27): [TFMPC] - Missing connection for port 'wbd_stb_o'.
add wave -position insertpoint  \
sim:/oc8051_tb/p1_out
add wave -position insertpoint  \
sim:/oc8051_tb/clk
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "oc8051_altera_rom.mif" for reading.
# 
# No such file or directory. (errno = ENOENT)    : c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v(187)
#    Time: 0 ps  Iteration: 0  Instance: /oc8051_tb/oc8051_top_1/oc8051_rom1/oc8051_altera_rom1/altsyncram_component
# ERROR: cannot read oc8051_altera_rom.mif.
# ** Warning: (vsim-7) Failed to open readmem file "oc8051_altera_rom.ver" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : c:/altera/13.0sp1/quartus/eda/sim_lib/altera_mf.v(45501)
#    Time: 0 ps  Iteration: 0  Instance: /oc8051_tb/oc8051_top_1/oc8051_rom1/oc8051_altera_rom1/altsyncram_component
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Note: $finish    : C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v(86)
#    Time: 1300 ns  Iteration: 0  Instance: /oc8051_tb
# 1
# Break in Module oc8051_tb at C:/Users/fuvuukk/Desktop/oc8051/oc8051_tb.v line 86
run
run
run
run
quit -sim
# End time: 22:50:10 on May 03,2019, Elapsed time: 0:04:07
# Errors: 0, Warnings: 9
