v 20130925 2
C 9300 14900 1 90 1 in-1.sym
{
T 9000 14900 5 10 0 0 270 2 1
device=INPUT
T 8800 14900 5 10 0 0 270 2 1
footprint=anchor
T 9200 14900 5 10 1 1 270 7 1
refdes=I3#
}
C 9100 14900 1 90 1 in-1.sym
{
T 8800 14900 5 10 0 0 270 2 1
device=INPUT
T 8600 14900 5 10 0 0 270 2 1
footprint=anchor
T 9000 14900 5 10 1 1 270 7 1
refdes=I3
}
C 9700 14900 1 90 1 in-1.sym
{
T 9400 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 1 1 270 7 1
refdes=I4#
T 9200 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9500 14900 1 90 1 in-1.sym
{
T 9200 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 1 1 270 7 1
refdes=I4
T 9000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9900 14900 1 90 1 in-1.sym
{
T 9600 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 0 0 270 2 1
footprint=anchor
T 9800 14900 5 10 1 1 270 7 1
refdes=I5
}
C 10100 14900 1 90 1 in-1.sym
{
T 9800 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 0 0 270 2 1
footprint=anchor
T 10000 14900 5 10 1 1 270 7 1
refdes=I5#
}
C 10300 14900 1 90 1 in-1.sym
{
T 10000 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 1 1 270 7 1
refdes=I6
T 9800 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10500 14900 1 90 1 in-1.sym
{
T 10200 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 1 1 270 7 1
refdes=I6#
T 10000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10700 14900 1 90 1 in-1.sym
{
T 10400 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 0 0 270 2 1
footprint=anchor
T 10600 14900 5 10 1 1 270 7 1
refdes=I7
}
C 10900 14900 1 90 1 in-1.sym
{
T 10600 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 0 0 270 2 1
footprint=anchor
T 10800 14900 5 10 1 1 270 7 1
refdes=I7#
}
N 9200 14300 9200 7500 4
N 9000 14300 9000 7500 4
N 9600 14300 9600 7500 4
N 9400 14300 9400 7500 4
N 9800 14300 9800 7500 4
N 10000 14300 10000 7500 4
N 10200 14300 10200 7500 4
N 10400 14300 10400 7500 4
N 10600 14300 10600 7500 4
N 10800 14300 10800 7500 4
N 10600 14100 8600 14100 4
N 10000 13900 8600 13900 4
N 9400 13700 8600 13700 4
N 9000 13500 8600 13500 4
C 8600 13300 1 0 1 nor4.sym
{
T 8200 13800 5 10 1 1 0 4 1
refdes=S3
}
C 7800 13700 1 0 1 out-1.sym
{
T 7800 14000 5 10 0 0 0 6 1
device=OUTPUT
T 7200 13800 5 10 1 1 0 7 1
refdes=AND
T 7800 14200 5 10 0 0 0 6 1
footprint=anchor
}
N 10600 14100 11200 14100 4
N 10000 13900 11200 13900 4
N 9600 13700 11200 13700 4
N 9000 13500 11200 13500 4
C 11200 13300 1 0 0 nor4.sym
{
T 11600 13800 5 10 1 1 0 4 1
refdes=S1
}
C 12000 13700 1 0 0 out-1.sym
{
T 12000 14000 5 10 0 0 0 0 1
device=OUTPUT
T 12000 14200 5 10 0 0 0 0 1
footprint=anchor
T 12600 13800 5 10 1 1 0 1 1
refdes=OR
}
C 8400 13000 1 0 1 gnd-1.sym
C 11400 13000 1 0 0 gnd-1.sym
C 11300 14300 1 0 0 vdd-1.sym
C 8500 14300 1 0 1 vdd-1.sym
C 12000 11000 1 0 0 out-1.sym
{
T 12000 11300 5 10 0 0 0 0 1
device=OUTPUT
T 12000 11500 5 10 0 0 0 0 1
footprint=anchor
T 12600 11100 5 10 1 1 0 1 1
refdes=AS
}
N 10800 11300 11200 11300 4
N 11200 11100 10400 11100 4
N 11200 11900 11200 11300 4
C 11400 10300 1 0 0 gnd-1.sym
C 11300 11600 1 0 0 vdd-1.sym
C 11200 11800 1 0 0 out-1.sym
{
T 11200 12100 5 10 0 0 0 0 1
device=OUTPUT
T 11200 12300 5 10 0 0 0 0 1
footprint=anchor
T 11800 11900 5 10 1 1 0 1 1
refdes=AR#
}
C 12000 14100 1 0 0 not.sym
{
T 12350 14400 5 10 1 1 0 4 1
refdes=I8
}
N 12000 13800 12000 14400 4
C 12800 14300 1 0 0 out-1.sym
{
T 12800 14600 5 10 0 0 0 0 1
device=OUTPUT
T 13400 14400 5 10 1 1 0 1 1
refdes=CS#
T 12800 14800 5 10 0 0 0 0 1
footprint=anchor
}
C 12300 13800 1 0 0 gnd-1.sym
C 12200 14700 1 0 0 vdd-1.sym
C 8200 9000 1 0 1 vdd-1.sym
C 7600 8400 1 0 1 out-1.sym
{
T 7600 8700 5 10 0 0 0 6 1
device=OUTPUT
T 7600 8900 5 10 0 0 0 6 1
footprint=anchor
T 7000 8500 5 10 1 1 0 7 1
refdes=CR
}
C 6800 10800 1 0 0 2n7002.sym
{
T 7025 11100 5 10 0 1 0 1 1
refdes=M2
T 6900 11600 5 10 0 1 0 0 1
value=2N7002P
T 7300 11400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 8300 11400 5 10 0 1 0 0 1
device=NMOS
}
C 7800 11800 1 0 1 2n7002.sym
{
T 7575 12100 5 10 0 1 0 7 1
refdes=M1
T 7700 12600 5 10 0 1 0 6 1
value=2N7002P
T 7300 12400 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6300 12400 5 10 0 1 0 6 1
device=NMOS
}
C 7800 11100 1 0 1 2n7002.sym
{
T 7575 11400 5 10 0 1 0 7 1
refdes=M3
T 7700 11900 5 10 0 1 0 6 1
value=2N7002P
T 7300 11700 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6300 11700 5 10 0 1 0 6 1
device=NMOS
}
C 7800 10500 1 0 1 2n7002.sym
{
T 7575 10800 5 10 0 1 0 7 1
refdes=M5
T 7700 11300 5 10 0 1 0 6 1
value=2N7002P
T 7300 11100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6300 11100 5 10 0 1 0 6 1
device=NMOS
}
C 7300 9700 1 0 0 gnd-1.sym
C 7100 12300 1 0 1 out-1.sym
{
T 7100 12600 5 10 0 0 0 6 1
device=OUTPUT
T 7100 12800 5 10 0 0 0 6 1
footprint=anchor
T 6500 12400 5 10 1 1 0 7 1
refdes=CinS#
}
N 8600 12100 10800 12100 4
N 9000 12300 8600 12300 4
N 10000 11900 8600 11900 4
C 8200 11300 1 0 0 gnd-1.sym
C 7700 12100 1 270 1 out-1.sym
{
T 8000 12100 5 10 0 0 270 6 1
device=OUTPUT
T 8200 12100 5 10 0 0 270 6 1
footprint=anchor
T 7800 12700 5 10 1 1 0 3 1
refdes=CinR
}
C 12100 8500 1 0 0 2n7002.sym
{
T 12325 8800 5 10 0 1 0 1 1
refdes=M8
T 12200 9300 5 10 0 1 0 0 1
value=2N7002P
T 12600 9100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13600 9100 5 10 0 1 0 0 1
device=NMOS
}
C 13100 8500 1 0 1 2n7002.sym
{
T 13000 9300 5 10 0 1 0 6 1
value=2N7002P
T 12600 9100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 11600 9100 5 10 0 1 0 6 1
device=NMOS
T 12875 8800 5 10 0 1 0 7 1
refdes=M9
}
C 11400 8300 1 0 0 gnd-1.sym
C 12700 9000 1 0 0 out-1.sym
{
T 12700 9300 5 10 0 0 0 0 1
device=OUTPUT
T 12700 9500 5 10 0 0 0 0 1
footprint=anchor
T 13300 9100 5 10 1 1 0 1 1
refdes=N
}
C 7400 12500 1 0 1 resistor-load.sym
{
T 7100 12900 5 10 0 0 0 6 1
device=RESISTOR
T 7200 12700 5 10 1 1 0 6 1
refdes=R1
T 7000 12600 5 10 0 1 0 6 1
footprint=0603-boxed
T 7000 12600 5 10 0 1 0 6 1
value=3.3k
}
C 11300 9600 1 0 0 vdd-1.sym
C 6700 12600 1 0 1 vdd-1.sym
C 8100 12600 1 0 0 vdd-1.sym
N 7400 12400 7100 12400 4
C 12900 12800 1 0 0 in-1.sym
{
T 12900 13100 5 10 0 0 0 0 1
device=INPUT
T 12900 12900 5 10 1 1 0 7 1
refdes=Vdd
T 12900 13300 5 10 0 0 0 0 1
footprint=anchor
}
C 12900 12600 1 0 0 in-1.sym
{
T 12900 12900 5 10 0 0 0 0 1
device=INPUT
T 12900 12700 5 10 1 1 0 7 1
refdes=GND
T 12900 13100 5 10 0 0 0 0 1
footprint=anchor
}
C 13300 12900 1 0 0 vdd-1.sym
C 13400 12400 1 0 0 gnd-1.sym
C 8600 11600 1 0 1 nand3.sym
{
T 8200 12100 5 10 1 1 0 4 1
refdes=S2
}
C 6800 9900 1 0 0 2n7002.sym
{
T 7025 10200 5 10 0 1 0 1 1
refdes=M4
T 6900 10700 5 10 0 1 0 0 1
value=2N7002P
T 7300 10500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 8300 10500 5 10 0 1 0 0 1
device=NMOS
}
C 7800 9900 1 0 1 2n7002.sym
{
T 7575 10200 5 10 0 1 0 7 1
refdes=M6
T 7700 10700 5 10 0 1 0 6 1
value=2N7002P
T 7300 10500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6300 10500 5 10 0 1 0 6 1
device=NMOS
}
N 7400 12300 7400 12600 4
C 7200 7900 1 0 0 2n7002.sym
{
T 7425 8200 5 10 0 1 0 1 1
refdes=M7
T 7300 8700 5 10 0 1 0 0 1
value=2N7002P
T 7700 8500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 8700 8500 5 10 0 1 0 0 1
device=NMOS
}
C 8100 7700 1 0 1 gnd-1.sym
N 7200 7800 10000 7800 4
N 8600 8200 9400 8200 4
N 8600 8400 10600 8400 4
N 8600 8600 10200 8600 4
N 7200 7800 7200 8200 4
C 11200 10600 1 0 0 nor3.sym
{
T 11600 11100 5 10 1 1 0 4 1
refdes=S5
}
N 11200 10900 9800 10900 4
N 8600 8800 10800 8800 4
C 8600 8000 1 0 1 nandor.sym
{
T 7950 8500 5 10 1 1 0 4 1
refdes=S4
}
N 8000 8000 7600 8000 4
N 7600 8400 7600 8500 4
C 7300 9700 1 0 1 gnd-1.sym
N 6800 9800 10600 9800 4
N 7800 10800 10200 10800 4
N 7800 11400 9800 11400 4
N 7400 10400 7400 10600 4
N 7400 11000 7400 11200 4
N 7400 11600 7400 11900 4
N 6800 9800 6800 10200 4
N 7200 10400 7200 10900 4
N 7200 11300 7200 11600 4
N 7200 10500 7400 10500 4
N 6700 9700 10800 9700 4
N 7200 11600 7400 11600 4
N 6700 9700 6700 11100 4
N 6700 11100 6800 11100 4
N 7800 10200 9400 10200 4
C 11200 8600 1 0 0 nand.sym
{
T 11600 9100 5 10 1 1 0 4 1
refdes=S6
}
N 12000 9100 12700 9100 4
N 12600 9100 12600 9000 4
N 12500 9000 12700 9000 4
N 12700 8600 12500 8600 4
C 12500 8300 1 0 0 gnd-1.sym
N 10600 8400 12100 8400 4
N 9600 8300 13100 8300 4
N 12100 8400 12100 8800 4
N 13100 8800 13100 8300 4
N 11200 9000 9200 9000 4
N 11200 9200 9800 9200 4
