v 20130925 2
C 62900 35900 1 0 0 4078-1.sym
{
T 64300 38600 5 10 0 0 0 0 1
device=4078
T 64300 38800 5 10 0 0 0 0 1
footprint=DIP14
T 64300 39600 5 10 0 0 0 0 1
symversion=1.0
}
C 49100 43300 1 270 0 4073-1.sym
{
T 50000 41100 5 10 0 0 270 0 1
device=4073
T 50200 41100 5 10 0 0 270 0 1
footprint=DIP14
T 51800 41100 5 10 0 0 270 0 1
symversion=1.0
}
C 50500 43300 1 270 0 4073-1.sym
{
T 51400 41100 5 10 0 0 270 0 1
device=4073
T 51600 41100 5 10 0 0 270 0 1
footprint=DIP14
T 53200 41100 5 10 0 0 270 0 1
symversion=1.0
}
C 51900 43300 1 270 0 4073-1.sym
{
T 52800 41100 5 10 0 0 270 0 1
device=4073
T 53000 41100 5 10 0 0 270 0 1
footprint=DIP14
T 54600 41100 5 10 0 0 270 0 1
symversion=1.0
}
C 53300 43300 1 270 0 4073-1.sym
{
T 54200 41100 5 10 0 0 270 0 1
device=4073
T 54400 41100 5 10 0 0 270 0 1
footprint=DIP14
T 56000 41100 5 10 0 0 270 0 1
symversion=1.0
}
C 54700 43300 1 270 0 4073-1.sym
{
T 55600 41100 5 10 0 0 270 0 1
device=4073
T 55800 41100 5 10 0 0 270 0 1
footprint=DIP14
T 57400 41100 5 10 0 0 270 0 1
symversion=1.0
}
C 56100 43300 1 270 0 4073-1.sym
{
T 57000 41100 5 10 0 0 270 0 1
device=4073
T 57200 41100 5 10 0 0 270 0 1
footprint=DIP14
T 58800 41100 5 10 0 0 270 0 1
symversion=1.0
}
C 57500 43300 1 270 0 4073-1.sym
{
T 58400 41100 5 10 0 0 270 0 1
device=4073
T 58600 41100 5 10 0 0 270 0 1
footprint=DIP14
T 60200 41100 5 10 0 0 270 0 1
symversion=1.0
}
C 58900 43300 1 270 0 4073-1.sym
{
T 59800 41100 5 10 0 0 270 0 1
device=4073
T 60000 41100 5 10 0 0 270 0 1
footprint=DIP14
T 61600 41100 5 10 0 0 270 0 1
symversion=1.0
}
C 60000 41100 1 0 0 4081-1.sym
{
T 62000 41400 5 10 0 0 0 0 1
device=4081
T 62000 41600 5 10 0 0 0 0 1
footprint=DIP14
T 62000 43200 5 10 0 0 0 0 1
symversion=1.0
}
C 60000 39900 1 0 0 4081-1.sym
{
T 62000 40200 5 10 0 0 0 0 1
device=4081
T 62000 40400 5 10 0 0 0 0 1
footprint=DIP14
T 62000 42000 5 10 0 0 0 0 1
symversion=1.0
}
C 60000 35100 1 0 0 4081-1.sym
{
T 62000 35400 5 10 0 0 0 0 1
device=4081
T 62000 35600 5 10 0 0 0 0 1
footprint=DIP14
T 62000 37200 5 10 0 0 0 0 1
symversion=1.0
}
C 60000 33900 1 0 0 4081-1.sym
{
T 62000 34200 5 10 0 0 0 0 1
device=4081
T 62000 34400 5 10 0 0 0 0 1
footprint=DIP14
T 62000 36000 5 10 0 0 0 0 1
symversion=1.0
}
C 60000 32700 1 0 0 4081-1.sym
{
T 62000 33000 5 10 0 0 0 0 1
device=4081
T 62000 33200 5 10 0 0 0 0 1
footprint=DIP14
T 62000 34800 5 10 0 0 0 0 1
symversion=1.0
}
C 60000 38700 1 0 0 4081-1.sym
{
T 62000 39000 5 10 0 0 0 0 1
device=4081
T 62000 39200 5 10 0 0 0 0 1
footprint=DIP14
T 62000 40800 5 10 0 0 0 0 1
symversion=1.0
}
C 60000 37500 1 0 0 4081-1.sym
{
T 62000 37800 5 10 0 0 0 0 1
device=4081
T 62000 38000 5 10 0 0 0 0 1
footprint=DIP14
T 62000 39600 5 10 0 0 0 0 1
symversion=1.0
}
C 60000 36300 1 0 0 4081-1.sym
{
T 62000 36600 5 10 0 0 0 0 1
device=4081
T 62000 36800 5 10 0 0 0 0 1
footprint=DIP14
T 62000 38400 5 10 0 0 0 0 1
symversion=1.0
}
C 47800 45800 1 0 0 4049-1.sym
{
T 49500 46100 5 10 0 0 0 0 1
device=4049
T 49500 46300 5 10 0 0 0 0 1
footprint=DIP16
}
C 47800 44600 1 0 0 4049-1.sym
{
T 49500 44900 5 10 0 0 0 0 1
device=4049
T 49500 45100 5 10 0 0 0 0 1
footprint=DIP16
}
C 47800 43400 1 0 0 4049-1.sym
{
T 49500 43700 5 10 0 0 0 0 1
device=4049
T 49500 43900 5 10 0 0 0 0 1
footprint=DIP16
}
N 46900 46800 60600 46800 4
N 47800 46800 47800 46300 4
N 46900 45600 60600 45600 4
N 47800 45600 47800 45100 4
N 46900 44400 60600 44400 4
N 47800 44400 47800 43900 4
N 49000 46300 60600 46300 4
N 49000 45100 60600 45100 4
N 49000 43900 60600 43900 4
N 49200 43300 49200 46800 4
N 49600 43300 49600 45600 4
N 50000 43300 50000 44400 4
N 50600 43300 50600 46800 4
N 51000 43300 51000 45600 4
N 51400 43300 51400 43900 4
N 52000 43300 52000 46800 4
N 52400 43300 52400 45100 4
N 52800 43300 52800 44400 4
N 53400 43300 53400 46800 4
N 53800 43300 53800 45100 4
N 54200 43300 54200 43900 4
N 54800 43300 54800 46300 4
N 55200 43300 55200 45600 4
N 55600 43300 55600 44400 4
N 56200 43300 56200 46300 4
N 56600 43300 56600 45600 4
N 57000 43300 57000 43900 4
N 57600 43300 57600 46300 4
N 58000 43300 58000 45100 4
N 58400 43300 58400 44400 4
N 59000 43300 59000 46300 4
N 59400 43300 59400 45100 4
N 59800 43300 59800 43900 4
C 46900 41100 1 0 0 switch_SPDT.sym
{
T 47200 42900 5 8 0 0 0 0 1
symversion=1.0
}
C 46900 39900 1 0 0 switch_SPDT.sym
{
T 47200 41700 5 8 0 0 0 0 1
symversion=1.0
}
C 46900 38700 1 0 0 switch_SPDT.sym
{
T 47200 40500 5 8 0 0 0 0 1
symversion=1.0
}
C 46900 37500 1 0 0 switch_SPDT.sym
{
T 47200 39300 5 8 0 0 0 0 1
symversion=1.0
}
C 46900 36300 1 0 0 switch_SPDT.sym
{
T 47200 38100 5 8 0 0 0 0 1
symversion=1.0
}
C 46900 35100 1 0 0 switch_SPDT.sym
{
T 47200 36900 5 8 0 0 0 0 1
symversion=1.0
}
C 46900 33900 1 0 0 switch_SPDT.sym
{
T 47200 35700 5 8 0 0 0 0 1
symversion=1.0
}
C 46900 32700 1 0 0 switch_SPDT.sym
{
T 47200 34500 5 8 0 0 0 0 1
symversion=1.0
}
N 47500 41400 60000 41400 4
N 49600 42000 49600 41800 4
N 49600 41800 60000 41800 4
N 47500 40200 60000 40200 4
N 47500 39000 60000 39000 4
N 47500 37800 60000 37800 4
N 47500 36600 60000 36600 4
N 47500 35400 60000 35400 4
N 47500 34200 60000 34200 4
N 47500 33000 60000 33000 4
N 51000 42000 51000 40600 4
N 51000 40600 60000 40600 4
N 52400 42000 52400 39400 4
N 52400 39400 60000 39400 4
N 53800 42000 53800 38200 4
N 53800 38200 60000 38200 4
N 55200 42000 55200 37000 4
N 55200 37000 60000 37000 4
N 56600 42000 56600 35800 4
N 56600 35800 60000 35800 4
N 58000 42000 58000 34600 4
N 58000 34600 60000 34600 4
N 59400 42000 59400 33400 4
N 59400 33400 60000 33400 4
N 61300 41600 62900 41600 4
N 62900 41600 62900 38800 4
N 62900 38400 62600 38400 4
N 62600 40400 61300 40400 4
N 61300 33200 62900 33200 4
N 62900 33200 62900 36000 4
N 62900 36400 62600 36400 4
N 62600 34400 62600 36400 4
N 62600 34400 61300 34400 4
N 62900 38000 62300 38000 4
N 61300 39200 62300 39200 4
N 62900 36800 62300 36800 4
N 62300 35600 62300 36800 4
N 62300 35600 61300 35600 4
N 62600 40400 62600 38400 4
N 62300 39200 62300 38000 4
N 62900 37200 61300 37200 4
N 61300 37200 61300 36800 4
N 62900 37600 61300 37600 4
N 61300 37600 61300 38000 4
N 64100 37800 65800 37800 4
T 46000 46600 9 24 1 0 0 0 1
sel2
T 46000 45400 9 24 1 0 0 0 1
sel1
T 46000 44200 9 24 1 0 0 0 1
sel0
T 46400 41200 9 24 1 0 0 0 1
i7
T 46400 40000 9 24 1 0 0 0 1
i6
T 46400 38800 9 24 1 0 0 0 1
i5
T 46400 37600 9 24 1 0 0 0 1
i4
T 46400 36400 9 24 1 0 0 0 1
i3
T 46400 35200 9 24 1 0 0 0 1
i2
T 46400 34000 9 24 1 0 0 0 1
i1
T 46400 32800 9 24 1 0 0 0 1
i0
T 64800 38000 9 24 1 0 0 0 1
output
T 64300 37300 9 18 1 0 0 0 1
N/C
