Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 10:11:17 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.733        0.000                      0                 1456        0.035        0.000                      0                 1456       54.305        0.000                       0                   533  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.733        0.000                      0                 1452        0.035        0.000                      0                 1452       54.305        0.000                       0                   533  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.391        0.000                      0                    4        0.353        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.256ns  (logic 61.153ns (58.657%)  route 43.103ns (41.343%))
  Logic Levels:           329  (CARRY4=287 LUT2=2 LUT3=30 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         0.899     6.507    sm/D_states_q[4]
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.152     6.659 r  sm/D_states_q[2]_i_9/O
                         net (fo=6, routed)           1.485     8.144    sm/D_states_q[2]_i_9_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.470 f  sm/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.690     9.160    sm/D_registers_q[7][31]_i_108_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.284 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.403     9.687    sm/ram_reg_i_125_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.582    11.393    L_reg/M_sm_ra1[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.517 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.658    12.175    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I2_O)        0.150    12.325 r  L_reg/D_registers_q[7][31]_i_76/O
                         net (fo=45, routed)          0.973    13.297    sm/M_alum_a[31]
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.623 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    13.623    alum/S[0]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.136 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    14.253    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.370 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.487 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.487    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.604 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.604    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.721 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.721    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  alum/D_registers_q_reg[7][31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.838    alum/D_registers_q_reg[7][31]_i_160_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.955    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.209 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.045    16.254    alum/temp_out0[31]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.621 r  alum/D_registers_q[7][30]_i_55/O
                         net (fo=1, routed)           0.000    16.621    alum/D_registers_q[7][30]_i_55_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.171 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.171    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.285    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.399 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.969 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.969    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.126 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=37, routed)          0.875    19.001    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    19.330 r  alum/D_registers_q[7][29]_i_59/O
                         net (fo=1, routed)           0.000    19.330    alum/D_registers_q[7][29]_i_59_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.994 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.108 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.108    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.222 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.222    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.336 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.336    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.450 r  alum/D_registers_q_reg[7][29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.450    alum/D_registers_q_reg[7][29]_i_27_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.564 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.564    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.678 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.678    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.835 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=37, routed)          0.746    21.581    alum/temp_out0[29]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.910 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.910    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.443 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.443    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.911    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    23.037    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.154    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.271 r  alum/D_registers_q_reg[7][28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.428 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.972    24.400    alum/temp_out0[28]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    24.732 r  alum/D_registers_q[7][27]_i_63/O
                         net (fo=1, routed)           0.000    24.732    alum/D_registers_q[7][27]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.282 r  alum/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    25.282    alum/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.396 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.396    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.510 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.624 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.624    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.738 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.738    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.852 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    25.861    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.975 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.975    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.089 r  alum/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.089    alum/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.246 r  alum/D_registers_q_reg[7][27]_i_14/CO[1]
                         net (fo=36, routed)          0.934    27.180    alum/temp_out0[27]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.509 r  alum/D_registers_q[7][26]_i_57/O
                         net (fo=1, routed)           0.000    27.509    alum/D_registers_q[7][26]_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.059 r  alum/D_registers_q_reg[7][26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.059    alum/D_registers_q_reg[7][26]_i_50_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  alum/D_registers_q_reg[7][26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.173    alum/D_registers_q_reg[7][26]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.287 r  alum/D_registers_q_reg[7][26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.287    alum/D_registers_q_reg[7][26]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.401 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.401    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  alum/D_registers_q_reg[7][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.629 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.629    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.743 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    28.752    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.866 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.023 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.036    30.059    alum/temp_out0[26]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_57/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_57_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.517    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/D_registers_q_reg[7][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/D_registers_q_reg[7][25]_i_20_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/D_registers_q_reg[7][25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/D_registers_q_reg[7][25]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.902 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.838    alum/temp_out0[25]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.167 r  alum/D_registers_q[7][24]_i_62/O
                         net (fo=1, routed)           0.000    33.167    alum/D_registers_q[7][24]_i_62_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.717 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    34.296    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.524 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.524    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.681 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          0.933    35.614    alum/temp_out0[24]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.943 r  alum/D_registers_q[7][23]_i_59/O
                         net (fo=1, routed)           0.000    35.943    alum/D_registers_q[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.493 r  alum/D_registers_q_reg[7][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    36.493    alum/D_registers_q_reg[7][23]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.607 r  alum/D_registers_q_reg[7][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_27/CO[3]
                         net (fo=1, routed)           0.009    37.072    alum/D_registers_q_reg[7][23]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.186    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.300 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.300    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.457 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.864    38.321    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.650 r  alum/D_registers_q[7][21]_i_105/O
                         net (fo=1, routed)           0.000    38.650    alum/D_registers_q[7][21]_i_105_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.183 r  alum/D_registers_q_reg[7][21]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][21]_i_91_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.300 r  alum/D_registers_q_reg[7][21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.300    alum/D_registers_q_reg[7][21]_i_81_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.417 r  alum/D_registers_q_reg[7][21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    39.417    alum/D_registers_q_reg[7][21]_i_71_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.534 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.651 r  alum/D_registers_q_reg[7][21]_i_44/CO[3]
                         net (fo=1, routed)           0.009    39.660    alum/D_registers_q_reg[7][21]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.777 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.894 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.011 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.011    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.168 r  alum/D_registers_q_reg[7][22]_i_16/CO[1]
                         net (fo=36, routed)          1.204    41.373    alum/temp_out0[22]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.705 r  alum/D_registers_q[7][21]_i_102/O
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q[7][21]_i_102_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.255 r  alum/D_registers_q_reg[7][21]_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.255    alum/D_registers_q_reg[7][21]_i_90_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.369 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.369    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.483 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.000    42.483    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.597 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.597    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.711 r  alum/D_registers_q_reg[7][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_43_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.825 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.009    42.834    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.948 r  alum/D_registers_q_reg[7][21]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.948    alum/D_registers_q_reg[7][21]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.062 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.219 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.006    44.224    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.553 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.553    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.103 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.103    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.217 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.331 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    45.682    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.796 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.796    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.910 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.910    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.067 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.290    47.358    alum/temp_out0[20]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.143 r  alum/D_registers_q_reg[7][19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    48.143    alum/D_registers_q_reg[7][19]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.257 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.257    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.371 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.371    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.485 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.485    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.599 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.599    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.713 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.713    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.827 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.827    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.941 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    48.950    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.107 r  alum/D_registers_q_reg[7][19]_i_12/CO[1]
                         net (fo=36, routed)          1.168    50.275    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.604 r  alum/D_registers_q[7][18]_i_58/O
                         net (fo=1, routed)           0.000    50.604    alum/D_registers_q[7][18]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.137 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.254 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.254    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.371 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.371    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.488 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.605 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.605    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.722 r  alum/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.722    alum/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.839 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.839    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.956 r  alum/D_registers_q_reg[7][18]_i_12/CO[3]
                         net (fo=1, routed)           0.009    51.965    alum/D_registers_q_reg[7][18]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.122 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.183    53.304    alum/temp_out0[18]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.636 r  alum/D_registers_q[7][17]_i_77/O
                         net (fo=1, routed)           0.000    53.636    alum/D_registers_q[7][17]_i_77_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.186 r  alum/D_registers_q_reg[7][17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.186    alum/D_registers_q_reg[7][17]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  alum/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.300    alum/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  alum/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.414    alum/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  alum/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.528    alum/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.642    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.756    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.870 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.870    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.984 r  alum/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.984    alum/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.141 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.122    56.264    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.593 r  alum/D_registers_q[7][16]_i_57/O
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q[7][16]_i_57_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.143 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.143    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.257    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_35_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_30_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.098 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.285    59.382    alum/temp_out0[16]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.711 r  alum/D_registers_q[7][15]_i_53/O
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q[7][15]_i_53_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.244 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.244    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.361 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    60.361    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.478 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.478    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.595 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.595    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.712 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.712    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.829 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.829    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.946 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.946    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.103 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.037    alum/temp_out0[15]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.369 r  alum/D_registers_q[7][13]_i_100/O
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q[7][13]_i_100_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.919 r  alum/D_registers_q_reg[7][13]_i_86/CO[3]
                         net (fo=1, routed)           0.000    62.919    alum/D_registers_q_reg[7][13]_i_86_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.033 r  alum/D_registers_q_reg[7][13]_i_76/CO[3]
                         net (fo=1, routed)           0.000    63.033    alum/D_registers_q_reg[7][13]_i_76_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.147 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    63.147    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.261 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.375 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.375    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.489 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.489    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.603 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.603    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.717 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.717    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.874 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.265    65.140    alum/temp_out0[14]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    65.469 r  alum/D_registers_q[7][13]_i_95/O
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q[7][13]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.870 r  alum/D_registers_q_reg[7][13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.870    alum/D_registers_q_reg[7][13]_i_85_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.984 r  alum/D_registers_q_reg[7][13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.984    alum/D_registers_q_reg[7][13]_i_75_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.098 r  alum/D_registers_q_reg[7][13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.098    alum/D_registers_q_reg[7][13]_i_65_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.825 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.015    67.839    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.168 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    68.168    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.718 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    68.718    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.832 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.832    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.946 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    68.946    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.060 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.174 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.174    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.288 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.288    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.402 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.516    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.673 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          1.073    70.746    alum/temp_out0[12]
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.075 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    71.075    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.625 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.625    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.739 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.739    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.853 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.853    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.967 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.967    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.081 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.081    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.195 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.195    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.309 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.309    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.423 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.423    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.580 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.567    74.147    alum/temp_out0[11]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.476 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    74.476    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.877 r  alum/D_registers_q_reg[7][10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    74.877    alum/D_registers_q_reg[7][10]_i_47_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.991 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.991    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.105 r  alum/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.105    alum/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.219 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.219    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.333 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.447 r  alum/D_registers_q_reg[7][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.447    alum/D_registers_q_reg[7][10]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.561 r  alum/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.561    alum/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.675 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.675    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.832 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.966    76.798    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.127 r  alum/D_registers_q[7][8]_i_96/O
                         net (fo=1, routed)           0.000    77.127    alum/D_registers_q[7][8]_i_96_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.677 r  alum/D_registers_q_reg[7][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000    77.677    alum/D_registers_q_reg[7][8]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.791 r  alum/D_registers_q_reg[7][8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    77.791    alum/D_registers_q_reg[7][8]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.905 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.905    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.019 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.019    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.133 r  alum/D_registers_q_reg[7][8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    78.133    alum/D_registers_q_reg[7][8]_i_42_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.247 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.247    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.361 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.361    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.475 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.475    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.632 r  alum/D_registers_q_reg[7][9]_i_12/CO[1]
                         net (fo=36, routed)          1.133    79.765    alum/temp_out0[9]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.094 r  alum/D_registers_q[7][8]_i_93/O
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q[7][8]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.627 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    80.627    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.744 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    80.744    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.861 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.861    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.978 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.978    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.095 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.168    82.771    alum/temp_out0[8]
    SLICE_X45Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.559 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.514 r  alum/D_registers_q_reg[7][7]_i_12/CO[1]
                         net (fo=36, routed)          1.196    85.710    alum/temp_out0[7]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.039 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.039    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.589 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.703 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    86.703    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.817 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    86.817    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.931 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    86.931    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.045 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.045    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.159 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.159    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.273 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.387 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.544 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.739    88.283    alum/temp_out0[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.612 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.162 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    89.162    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.276 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    89.276    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.390 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.390    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.504 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    89.504    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.618 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    89.618    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.732 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.732    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.846 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.846    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.960 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.960    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.117 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.932    91.049    alum/temp_out0[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.378 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    91.378    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.911 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    91.911    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.028 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.028    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.145 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.145    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.262 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.262    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.379 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.496 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    92.496    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.613 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.613    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.730 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.730    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.887 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.982    93.869    alum/temp_out0[4]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.201 r  alum/D_registers_q[7][3]_i_167/O
                         net (fo=1, routed)           0.000    94.201    alum/D_registers_q[7][3]_i_167_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.734 r  alum/D_registers_q_reg[7][3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    94.734    alum/D_registers_q_reg[7][3]_i_140_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.851 r  alum/D_registers_q_reg[7][3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    94.851    alum/D_registers_q_reg[7][3]_i_115_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.968 r  alum/D_registers_q_reg[7][3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    94.968    alum/D_registers_q_reg[7][3]_i_90_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.085 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.085    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.202 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.202    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.319 r  alum/D_registers_q_reg[7][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.319    alum/D_registers_q_reg[7][3]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.436 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.436    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.553 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.553    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.710 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.155    96.866    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.198 r  alum/D_registers_q[7][2]_i_60/O
                         net (fo=1, routed)           0.000    97.198    alum/D_registers_q[7][2]_i_60_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.748 r  alum/D_registers_q_reg[7][2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.748    alum/D_registers_q_reg[7][2]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.862 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.862    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.976 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.090 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.090    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.204 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.204    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.318 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.318    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.432 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.432    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.546 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.546    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.703 r  alum/D_registers_q_reg[7][2]_i_11/CO[1]
                         net (fo=36, routed)          1.086    99.788    alum/temp_out0[2]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.329   100.117 r  alum/D_registers_q[7][1]_i_53/O
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q[7][1]_i_53_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.650 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.650    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.767 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.767    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.884 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.884    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.001 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.001    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.118 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.118    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.235 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.235    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.352 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.352    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.469 r  alum/D_registers_q_reg[7][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.469    alum/D_registers_q_reg[7][1]_i_13_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.626 r  alum/D_registers_q_reg[7][1]_i_11/CO[1]
                         net (fo=36, routed)          0.893   102.520    alum/temp_out0[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.852 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.852    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.402 r  alum/D_registers_q_reg[7][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000   103.402    alum/D_registers_q_reg[7][0]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.516 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   103.516    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.630 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.630    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.744 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.744    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.858 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.858    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.972 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   103.972    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.086 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.086    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.200 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.200    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.357 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.843   105.199    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   105.528 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.528    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   105.740 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.474   106.214    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.513 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.214   107.727    sm/M_alum_out[0]
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.150   107.877 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.448   108.325    sm/D_states_q[7]_i_10_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I3_O)        0.326   108.651 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.443   109.094    sm/D_states_q[6]_i_5_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124   109.218 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.190   109.408    sm/D_states_d__0[6]
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   116.237    
                         clock uncertainty           -0.035   116.202    
    SLICE_X45Y3          FDRE (Setup_fdre_C_D)       -0.061   116.141    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.141    
                         arrival time                        -109.408    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.249ns  (logic 60.695ns (58.221%)  route 43.554ns (41.779%))
  Logic Levels:           329  (CARRY4=287 LUT2=1 LUT3=31 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[6]/Q
                         net (fo=149, routed)         1.573     7.180    sm/D_states_q[6]
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.124     7.304 r  sm/D_registers_q[7][31]_i_146/O
                         net (fo=1, routed)           1.036     8.341    sm/D_registers_q[7][31]_i_146_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.465 f  sm/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.690     9.154    sm/D_registers_q[7][31]_i_108_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.278 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.403     9.681    sm/ram_reg_i_125_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.805 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.582    11.388    L_reg/M_sm_ra1[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.512 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.658    12.169    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I2_O)        0.150    12.319 r  L_reg/D_registers_q[7][31]_i_76/O
                         net (fo=45, routed)          0.973    13.292    sm/M_alum_a[31]
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.618 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    13.618    alum/S[0]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.131 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    14.131    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.248 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    14.248    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.365 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.365    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.482 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.482    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.599 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.599    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.716 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.716    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.833 r  alum/D_registers_q_reg[7][31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_160_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.950 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.950    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.204 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.045    16.249    alum/temp_out0[31]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.616 r  alum/D_registers_q[7][30]_i_55/O
                         net (fo=1, routed)           0.000    16.616    alum/D_registers_q[7][30]_i_55_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.166 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.166    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.280 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.280    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.394 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.394    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.508 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.508    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.622 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.622    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.736 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.736    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.850 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.850    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.964 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.964    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.121 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=37, routed)          0.875    18.996    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    19.325 r  alum/D_registers_q[7][29]_i_59/O
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q[7][29]_i_59_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.875 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.331 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.445 r  alum/D_registers_q_reg[7][29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.445    alum/D_registers_q_reg[7][29]_i_27_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.559 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.559    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.673 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.673    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.830 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=37, routed)          0.746    21.576    alum/temp_out0[29]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.905 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.905    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.438 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.438    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.555 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.555    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.672 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.672    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.789 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.789    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.906 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.906    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.023 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    23.032    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.149 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.149    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.266 r  alum/D_registers_q_reg[7][28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.266    alum/D_registers_q_reg[7][28]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.423 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.972    24.395    alum/temp_out0[28]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    24.727 r  alum/D_registers_q[7][27]_i_63/O
                         net (fo=1, routed)           0.000    24.727    alum/D_registers_q[7][27]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.277 r  alum/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.733    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    25.856    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  alum/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.084    alum/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.241 r  alum/D_registers_q_reg[7][27]_i_14/CO[1]
                         net (fo=36, routed)          0.934    27.175    alum/temp_out0[27]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.504 r  alum/D_registers_q[7][26]_i_57/O
                         net (fo=1, routed)           0.000    27.504    alum/D_registers_q[7][26]_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.054 r  alum/D_registers_q_reg[7][26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.054    alum/D_registers_q_reg[7][26]_i_50_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  alum/D_registers_q_reg[7][26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.168    alum/D_registers_q_reg[7][26]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  alum/D_registers_q_reg[7][26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  alum/D_registers_q_reg[7][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.510    alum/D_registers_q_reg[7][26]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.624 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.624    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.738 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    28.747    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.861 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.861    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.018 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.036    30.053    alum/temp_out0[26]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.382 r  alum/D_registers_q[7][25]_i_57/O
                         net (fo=1, routed)           0.000    30.382    alum/D_registers_q[7][25]_i_57_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.932 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.046 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.046    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.160 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.274 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.274    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.388 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.502 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.511    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  alum/D_registers_q_reg[7][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_20_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.896 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.833    alum/temp_out0[25]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_62/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_62_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    34.291    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.405 r  alum/D_registers_q_reg[7][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.405    alum/D_registers_q_reg[7][24]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.519    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.676 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          0.933    35.609    alum/temp_out0[24]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.938 r  alum/D_registers_q[7][23]_i_59/O
                         net (fo=1, routed)           0.000    35.938    alum/D_registers_q[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.488 r  alum/D_registers_q_reg[7][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    36.488    alum/D_registers_q_reg[7][23]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.602 r  alum/D_registers_q_reg[7][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.602    alum/D_registers_q_reg[7][23]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.716 r  alum/D_registers_q_reg[7][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.716    alum/D_registers_q_reg[7][23]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.830 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.830    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.944 r  alum/D_registers_q_reg[7][23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    36.944    alum/D_registers_q_reg[7][23]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.058 r  alum/D_registers_q_reg[7][23]_i_27/CO[3]
                         net (fo=1, routed)           0.009    37.067    alum/D_registers_q_reg[7][23]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.181 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.181    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.295 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.295    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.452 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.864    38.316    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.645 r  alum/D_registers_q[7][21]_i_105/O
                         net (fo=1, routed)           0.000    38.645    alum/D_registers_q[7][21]_i_105_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.178 r  alum/D_registers_q_reg[7][21]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.178    alum/D_registers_q_reg[7][21]_i_91_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.295 r  alum/D_registers_q_reg[7][21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.295    alum/D_registers_q_reg[7][21]_i_81_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.412 r  alum/D_registers_q_reg[7][21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    39.412    alum/D_registers_q_reg[7][21]_i_71_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.529 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][21]_i_44/CO[3]
                         net (fo=1, routed)           0.009    39.655    alum/D_registers_q_reg[7][21]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.772 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.889 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.006 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.006    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.163 r  alum/D_registers_q_reg[7][22]_i_16/CO[1]
                         net (fo=36, routed)          1.204    41.367    alum/temp_out0[22]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.699 r  alum/D_registers_q[7][21]_i_102/O
                         net (fo=1, routed)           0.000    41.699    alum/D_registers_q[7][21]_i_102_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.249 r  alum/D_registers_q_reg[7][21]_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.249    alum/D_registers_q_reg[7][21]_i_90_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.363 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.363    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.477 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.591 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.591    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.705 r  alum/D_registers_q_reg[7][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.705    alum/D_registers_q_reg[7][21]_i_43_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.819 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.009    42.828    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.942 r  alum/D_registers_q_reg[7][21]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.942    alum/D_registers_q_reg[7][21]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.056 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.056    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.213 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.006    44.219    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.548 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.548    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.098 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.098    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.212    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.326    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.440 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.440    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.554 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.554    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.668 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    45.677    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.791 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.791    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.905 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.905    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.062 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.290    47.352    alum/temp_out0[20]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.137 r  alum/D_registers_q_reg[7][19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    48.137    alum/D_registers_q_reg[7][19]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.251 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.251    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.365 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.365    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.479 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.479    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.593 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.593    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.707 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.821 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.821    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.935 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    48.944    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.101 r  alum/D_registers_q_reg[7][19]_i_12/CO[1]
                         net (fo=36, routed)          1.168    50.269    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.598 r  alum/D_registers_q[7][18]_i_58/O
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q[7][18]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.131 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.248 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.248    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.365 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.482 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.482    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.599 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.599    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.716 r  alum/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.716    alum/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.833 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.833    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.950 r  alum/D_registers_q_reg[7][18]_i_12/CO[3]
                         net (fo=1, routed)           0.009    51.959    alum/D_registers_q_reg[7][18]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.116 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.183    53.299    alum/temp_out0[18]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.631 r  alum/D_registers_q[7][17]_i_77/O
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q[7][17]_i_77_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.181 r  alum/D_registers_q_reg[7][17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.181    alum/D_registers_q_reg[7][17]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.295 r  alum/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.295    alum/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.409 r  alum/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.409    alum/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.523 r  alum/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.523    alum/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.637 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.751 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.751    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.979 r  alum/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.979    alum/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.136 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.122    56.258    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.587 r  alum/D_registers_q[7][16]_i_57/O
                         net (fo=1, routed)           0.000    56.587    alum/D_registers_q[7][16]_i_57_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.137 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.137    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.251 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.251    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.365 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.365    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.479 r  alum/D_registers_q_reg[7][16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_35_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_30_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.092 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.285    59.377    alum/temp_out0[16]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.706 r  alum/D_registers_q[7][15]_i_53/O
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q[7][15]_i_53_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.239 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.239    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.356 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    60.356    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.473 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.473    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.590 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.590    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.707 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.707    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.824 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.824    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.941 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.941    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.098 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.032    alum/temp_out0[15]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.364 r  alum/D_registers_q[7][13]_i_100/O
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q[7][13]_i_100_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.914 r  alum/D_registers_q_reg[7][13]_i_86/CO[3]
                         net (fo=1, routed)           0.000    62.914    alum/D_registers_q_reg[7][13]_i_86_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.028 r  alum/D_registers_q_reg[7][13]_i_76/CO[3]
                         net (fo=1, routed)           0.000    63.028    alum/D_registers_q_reg[7][13]_i_76_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.142 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    63.142    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.256 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.256    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.370 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.370    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.484 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.484    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.598 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.598    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.712 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.712    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.869 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.265    65.134    alum/temp_out0[14]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    65.463 r  alum/D_registers_q[7][13]_i_95/O
                         net (fo=1, routed)           0.000    65.463    alum/D_registers_q[7][13]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.864 r  alum/D_registers_q_reg[7][13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_85_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  alum/D_registers_q_reg[7][13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.978    alum/D_registers_q_reg[7][13]_i_75_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  alum/D_registers_q_reg[7][13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.092    alum/D_registers_q_reg[7][13]_i_65_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.206    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.320 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.320    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.434 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.434    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.548 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.548    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.662 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.662    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.819 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.015    67.834    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.163 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    68.163    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.713 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    68.713    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.827 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.941 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.055 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    69.055    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.169 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.169    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.283 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.283    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.397 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.397    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.511    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.668 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          1.073    70.741    alum/temp_out0[12]
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.070 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    71.070    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.620 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.620    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.734 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.734    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.848 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.962 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.962    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.076 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.076    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.190 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.190    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.304 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.304    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.418 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.418    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.575 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.567    74.142    alum/temp_out0[11]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.471 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.872 r  alum/D_registers_q_reg[7][10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_47_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.442 r  alum/D_registers_q_reg[7][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.442    alum/D_registers_q_reg[7][10]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.556 r  alum/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.670 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.670    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.827 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.966    76.792    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.121 r  alum/D_registers_q[7][8]_i_96/O
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q[7][8]_i_96_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.671 r  alum/D_registers_q_reg[7][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000    77.671    alum/D_registers_q_reg[7][8]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.785 r  alum/D_registers_q_reg[7][8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    77.785    alum/D_registers_q_reg[7][8]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.899 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.899    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.013 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.013    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.127 r  alum/D_registers_q_reg[7][8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    78.127    alum/D_registers_q_reg[7][8]_i_42_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.241 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.241    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.355 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.355    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.469 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.469    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.626 r  alum/D_registers_q_reg[7][9]_i_12/CO[1]
                         net (fo=36, routed)          1.133    79.760    alum/temp_out0[9]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.089 r  alum/D_registers_q[7][8]_i_93/O
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q[7][8]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.622 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    80.622    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.739 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    80.739    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.856 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.856    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.973 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.973    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.090 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.090    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.207 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.207    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.324 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.324    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.441 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.441    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.598 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.168    82.766    alum/temp_out0[8]
    SLICE_X45Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.554 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.668 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    83.668    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.782 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.782    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.896 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.896    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.010 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.010    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.124 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.509 r  alum/D_registers_q_reg[7][7]_i_12/CO[1]
                         net (fo=36, routed)          1.196    85.705    alum/temp_out0[7]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.034 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.034    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.584 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.584    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.698 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    86.698    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.812 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    86.812    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.926 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    86.926    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.040 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.040    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.154 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.154    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.268 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.268    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.382 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.539 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.739    88.278    alum/temp_out0[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.607 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    88.607    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.157 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    89.157    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.271 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    89.271    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.385 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.385    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.499 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    89.499    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.613 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    89.613    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.727 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.727    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.841 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.841    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.955 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.955    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.112 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.932    91.044    alum/temp_out0[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.373 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.906 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    91.906    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.023 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.023    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.140 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.140    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.257 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.257    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.374 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.374    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.491 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    92.491    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.608 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.725 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.725    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.882 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.982    93.864    alum/temp_out0[4]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.196 r  alum/D_registers_q[7][3]_i_167/O
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q[7][3]_i_167_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.729 r  alum/D_registers_q_reg[7][3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    94.729    alum/D_registers_q_reg[7][3]_i_140_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.846 r  alum/D_registers_q_reg[7][3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    94.846    alum/D_registers_q_reg[7][3]_i_115_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.963 r  alum/D_registers_q_reg[7][3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    94.963    alum/D_registers_q_reg[7][3]_i_90_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.080 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.080    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.197 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.197    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.314 r  alum/D_registers_q_reg[7][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.314    alum/D_registers_q_reg[7][3]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.431 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.431    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.548 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.548    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.705 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.155    96.860    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.192 r  alum/D_registers_q[7][2]_i_60/O
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q[7][2]_i_60_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.742 r  alum/D_registers_q_reg[7][2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.742    alum/D_registers_q_reg[7][2]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.856 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.856    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.970 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.970    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.084 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.084    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.198 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.198    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.312 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.697 r  alum/D_registers_q_reg[7][2]_i_11/CO[1]
                         net (fo=36, routed)          1.086    99.783    alum/temp_out0[2]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.329   100.112 r  alum/D_registers_q[7][1]_i_53/O
                         net (fo=1, routed)           0.000   100.112    alum/D_registers_q[7][1]_i_53_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.645 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.645    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.762 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.762    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.879 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.879    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.996 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.996    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.113 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.113    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.230 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.230    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.347 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.464 r  alum/D_registers_q_reg[7][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][1]_i_13_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.621 r  alum/D_registers_q_reg[7][1]_i_11/CO[1]
                         net (fo=36, routed)          0.893   102.514    alum/temp_out0[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.846 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.846    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.396 r  alum/D_registers_q_reg[7][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000   103.396    alum/D_registers_q_reg[7][0]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.510 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   103.510    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.624 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.624    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.738 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.738    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.852 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.852    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.966 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   103.966    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.080 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.080    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.194 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.194    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.351 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.843   105.194    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   105.523 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.523    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   105.735 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.474   106.209    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.508 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.783   107.291    sm/M_alum_out[0]
    SLICE_X46Y2          LUT6 (Prop_lut6_I4_O)        0.124   107.415 f  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.568   107.983    sm/D_states_q[1]_i_14_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I2_O)        0.124   108.107 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.789   108.896    sm/D_states_q[1]_i_4_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I2_O)        0.124   109.021 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379   109.400    sm/D_states_d__0[1]
    SLICE_X45Y2          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X45Y2          FDRE (Setup_fdre_C_D)       -0.067   116.136    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.136    
                         arrival time                        -109.400    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.507ns  (logic 60.801ns (58.741%)  route 42.706ns (41.259%))
  Logic Levels:           328  (CARRY4=287 LUT2=2 LUT3=30 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         0.899     6.507    sm/D_states_q[4]
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.152     6.659 r  sm/D_states_q[2]_i_9/O
                         net (fo=6, routed)           1.485     8.144    sm/D_states_q[2]_i_9_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.470 f  sm/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.690     9.160    sm/D_registers_q[7][31]_i_108_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.284 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.403     9.687    sm/ram_reg_i_125_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.582    11.393    L_reg/M_sm_ra1[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.517 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.658    12.175    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I2_O)        0.150    12.325 r  L_reg/D_registers_q[7][31]_i_76/O
                         net (fo=45, routed)          0.973    13.297    sm/M_alum_a[31]
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.623 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    13.623    alum/S[0]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.136 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    14.253    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.370 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.487 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.487    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.604 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.604    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.721 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.721    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  alum/D_registers_q_reg[7][31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.838    alum/D_registers_q_reg[7][31]_i_160_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.955    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.209 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.045    16.254    alum/temp_out0[31]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.621 r  alum/D_registers_q[7][30]_i_55/O
                         net (fo=1, routed)           0.000    16.621    alum/D_registers_q[7][30]_i_55_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.171 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.171    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.285    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.399 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.969 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.969    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.126 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=37, routed)          0.875    19.001    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    19.330 r  alum/D_registers_q[7][29]_i_59/O
                         net (fo=1, routed)           0.000    19.330    alum/D_registers_q[7][29]_i_59_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.994 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.108 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.108    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.222 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.222    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.336 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.336    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.450 r  alum/D_registers_q_reg[7][29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.450    alum/D_registers_q_reg[7][29]_i_27_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.564 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.564    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.678 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.678    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.835 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=37, routed)          0.746    21.581    alum/temp_out0[29]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.910 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.910    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.443 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.443    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.911    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    23.037    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.154    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.271 r  alum/D_registers_q_reg[7][28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.428 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.972    24.400    alum/temp_out0[28]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    24.732 r  alum/D_registers_q[7][27]_i_63/O
                         net (fo=1, routed)           0.000    24.732    alum/D_registers_q[7][27]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.282 r  alum/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    25.282    alum/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.396 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.396    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.510 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.624 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.624    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.738 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.738    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.852 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    25.861    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.975 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.975    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.089 r  alum/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.089    alum/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.246 r  alum/D_registers_q_reg[7][27]_i_14/CO[1]
                         net (fo=36, routed)          0.934    27.180    alum/temp_out0[27]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.509 r  alum/D_registers_q[7][26]_i_57/O
                         net (fo=1, routed)           0.000    27.509    alum/D_registers_q[7][26]_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.059 r  alum/D_registers_q_reg[7][26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.059    alum/D_registers_q_reg[7][26]_i_50_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  alum/D_registers_q_reg[7][26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.173    alum/D_registers_q_reg[7][26]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.287 r  alum/D_registers_q_reg[7][26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.287    alum/D_registers_q_reg[7][26]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.401 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.401    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  alum/D_registers_q_reg[7][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.629 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.629    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.743 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    28.752    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.866 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.023 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.036    30.059    alum/temp_out0[26]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_57/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_57_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.517    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/D_registers_q_reg[7][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/D_registers_q_reg[7][25]_i_20_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/D_registers_q_reg[7][25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/D_registers_q_reg[7][25]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.902 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.838    alum/temp_out0[25]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.167 r  alum/D_registers_q[7][24]_i_62/O
                         net (fo=1, routed)           0.000    33.167    alum/D_registers_q[7][24]_i_62_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.717 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    34.296    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.524 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.524    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.681 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          0.933    35.614    alum/temp_out0[24]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.943 r  alum/D_registers_q[7][23]_i_59/O
                         net (fo=1, routed)           0.000    35.943    alum/D_registers_q[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.493 r  alum/D_registers_q_reg[7][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    36.493    alum/D_registers_q_reg[7][23]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.607 r  alum/D_registers_q_reg[7][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_27/CO[3]
                         net (fo=1, routed)           0.009    37.072    alum/D_registers_q_reg[7][23]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.186    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.300 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.300    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.457 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.864    38.321    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.650 r  alum/D_registers_q[7][21]_i_105/O
                         net (fo=1, routed)           0.000    38.650    alum/D_registers_q[7][21]_i_105_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.183 r  alum/D_registers_q_reg[7][21]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][21]_i_91_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.300 r  alum/D_registers_q_reg[7][21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.300    alum/D_registers_q_reg[7][21]_i_81_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.417 r  alum/D_registers_q_reg[7][21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    39.417    alum/D_registers_q_reg[7][21]_i_71_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.534 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.651 r  alum/D_registers_q_reg[7][21]_i_44/CO[3]
                         net (fo=1, routed)           0.009    39.660    alum/D_registers_q_reg[7][21]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.777 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.894 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.011 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.011    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.168 r  alum/D_registers_q_reg[7][22]_i_16/CO[1]
                         net (fo=36, routed)          1.204    41.373    alum/temp_out0[22]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.705 r  alum/D_registers_q[7][21]_i_102/O
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q[7][21]_i_102_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.255 r  alum/D_registers_q_reg[7][21]_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.255    alum/D_registers_q_reg[7][21]_i_90_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.369 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.369    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.483 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.000    42.483    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.597 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.597    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.711 r  alum/D_registers_q_reg[7][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_43_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.825 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.009    42.834    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.948 r  alum/D_registers_q_reg[7][21]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.948    alum/D_registers_q_reg[7][21]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.062 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.219 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.006    44.224    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.553 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.553    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.103 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.103    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.217 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.331 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    45.682    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.796 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.796    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.910 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.910    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.067 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.290    47.358    alum/temp_out0[20]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.143 r  alum/D_registers_q_reg[7][19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    48.143    alum/D_registers_q_reg[7][19]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.257 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.257    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.371 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.371    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.485 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.485    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.599 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.599    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.713 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.713    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.827 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.827    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.941 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    48.950    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.107 r  alum/D_registers_q_reg[7][19]_i_12/CO[1]
                         net (fo=36, routed)          1.168    50.275    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.604 r  alum/D_registers_q[7][18]_i_58/O
                         net (fo=1, routed)           0.000    50.604    alum/D_registers_q[7][18]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.137 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.254 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.254    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.371 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.371    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.488 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.605 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.605    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.722 r  alum/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.722    alum/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.839 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.839    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.956 r  alum/D_registers_q_reg[7][18]_i_12/CO[3]
                         net (fo=1, routed)           0.009    51.965    alum/D_registers_q_reg[7][18]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.122 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.183    53.304    alum/temp_out0[18]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.636 r  alum/D_registers_q[7][17]_i_77/O
                         net (fo=1, routed)           0.000    53.636    alum/D_registers_q[7][17]_i_77_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.186 r  alum/D_registers_q_reg[7][17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.186    alum/D_registers_q_reg[7][17]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  alum/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.300    alum/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  alum/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.414    alum/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  alum/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.528    alum/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.642    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.756    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.870 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.870    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.984 r  alum/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.984    alum/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.141 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.122    56.264    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.593 r  alum/D_registers_q[7][16]_i_57/O
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q[7][16]_i_57_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.143 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.143    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.257    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_35_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_30_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.098 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.285    59.382    alum/temp_out0[16]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.711 r  alum/D_registers_q[7][15]_i_53/O
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q[7][15]_i_53_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.244 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.244    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.361 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    60.361    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.478 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.478    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.595 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.595    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.712 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.712    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.829 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.829    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.946 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.946    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.103 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.037    alum/temp_out0[15]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.369 r  alum/D_registers_q[7][13]_i_100/O
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q[7][13]_i_100_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.919 r  alum/D_registers_q_reg[7][13]_i_86/CO[3]
                         net (fo=1, routed)           0.000    62.919    alum/D_registers_q_reg[7][13]_i_86_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.033 r  alum/D_registers_q_reg[7][13]_i_76/CO[3]
                         net (fo=1, routed)           0.000    63.033    alum/D_registers_q_reg[7][13]_i_76_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.147 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    63.147    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.261 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.375 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.375    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.489 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.489    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.603 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.603    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.717 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.717    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.874 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.265    65.140    alum/temp_out0[14]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    65.469 r  alum/D_registers_q[7][13]_i_95/O
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q[7][13]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.870 r  alum/D_registers_q_reg[7][13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.870    alum/D_registers_q_reg[7][13]_i_85_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.984 r  alum/D_registers_q_reg[7][13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.984    alum/D_registers_q_reg[7][13]_i_75_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.098 r  alum/D_registers_q_reg[7][13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.098    alum/D_registers_q_reg[7][13]_i_65_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.825 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.015    67.839    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.168 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    68.168    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.718 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    68.718    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.832 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.832    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.946 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    68.946    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.060 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.174 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.174    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.288 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.288    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.402 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.516    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.673 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          1.073    70.746    alum/temp_out0[12]
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.075 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    71.075    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.625 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.625    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.739 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.739    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.853 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.853    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.967 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.967    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.081 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.081    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.195 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.195    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.309 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.309    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.423 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.423    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.580 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.567    74.147    alum/temp_out0[11]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.476 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    74.476    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.877 r  alum/D_registers_q_reg[7][10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    74.877    alum/D_registers_q_reg[7][10]_i_47_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.991 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.991    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.105 r  alum/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.105    alum/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.219 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.219    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.333 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.447 r  alum/D_registers_q_reg[7][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.447    alum/D_registers_q_reg[7][10]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.561 r  alum/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.561    alum/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.675 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.675    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.832 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.966    76.798    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.127 r  alum/D_registers_q[7][8]_i_96/O
                         net (fo=1, routed)           0.000    77.127    alum/D_registers_q[7][8]_i_96_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.677 r  alum/D_registers_q_reg[7][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000    77.677    alum/D_registers_q_reg[7][8]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.791 r  alum/D_registers_q_reg[7][8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    77.791    alum/D_registers_q_reg[7][8]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.905 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.905    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.019 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.019    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.133 r  alum/D_registers_q_reg[7][8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    78.133    alum/D_registers_q_reg[7][8]_i_42_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.247 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.247    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.361 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.361    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.475 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.475    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.632 r  alum/D_registers_q_reg[7][9]_i_12/CO[1]
                         net (fo=36, routed)          1.133    79.765    alum/temp_out0[9]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.094 r  alum/D_registers_q[7][8]_i_93/O
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q[7][8]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.627 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    80.627    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.744 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    80.744    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.861 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.861    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.978 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.978    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.095 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.168    82.771    alum/temp_out0[8]
    SLICE_X45Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.559 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.514 r  alum/D_registers_q_reg[7][7]_i_12/CO[1]
                         net (fo=36, routed)          1.196    85.710    alum/temp_out0[7]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.039 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.039    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.589 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.703 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    86.703    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.817 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    86.817    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.931 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    86.931    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.045 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.045    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.159 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.159    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.273 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.387 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.544 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.739    88.283    alum/temp_out0[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.612 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.162 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    89.162    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.276 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    89.276    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.390 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.390    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.504 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    89.504    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.618 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    89.618    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.732 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.732    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.846 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.846    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.960 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.960    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.117 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.932    91.049    alum/temp_out0[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.378 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    91.378    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.911 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    91.911    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.028 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.028    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.145 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.145    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.262 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.262    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.379 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.496 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    92.496    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.613 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.613    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.730 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.730    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.887 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.982    93.869    alum/temp_out0[4]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.201 r  alum/D_registers_q[7][3]_i_167/O
                         net (fo=1, routed)           0.000    94.201    alum/D_registers_q[7][3]_i_167_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.734 r  alum/D_registers_q_reg[7][3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    94.734    alum/D_registers_q_reg[7][3]_i_140_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.851 r  alum/D_registers_q_reg[7][3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    94.851    alum/D_registers_q_reg[7][3]_i_115_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.968 r  alum/D_registers_q_reg[7][3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    94.968    alum/D_registers_q_reg[7][3]_i_90_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.085 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.085    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.202 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.202    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.319 r  alum/D_registers_q_reg[7][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.319    alum/D_registers_q_reg[7][3]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.436 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.436    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.553 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.553    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.710 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.155    96.866    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.198 r  alum/D_registers_q[7][2]_i_60/O
                         net (fo=1, routed)           0.000    97.198    alum/D_registers_q[7][2]_i_60_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.748 r  alum/D_registers_q_reg[7][2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.748    alum/D_registers_q_reg[7][2]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.862 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.862    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.976 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.090 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.090    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.204 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.204    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.318 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.318    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.432 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.432    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.546 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.546    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.703 r  alum/D_registers_q_reg[7][2]_i_11/CO[1]
                         net (fo=36, routed)          1.086    99.788    alum/temp_out0[2]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.329   100.117 r  alum/D_registers_q[7][1]_i_53/O
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q[7][1]_i_53_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.650 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.650    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.767 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.767    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.884 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.884    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.001 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.001    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.118 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.118    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.235 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.235    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.352 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.352    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.469 r  alum/D_registers_q_reg[7][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.469    alum/D_registers_q_reg[7][1]_i_13_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.626 r  alum/D_registers_q_reg[7][1]_i_11/CO[1]
                         net (fo=36, routed)          0.893   102.520    alum/temp_out0[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.852 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.852    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.402 r  alum/D_registers_q_reg[7][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000   103.402    alum/D_registers_q_reg[7][0]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.516 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   103.516    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.630 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.630    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.744 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.744    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.858 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.858    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.972 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   103.972    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.086 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.086    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.200 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.200    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.357 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.843   105.199    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   105.528 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.528    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   105.740 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.474   106.214    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.513 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.478   106.991    sm/M_alum_out[0]
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124   107.115 r  sm/ram_reg_i_33/O
                         net (fo=2, routed)           0.689   107.803    sm/brams/override_address
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124   107.927 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.732   108.659    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.659    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.861ns  (logic 60.925ns (58.660%)  route 42.936ns (41.340%))
  Logic Levels:           329  (CARRY4=287 LUT2=2 LUT3=30 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         0.899     6.507    sm/D_states_q[4]
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.152     6.659 r  sm/D_states_q[2]_i_9/O
                         net (fo=6, routed)           1.485     8.144    sm/D_states_q[2]_i_9_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.470 f  sm/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.690     9.160    sm/D_registers_q[7][31]_i_108_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.284 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.403     9.687    sm/ram_reg_i_125_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.582    11.393    L_reg/M_sm_ra1[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.517 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.658    12.175    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I2_O)        0.150    12.325 r  L_reg/D_registers_q[7][31]_i_76/O
                         net (fo=45, routed)          0.973    13.297    sm/M_alum_a[31]
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.623 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    13.623    alum/S[0]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.136 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    14.253    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.370 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.487 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.487    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.604 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.604    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.721 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.721    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  alum/D_registers_q_reg[7][31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.838    alum/D_registers_q_reg[7][31]_i_160_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.955    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.209 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.045    16.254    alum/temp_out0[31]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.621 r  alum/D_registers_q[7][30]_i_55/O
                         net (fo=1, routed)           0.000    16.621    alum/D_registers_q[7][30]_i_55_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.171 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.171    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.285    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.399 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.969 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.969    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.126 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=37, routed)          0.875    19.001    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    19.330 r  alum/D_registers_q[7][29]_i_59/O
                         net (fo=1, routed)           0.000    19.330    alum/D_registers_q[7][29]_i_59_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.994 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.108 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.108    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.222 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.222    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.336 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.336    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.450 r  alum/D_registers_q_reg[7][29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.450    alum/D_registers_q_reg[7][29]_i_27_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.564 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.564    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.678 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.678    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.835 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=37, routed)          0.746    21.581    alum/temp_out0[29]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.910 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.910    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.443 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.443    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.911    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    23.037    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.154    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.271 r  alum/D_registers_q_reg[7][28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.428 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.972    24.400    alum/temp_out0[28]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    24.732 r  alum/D_registers_q[7][27]_i_63/O
                         net (fo=1, routed)           0.000    24.732    alum/D_registers_q[7][27]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.282 r  alum/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    25.282    alum/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.396 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.396    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.510 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.624 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.624    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.738 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.738    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.852 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    25.861    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.975 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.975    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.089 r  alum/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.089    alum/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.246 r  alum/D_registers_q_reg[7][27]_i_14/CO[1]
                         net (fo=36, routed)          0.934    27.180    alum/temp_out0[27]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.509 r  alum/D_registers_q[7][26]_i_57/O
                         net (fo=1, routed)           0.000    27.509    alum/D_registers_q[7][26]_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.059 r  alum/D_registers_q_reg[7][26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.059    alum/D_registers_q_reg[7][26]_i_50_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  alum/D_registers_q_reg[7][26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.173    alum/D_registers_q_reg[7][26]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.287 r  alum/D_registers_q_reg[7][26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.287    alum/D_registers_q_reg[7][26]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.401 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.401    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  alum/D_registers_q_reg[7][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.629 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.629    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.743 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    28.752    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.866 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.023 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.036    30.059    alum/temp_out0[26]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_57/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_57_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.517    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/D_registers_q_reg[7][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/D_registers_q_reg[7][25]_i_20_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/D_registers_q_reg[7][25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/D_registers_q_reg[7][25]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.902 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.838    alum/temp_out0[25]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.167 r  alum/D_registers_q[7][24]_i_62/O
                         net (fo=1, routed)           0.000    33.167    alum/D_registers_q[7][24]_i_62_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.717 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    34.296    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.524 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.524    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.681 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          0.933    35.614    alum/temp_out0[24]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.943 r  alum/D_registers_q[7][23]_i_59/O
                         net (fo=1, routed)           0.000    35.943    alum/D_registers_q[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.493 r  alum/D_registers_q_reg[7][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    36.493    alum/D_registers_q_reg[7][23]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.607 r  alum/D_registers_q_reg[7][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_27/CO[3]
                         net (fo=1, routed)           0.009    37.072    alum/D_registers_q_reg[7][23]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.186    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.300 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.300    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.457 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.864    38.321    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.650 r  alum/D_registers_q[7][21]_i_105/O
                         net (fo=1, routed)           0.000    38.650    alum/D_registers_q[7][21]_i_105_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.183 r  alum/D_registers_q_reg[7][21]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][21]_i_91_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.300 r  alum/D_registers_q_reg[7][21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.300    alum/D_registers_q_reg[7][21]_i_81_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.417 r  alum/D_registers_q_reg[7][21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    39.417    alum/D_registers_q_reg[7][21]_i_71_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.534 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.651 r  alum/D_registers_q_reg[7][21]_i_44/CO[3]
                         net (fo=1, routed)           0.009    39.660    alum/D_registers_q_reg[7][21]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.777 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.894 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.011 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.011    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.168 r  alum/D_registers_q_reg[7][22]_i_16/CO[1]
                         net (fo=36, routed)          1.204    41.373    alum/temp_out0[22]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.705 r  alum/D_registers_q[7][21]_i_102/O
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q[7][21]_i_102_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.255 r  alum/D_registers_q_reg[7][21]_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.255    alum/D_registers_q_reg[7][21]_i_90_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.369 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.369    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.483 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.000    42.483    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.597 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.597    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.711 r  alum/D_registers_q_reg[7][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_43_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.825 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.009    42.834    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.948 r  alum/D_registers_q_reg[7][21]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.948    alum/D_registers_q_reg[7][21]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.062 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.219 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.006    44.224    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.553 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.553    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.103 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.103    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.217 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.331 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    45.682    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.796 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.796    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.910 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.910    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.067 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.290    47.358    alum/temp_out0[20]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.143 r  alum/D_registers_q_reg[7][19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    48.143    alum/D_registers_q_reg[7][19]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.257 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.257    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.371 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.371    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.485 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.485    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.599 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.599    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.713 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.713    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.827 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.827    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.941 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    48.950    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.107 r  alum/D_registers_q_reg[7][19]_i_12/CO[1]
                         net (fo=36, routed)          1.168    50.275    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.604 r  alum/D_registers_q[7][18]_i_58/O
                         net (fo=1, routed)           0.000    50.604    alum/D_registers_q[7][18]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.137 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.254 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.254    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.371 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.371    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.488 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.605 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.605    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.722 r  alum/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.722    alum/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.839 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.839    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.956 r  alum/D_registers_q_reg[7][18]_i_12/CO[3]
                         net (fo=1, routed)           0.009    51.965    alum/D_registers_q_reg[7][18]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.122 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.183    53.304    alum/temp_out0[18]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.636 r  alum/D_registers_q[7][17]_i_77/O
                         net (fo=1, routed)           0.000    53.636    alum/D_registers_q[7][17]_i_77_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.186 r  alum/D_registers_q_reg[7][17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.186    alum/D_registers_q_reg[7][17]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  alum/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.300    alum/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  alum/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.414    alum/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  alum/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.528    alum/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.642    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.756    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.870 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.870    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.984 r  alum/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.984    alum/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.141 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.122    56.264    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.593 r  alum/D_registers_q[7][16]_i_57/O
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q[7][16]_i_57_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.143 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.143    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.257    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_35_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_30_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.098 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.285    59.382    alum/temp_out0[16]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.711 r  alum/D_registers_q[7][15]_i_53/O
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q[7][15]_i_53_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.244 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.244    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.361 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    60.361    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.478 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.478    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.595 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.595    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.712 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.712    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.829 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.829    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.946 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.946    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.103 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.037    alum/temp_out0[15]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.369 r  alum/D_registers_q[7][13]_i_100/O
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q[7][13]_i_100_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.919 r  alum/D_registers_q_reg[7][13]_i_86/CO[3]
                         net (fo=1, routed)           0.000    62.919    alum/D_registers_q_reg[7][13]_i_86_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.033 r  alum/D_registers_q_reg[7][13]_i_76/CO[3]
                         net (fo=1, routed)           0.000    63.033    alum/D_registers_q_reg[7][13]_i_76_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.147 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    63.147    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.261 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.375 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.375    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.489 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.489    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.603 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.603    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.717 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.717    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.874 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.265    65.140    alum/temp_out0[14]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    65.469 r  alum/D_registers_q[7][13]_i_95/O
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q[7][13]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.870 r  alum/D_registers_q_reg[7][13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.870    alum/D_registers_q_reg[7][13]_i_85_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.984 r  alum/D_registers_q_reg[7][13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.984    alum/D_registers_q_reg[7][13]_i_75_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.098 r  alum/D_registers_q_reg[7][13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.098    alum/D_registers_q_reg[7][13]_i_65_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.825 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.015    67.839    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.168 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    68.168    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.718 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    68.718    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.832 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.832    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.946 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    68.946    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.060 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.174 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.174    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.288 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.288    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.402 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.516    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.673 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          1.073    70.746    alum/temp_out0[12]
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.075 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    71.075    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.625 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.625    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.739 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.739    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.853 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.853    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.967 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.967    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.081 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.081    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.195 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.195    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.309 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.309    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.423 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.423    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.580 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.567    74.147    alum/temp_out0[11]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.476 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    74.476    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.877 r  alum/D_registers_q_reg[7][10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    74.877    alum/D_registers_q_reg[7][10]_i_47_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.991 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.991    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.105 r  alum/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.105    alum/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.219 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.219    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.333 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.447 r  alum/D_registers_q_reg[7][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.447    alum/D_registers_q_reg[7][10]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.561 r  alum/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.561    alum/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.675 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.675    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.832 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.966    76.798    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.127 r  alum/D_registers_q[7][8]_i_96/O
                         net (fo=1, routed)           0.000    77.127    alum/D_registers_q[7][8]_i_96_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.677 r  alum/D_registers_q_reg[7][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000    77.677    alum/D_registers_q_reg[7][8]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.791 r  alum/D_registers_q_reg[7][8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    77.791    alum/D_registers_q_reg[7][8]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.905 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.905    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.019 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.019    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.133 r  alum/D_registers_q_reg[7][8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    78.133    alum/D_registers_q_reg[7][8]_i_42_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.247 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.247    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.361 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.361    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.475 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.475    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.632 r  alum/D_registers_q_reg[7][9]_i_12/CO[1]
                         net (fo=36, routed)          1.133    79.765    alum/temp_out0[9]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.094 r  alum/D_registers_q[7][8]_i_93/O
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q[7][8]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.627 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    80.627    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.744 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    80.744    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.861 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.861    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.978 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.978    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.095 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.168    82.771    alum/temp_out0[8]
    SLICE_X45Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.559 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.514 r  alum/D_registers_q_reg[7][7]_i_12/CO[1]
                         net (fo=36, routed)          1.196    85.710    alum/temp_out0[7]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.039 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.039    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.589 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.703 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    86.703    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.817 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    86.817    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.931 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    86.931    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.045 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.045    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.159 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.159    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.273 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.387 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.544 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.739    88.283    alum/temp_out0[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.612 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.162 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    89.162    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.276 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    89.276    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.390 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.390    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.504 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    89.504    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.618 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    89.618    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.732 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.732    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.846 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.846    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.960 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.960    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.117 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.932    91.049    alum/temp_out0[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.378 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    91.378    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.911 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    91.911    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.028 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.028    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.145 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.145    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.262 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.262    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.379 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.496 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    92.496    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.613 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.613    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.730 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.730    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.887 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.982    93.869    alum/temp_out0[4]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.201 r  alum/D_registers_q[7][3]_i_167/O
                         net (fo=1, routed)           0.000    94.201    alum/D_registers_q[7][3]_i_167_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.734 r  alum/D_registers_q_reg[7][3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    94.734    alum/D_registers_q_reg[7][3]_i_140_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.851 r  alum/D_registers_q_reg[7][3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    94.851    alum/D_registers_q_reg[7][3]_i_115_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.968 r  alum/D_registers_q_reg[7][3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    94.968    alum/D_registers_q_reg[7][3]_i_90_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.085 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.085    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.202 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.202    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.319 r  alum/D_registers_q_reg[7][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.319    alum/D_registers_q_reg[7][3]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.436 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.436    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.553 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.553    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.710 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.155    96.866    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.198 r  alum/D_registers_q[7][2]_i_60/O
                         net (fo=1, routed)           0.000    97.198    alum/D_registers_q[7][2]_i_60_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.748 r  alum/D_registers_q_reg[7][2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.748    alum/D_registers_q_reg[7][2]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.862 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.862    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.976 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.090 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.090    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.204 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.204    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.318 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.318    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.432 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.432    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.546 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.546    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.703 r  alum/D_registers_q_reg[7][2]_i_11/CO[1]
                         net (fo=36, routed)          1.086    99.788    alum/temp_out0[2]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.329   100.117 r  alum/D_registers_q[7][1]_i_53/O
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q[7][1]_i_53_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.650 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.650    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.767 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.767    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.884 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.884    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.001 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.001    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.118 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.118    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.235 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.235    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.352 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.352    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.469 r  alum/D_registers_q_reg[7][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.469    alum/D_registers_q_reg[7][1]_i_13_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.626 r  alum/D_registers_q_reg[7][1]_i_11/CO[1]
                         net (fo=36, routed)          0.893   102.520    alum/temp_out0[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.852 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.852    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.402 r  alum/D_registers_q_reg[7][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000   103.402    alum/D_registers_q_reg[7][0]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.516 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   103.516    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.630 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.630    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.744 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.744    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.858 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.858    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.972 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   103.972    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.086 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.086    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.200 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.200    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.357 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.843   105.199    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   105.528 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.528    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   105.740 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.474   106.214    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.513 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.777   107.290    sm/M_alum_out[0]
    SLICE_X40Y0          LUT6 (Prop_lut6_I4_O)        0.124   107.414 r  sm/D_states_q[2]_i_20/O
                         net (fo=1, routed)           0.599   108.013    sm/D_states_q[2]_i_20_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I1_O)        0.124   108.137 f  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.420   108.557    sm/D_states_q[2]_i_5_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124   108.681 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.332   109.013    sm/D_states_d__0[2]
    SLICE_X43Y2          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X43Y2          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X43Y2          FDRE (Setup_fdre_C_D)       -0.081   116.107    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.107    
                         arrival time                        -109.013    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.834ns  (logic 60.799ns (58.554%)  route 43.035ns (41.446%))
  Logic Levels:           328  (CARRY4=287 LUT2=1 LUT3=31 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[6]/Q
                         net (fo=149, routed)         1.573     7.180    sm/D_states_q[6]
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.124     7.304 r  sm/D_registers_q[7][31]_i_146/O
                         net (fo=1, routed)           1.036     8.341    sm/D_registers_q[7][31]_i_146_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.465 f  sm/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.690     9.154    sm/D_registers_q[7][31]_i_108_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.278 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.403     9.681    sm/ram_reg_i_125_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.805 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.582    11.388    L_reg/M_sm_ra1[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.512 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.658    12.169    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I2_O)        0.150    12.319 r  L_reg/D_registers_q[7][31]_i_76/O
                         net (fo=45, routed)          0.973    13.292    sm/M_alum_a[31]
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.618 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    13.618    alum/S[0]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.131 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    14.131    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.248 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    14.248    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.365 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.365    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.482 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.482    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.599 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.599    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.716 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.716    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.833 r  alum/D_registers_q_reg[7][31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.833    alum/D_registers_q_reg[7][31]_i_160_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.950 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.950    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.204 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.045    16.249    alum/temp_out0[31]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.616 r  alum/D_registers_q[7][30]_i_55/O
                         net (fo=1, routed)           0.000    16.616    alum/D_registers_q[7][30]_i_55_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.166 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.166    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.280 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.280    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.394 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.394    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.508 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.508    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.622 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.622    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.736 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.736    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.850 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.850    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.964 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.964    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.121 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=37, routed)          0.875    18.996    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    19.325 r  alum/D_registers_q[7][29]_i_59/O
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q[7][29]_i_59_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.875 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.875    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.989 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.103 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.103    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.217 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.217    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.331 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.445 r  alum/D_registers_q_reg[7][29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.445    alum/D_registers_q_reg[7][29]_i_27_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.559 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.559    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.673 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.673    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.830 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=37, routed)          0.746    21.576    alum/temp_out0[29]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.905 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.905    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.438 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.438    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.555 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.555    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.672 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.672    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.789 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.789    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.906 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.906    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.023 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    23.032    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.149 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.149    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.266 r  alum/D_registers_q_reg[7][28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.266    alum/D_registers_q_reg[7][28]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.423 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.972    24.395    alum/temp_out0[28]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    24.727 r  alum/D_registers_q[7][27]_i_63/O
                         net (fo=1, routed)           0.000    24.727    alum/D_registers_q[7][27]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.277 r  alum/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    25.277    alum/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.391    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.505 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.505    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.619 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.619    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.733    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    25.856    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.970 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.970    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.084 r  alum/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.084    alum/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.241 r  alum/D_registers_q_reg[7][27]_i_14/CO[1]
                         net (fo=36, routed)          0.934    27.175    alum/temp_out0[27]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.504 r  alum/D_registers_q[7][26]_i_57/O
                         net (fo=1, routed)           0.000    27.504    alum/D_registers_q[7][26]_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.054 r  alum/D_registers_q_reg[7][26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.054    alum/D_registers_q_reg[7][26]_i_50_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.168 r  alum/D_registers_q_reg[7][26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.168    alum/D_registers_q_reg[7][26]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  alum/D_registers_q_reg[7][26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  alum/D_registers_q_reg[7][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.510    alum/D_registers_q_reg[7][26]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.624 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.624    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.738 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    28.747    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.861 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.861    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.018 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.036    30.053    alum/temp_out0[26]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.382 r  alum/D_registers_q[7][25]_i_57/O
                         net (fo=1, routed)           0.000    30.382    alum/D_registers_q[7][25]_i_57_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.932 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.046 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.046    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.160 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.274 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.274    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.388 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.388    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.502 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.511    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.625 r  alum/D_registers_q_reg[7][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.625    alum/D_registers_q_reg[7][25]_i_20_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.739 r  alum/D_registers_q_reg[7][25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.739    alum/D_registers_q_reg[7][25]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.896 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.833    alum/temp_out0[25]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.162 r  alum/D_registers_q[7][24]_i_62/O
                         net (fo=1, routed)           0.000    33.162    alum/D_registers_q[7][24]_i_62_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.712 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.940 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.940    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.054 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.054    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.168 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.168    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.282 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    34.291    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.405 r  alum/D_registers_q_reg[7][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.405    alum/D_registers_q_reg[7][24]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.519    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.676 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          0.933    35.609    alum/temp_out0[24]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.938 r  alum/D_registers_q[7][23]_i_59/O
                         net (fo=1, routed)           0.000    35.938    alum/D_registers_q[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.488 r  alum/D_registers_q_reg[7][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    36.488    alum/D_registers_q_reg[7][23]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.602 r  alum/D_registers_q_reg[7][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.602    alum/D_registers_q_reg[7][23]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.716 r  alum/D_registers_q_reg[7][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.716    alum/D_registers_q_reg[7][23]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.830 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.830    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.944 r  alum/D_registers_q_reg[7][23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    36.944    alum/D_registers_q_reg[7][23]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.058 r  alum/D_registers_q_reg[7][23]_i_27/CO[3]
                         net (fo=1, routed)           0.009    37.067    alum/D_registers_q_reg[7][23]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.181 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.181    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.295 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.295    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.452 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.864    38.316    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.645 r  alum/D_registers_q[7][21]_i_105/O
                         net (fo=1, routed)           0.000    38.645    alum/D_registers_q[7][21]_i_105_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.178 r  alum/D_registers_q_reg[7][21]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.178    alum/D_registers_q_reg[7][21]_i_91_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.295 r  alum/D_registers_q_reg[7][21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.295    alum/D_registers_q_reg[7][21]_i_81_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.412 r  alum/D_registers_q_reg[7][21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    39.412    alum/D_registers_q_reg[7][21]_i_71_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.529 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.529    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.646 r  alum/D_registers_q_reg[7][21]_i_44/CO[3]
                         net (fo=1, routed)           0.009    39.655    alum/D_registers_q_reg[7][21]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.772 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.889 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.889    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.006 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.006    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.163 r  alum/D_registers_q_reg[7][22]_i_16/CO[1]
                         net (fo=36, routed)          1.204    41.367    alum/temp_out0[22]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.699 r  alum/D_registers_q[7][21]_i_102/O
                         net (fo=1, routed)           0.000    41.699    alum/D_registers_q[7][21]_i_102_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.249 r  alum/D_registers_q_reg[7][21]_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.249    alum/D_registers_q_reg[7][21]_i_90_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.363 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.363    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.477 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.000    42.477    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.591 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.591    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.705 r  alum/D_registers_q_reg[7][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.705    alum/D_registers_q_reg[7][21]_i_43_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.819 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.009    42.828    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.942 r  alum/D_registers_q_reg[7][21]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.942    alum/D_registers_q_reg[7][21]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.056 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.056    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.213 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.006    44.219    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.548 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.548    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.098 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.098    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.212    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.326 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.326    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.440 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.440    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.554 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.554    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.668 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    45.677    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.791 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.791    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.905 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.905    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.062 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.290    47.352    alum/temp_out0[20]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.137 r  alum/D_registers_q_reg[7][19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    48.137    alum/D_registers_q_reg[7][19]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.251 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.251    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.365 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.365    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.479 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.479    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.593 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.593    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.707 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.821 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.821    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.935 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    48.944    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.101 r  alum/D_registers_q_reg[7][19]_i_12/CO[1]
                         net (fo=36, routed)          1.168    50.269    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.598 r  alum/D_registers_q[7][18]_i_58/O
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q[7][18]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.131 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.248 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.248    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.365 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.365    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.482 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.482    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.599 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.599    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.716 r  alum/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.716    alum/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.833 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.833    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.950 r  alum/D_registers_q_reg[7][18]_i_12/CO[3]
                         net (fo=1, routed)           0.009    51.959    alum/D_registers_q_reg[7][18]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.116 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.183    53.299    alum/temp_out0[18]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.631 r  alum/D_registers_q[7][17]_i_77/O
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q[7][17]_i_77_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.181 r  alum/D_registers_q_reg[7][17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.181    alum/D_registers_q_reg[7][17]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.295 r  alum/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.295    alum/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.409 r  alum/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.409    alum/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.523 r  alum/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.523    alum/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.637 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.637    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.751 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.751    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.865 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.865    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.979 r  alum/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.979    alum/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.136 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.122    56.258    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.587 r  alum/D_registers_q[7][16]_i_57/O
                         net (fo=1, routed)           0.000    56.587    alum/D_registers_q[7][16]_i_57_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.137 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.137    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.251 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.251    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.365 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.365    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.479 r  alum/D_registers_q_reg[7][16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.479    alum/D_registers_q_reg[7][16]_i_35_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.593 r  alum/D_registers_q_reg[7][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.593    alum/D_registers_q_reg[7][16]_i_30_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.707 r  alum/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.707    alum/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.821 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.821    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.935 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.935    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.092 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.285    59.377    alum/temp_out0[16]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.706 r  alum/D_registers_q[7][15]_i_53/O
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q[7][15]_i_53_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.239 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.239    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.356 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    60.356    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.473 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.473    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.590 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.590    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.707 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.707    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.824 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.824    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.941 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.941    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.098 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.032    alum/temp_out0[15]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.364 r  alum/D_registers_q[7][13]_i_100/O
                         net (fo=1, routed)           0.000    62.364    alum/D_registers_q[7][13]_i_100_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.914 r  alum/D_registers_q_reg[7][13]_i_86/CO[3]
                         net (fo=1, routed)           0.000    62.914    alum/D_registers_q_reg[7][13]_i_86_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.028 r  alum/D_registers_q_reg[7][13]_i_76/CO[3]
                         net (fo=1, routed)           0.000    63.028    alum/D_registers_q_reg[7][13]_i_76_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.142 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    63.142    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.256 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.256    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.370 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.370    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.484 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.484    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.598 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.598    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.712 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.712    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.869 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.265    65.134    alum/temp_out0[14]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    65.463 r  alum/D_registers_q[7][13]_i_95/O
                         net (fo=1, routed)           0.000    65.463    alum/D_registers_q[7][13]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.864 r  alum/D_registers_q_reg[7][13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.864    alum/D_registers_q_reg[7][13]_i_85_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.978 r  alum/D_registers_q_reg[7][13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.978    alum/D_registers_q_reg[7][13]_i_75_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.092 r  alum/D_registers_q_reg[7][13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.092    alum/D_registers_q_reg[7][13]_i_65_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.206 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.206    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.320 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.320    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.434 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.434    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.548 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.548    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.662 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.662    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.819 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.015    67.834    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.163 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    68.163    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.713 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    68.713    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.827 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.827    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.941 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    68.941    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.055 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    69.055    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.169 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.169    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.283 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.283    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.397 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.397    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.511 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.511    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.668 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          1.073    70.741    alum/temp_out0[12]
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.070 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    71.070    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.620 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.620    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.734 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.734    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.848 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.962 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.962    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.076 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.076    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.190 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.190    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.304 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.304    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.418 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.418    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.575 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.567    74.142    alum/temp_out0[11]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.471 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.872 r  alum/D_registers_q_reg[7][10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    74.872    alum/D_registers_q_reg[7][10]_i_47_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.986 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.986    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.100 r  alum/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.214 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.214    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.328 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.328    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.442 r  alum/D_registers_q_reg[7][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.442    alum/D_registers_q_reg[7][10]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.556 r  alum/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.670 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.670    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.827 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.966    76.792    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.121 r  alum/D_registers_q[7][8]_i_96/O
                         net (fo=1, routed)           0.000    77.121    alum/D_registers_q[7][8]_i_96_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.671 r  alum/D_registers_q_reg[7][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000    77.671    alum/D_registers_q_reg[7][8]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.785 r  alum/D_registers_q_reg[7][8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    77.785    alum/D_registers_q_reg[7][8]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.899 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.899    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.013 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.013    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.127 r  alum/D_registers_q_reg[7][8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    78.127    alum/D_registers_q_reg[7][8]_i_42_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.241 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.241    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.355 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.355    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.469 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.469    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.626 r  alum/D_registers_q_reg[7][9]_i_12/CO[1]
                         net (fo=36, routed)          1.133    79.760    alum/temp_out0[9]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.089 r  alum/D_registers_q[7][8]_i_93/O
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q[7][8]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.622 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    80.622    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.739 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    80.739    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.856 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.856    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.973 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.973    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.090 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.090    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.207 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.207    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.324 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.324    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.441 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.441    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.598 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.168    82.766    alum/temp_out0[8]
    SLICE_X45Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.554 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    83.554    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.668 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    83.668    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.782 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.782    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.896 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.896    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.010 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.010    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.124 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.124    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.238 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.238    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.352 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.352    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.509 r  alum/D_registers_q_reg[7][7]_i_12/CO[1]
                         net (fo=36, routed)          1.196    85.705    alum/temp_out0[7]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.034 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.034    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.584 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.584    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.698 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    86.698    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.812 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    86.812    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.926 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    86.926    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.040 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.040    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.154 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.154    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.268 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.268    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.382 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.539 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.739    88.278    alum/temp_out0[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.607 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    88.607    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.157 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    89.157    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.271 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    89.271    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.385 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.385    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.499 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    89.499    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.613 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    89.613    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.727 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.727    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.841 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.841    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.955 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.955    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.112 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.932    91.044    alum/temp_out0[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.373 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    91.373    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.906 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    91.906    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.023 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.023    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.140 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.140    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.257 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.257    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.374 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.374    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.491 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    92.491    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.608 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.608    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.725 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.725    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.882 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.982    93.864    alum/temp_out0[4]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.196 r  alum/D_registers_q[7][3]_i_167/O
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q[7][3]_i_167_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.729 r  alum/D_registers_q_reg[7][3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    94.729    alum/D_registers_q_reg[7][3]_i_140_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.846 r  alum/D_registers_q_reg[7][3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    94.846    alum/D_registers_q_reg[7][3]_i_115_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.963 r  alum/D_registers_q_reg[7][3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    94.963    alum/D_registers_q_reg[7][3]_i_90_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.080 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.080    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.197 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.197    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.314 r  alum/D_registers_q_reg[7][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.314    alum/D_registers_q_reg[7][3]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.431 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.431    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.548 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.548    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.705 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.155    96.860    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.192 r  alum/D_registers_q[7][2]_i_60/O
                         net (fo=1, routed)           0.000    97.192    alum/D_registers_q[7][2]_i_60_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.742 r  alum/D_registers_q_reg[7][2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.742    alum/D_registers_q_reg[7][2]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.856 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.856    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.970 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.970    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.084 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.084    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.198 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.198    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.312 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.697 r  alum/D_registers_q_reg[7][2]_i_11/CO[1]
                         net (fo=36, routed)          1.086    99.783    alum/temp_out0[2]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.329   100.112 r  alum/D_registers_q[7][1]_i_53/O
                         net (fo=1, routed)           0.000   100.112    alum/D_registers_q[7][1]_i_53_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.645 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.645    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.762 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.762    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.879 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.879    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.996 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.996    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.113 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.113    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.230 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.230    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.347 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.464 r  alum/D_registers_q_reg[7][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][1]_i_13_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.621 r  alum/D_registers_q_reg[7][1]_i_11/CO[1]
                         net (fo=36, routed)          0.893   102.514    alum/temp_out0[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.846 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.846    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.396 r  alum/D_registers_q_reg[7][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000   103.396    alum/D_registers_q_reg[7][0]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.510 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   103.510    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.624 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.624    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.738 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.738    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.852 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.852    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.966 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   103.966    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.080 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.080    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.194 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.194    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.351 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.843   105.194    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   105.523 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.523    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   105.735 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.474   106.209    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.508 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.214   107.722    sm/M_alum_out[0]
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.150   107.872 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.457   108.328    sm/D_states_q[7]_i_10_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I2_O)        0.326   108.654 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.331   108.986    sm/D_states_d__0[7]
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.449   115.965    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.273   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X45Y2          FDSE (Setup_fdse_C_D)       -0.061   116.142    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -108.986    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.921ns  (logic 60.896ns (58.599%)  route 43.025ns (41.401%))
  Logic Levels:           329  (CARRY4=287 LUT2=2 LUT3=30 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         0.899     6.507    sm/D_states_q[4]
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.152     6.659 r  sm/D_states_q[2]_i_9/O
                         net (fo=6, routed)           1.485     8.144    sm/D_states_q[2]_i_9_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.470 f  sm/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.690     9.160    sm/D_registers_q[7][31]_i_108_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.284 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.403     9.687    sm/ram_reg_i_125_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.582    11.393    L_reg/M_sm_ra1[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.517 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.658    12.175    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I2_O)        0.150    12.325 r  L_reg/D_registers_q[7][31]_i_76/O
                         net (fo=45, routed)          0.973    13.297    sm/M_alum_a[31]
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.623 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    13.623    alum/S[0]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.136 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    14.253    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.370 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.487 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.487    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.604 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.604    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.721 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.721    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  alum/D_registers_q_reg[7][31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.838    alum/D_registers_q_reg[7][31]_i_160_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.955    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.209 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.045    16.254    alum/temp_out0[31]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.621 r  alum/D_registers_q[7][30]_i_55/O
                         net (fo=1, routed)           0.000    16.621    alum/D_registers_q[7][30]_i_55_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.171 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.171    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.285    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.399 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.969 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.969    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.126 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=37, routed)          0.875    19.001    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    19.330 r  alum/D_registers_q[7][29]_i_59/O
                         net (fo=1, routed)           0.000    19.330    alum/D_registers_q[7][29]_i_59_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.994 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.108 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.108    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.222 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.222    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.336 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.336    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.450 r  alum/D_registers_q_reg[7][29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.450    alum/D_registers_q_reg[7][29]_i_27_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.564 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.564    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.678 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.678    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.835 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=37, routed)          0.746    21.581    alum/temp_out0[29]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.910 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.910    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.443 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.443    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.911    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    23.037    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.154    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.271 r  alum/D_registers_q_reg[7][28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.428 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.972    24.400    alum/temp_out0[28]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    24.732 r  alum/D_registers_q[7][27]_i_63/O
                         net (fo=1, routed)           0.000    24.732    alum/D_registers_q[7][27]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.282 r  alum/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    25.282    alum/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.396 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.396    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.510 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.624 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.624    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.738 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.738    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.852 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    25.861    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.975 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.975    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.089 r  alum/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.089    alum/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.246 r  alum/D_registers_q_reg[7][27]_i_14/CO[1]
                         net (fo=36, routed)          0.934    27.180    alum/temp_out0[27]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.509 r  alum/D_registers_q[7][26]_i_57/O
                         net (fo=1, routed)           0.000    27.509    alum/D_registers_q[7][26]_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.059 r  alum/D_registers_q_reg[7][26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.059    alum/D_registers_q_reg[7][26]_i_50_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  alum/D_registers_q_reg[7][26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.173    alum/D_registers_q_reg[7][26]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.287 r  alum/D_registers_q_reg[7][26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.287    alum/D_registers_q_reg[7][26]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.401 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.401    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  alum/D_registers_q_reg[7][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.629 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.629    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.743 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    28.752    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.866 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.023 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.036    30.059    alum/temp_out0[26]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_57/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_57_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.517    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/D_registers_q_reg[7][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/D_registers_q_reg[7][25]_i_20_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/D_registers_q_reg[7][25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/D_registers_q_reg[7][25]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.902 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.838    alum/temp_out0[25]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.167 r  alum/D_registers_q[7][24]_i_62/O
                         net (fo=1, routed)           0.000    33.167    alum/D_registers_q[7][24]_i_62_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.717 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    34.296    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.524 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.524    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.681 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          0.933    35.614    alum/temp_out0[24]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.943 r  alum/D_registers_q[7][23]_i_59/O
                         net (fo=1, routed)           0.000    35.943    alum/D_registers_q[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.493 r  alum/D_registers_q_reg[7][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    36.493    alum/D_registers_q_reg[7][23]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.607 r  alum/D_registers_q_reg[7][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_27/CO[3]
                         net (fo=1, routed)           0.009    37.072    alum/D_registers_q_reg[7][23]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.186    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.300 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.300    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.457 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.864    38.321    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.650 r  alum/D_registers_q[7][21]_i_105/O
                         net (fo=1, routed)           0.000    38.650    alum/D_registers_q[7][21]_i_105_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.183 r  alum/D_registers_q_reg[7][21]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][21]_i_91_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.300 r  alum/D_registers_q_reg[7][21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.300    alum/D_registers_q_reg[7][21]_i_81_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.417 r  alum/D_registers_q_reg[7][21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    39.417    alum/D_registers_q_reg[7][21]_i_71_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.534 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.651 r  alum/D_registers_q_reg[7][21]_i_44/CO[3]
                         net (fo=1, routed)           0.009    39.660    alum/D_registers_q_reg[7][21]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.777 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.894 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.011 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.011    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.168 r  alum/D_registers_q_reg[7][22]_i_16/CO[1]
                         net (fo=36, routed)          1.204    41.373    alum/temp_out0[22]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.705 r  alum/D_registers_q[7][21]_i_102/O
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q[7][21]_i_102_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.255 r  alum/D_registers_q_reg[7][21]_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.255    alum/D_registers_q_reg[7][21]_i_90_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.369 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.369    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.483 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.000    42.483    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.597 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.597    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.711 r  alum/D_registers_q_reg[7][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_43_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.825 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.009    42.834    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.948 r  alum/D_registers_q_reg[7][21]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.948    alum/D_registers_q_reg[7][21]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.062 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.219 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.006    44.224    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.553 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.553    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.103 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.103    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.217 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.331 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    45.682    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.796 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.796    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.910 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.910    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.067 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.290    47.358    alum/temp_out0[20]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.143 r  alum/D_registers_q_reg[7][19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    48.143    alum/D_registers_q_reg[7][19]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.257 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.257    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.371 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.371    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.485 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.485    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.599 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.599    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.713 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.713    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.827 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.827    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.941 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    48.950    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.107 r  alum/D_registers_q_reg[7][19]_i_12/CO[1]
                         net (fo=36, routed)          1.168    50.275    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.604 r  alum/D_registers_q[7][18]_i_58/O
                         net (fo=1, routed)           0.000    50.604    alum/D_registers_q[7][18]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.137 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.254 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.254    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.371 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.371    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.488 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.605 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.605    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.722 r  alum/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.722    alum/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.839 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.839    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.956 r  alum/D_registers_q_reg[7][18]_i_12/CO[3]
                         net (fo=1, routed)           0.009    51.965    alum/D_registers_q_reg[7][18]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.122 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.183    53.304    alum/temp_out0[18]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.636 r  alum/D_registers_q[7][17]_i_77/O
                         net (fo=1, routed)           0.000    53.636    alum/D_registers_q[7][17]_i_77_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.186 r  alum/D_registers_q_reg[7][17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.186    alum/D_registers_q_reg[7][17]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  alum/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.300    alum/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  alum/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.414    alum/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  alum/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.528    alum/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.642    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.756    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.870 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.870    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.984 r  alum/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.984    alum/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.141 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.122    56.264    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.593 r  alum/D_registers_q[7][16]_i_57/O
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q[7][16]_i_57_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.143 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.143    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.257    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_35_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_30_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.098 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.285    59.382    alum/temp_out0[16]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.711 r  alum/D_registers_q[7][15]_i_53/O
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q[7][15]_i_53_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.244 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.244    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.361 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    60.361    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.478 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.478    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.595 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.595    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.712 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.712    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.829 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.829    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.946 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.946    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.103 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.037    alum/temp_out0[15]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.369 r  alum/D_registers_q[7][13]_i_100/O
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q[7][13]_i_100_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.919 r  alum/D_registers_q_reg[7][13]_i_86/CO[3]
                         net (fo=1, routed)           0.000    62.919    alum/D_registers_q_reg[7][13]_i_86_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.033 r  alum/D_registers_q_reg[7][13]_i_76/CO[3]
                         net (fo=1, routed)           0.000    63.033    alum/D_registers_q_reg[7][13]_i_76_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.147 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    63.147    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.261 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.375 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.375    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.489 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.489    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.603 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.603    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.717 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.717    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.874 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.265    65.140    alum/temp_out0[14]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    65.469 r  alum/D_registers_q[7][13]_i_95/O
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q[7][13]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.870 r  alum/D_registers_q_reg[7][13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.870    alum/D_registers_q_reg[7][13]_i_85_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.984 r  alum/D_registers_q_reg[7][13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.984    alum/D_registers_q_reg[7][13]_i_75_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.098 r  alum/D_registers_q_reg[7][13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.098    alum/D_registers_q_reg[7][13]_i_65_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.825 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.015    67.839    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.168 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    68.168    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.718 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    68.718    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.832 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.832    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.946 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    68.946    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.060 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.174 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.174    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.288 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.288    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.402 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.516    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.673 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          1.073    70.746    alum/temp_out0[12]
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.075 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    71.075    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.625 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.625    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.739 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.739    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.853 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.853    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.967 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.967    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.081 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.081    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.195 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.195    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.309 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.309    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.423 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.423    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.580 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.567    74.147    alum/temp_out0[11]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.476 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    74.476    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.877 r  alum/D_registers_q_reg[7][10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    74.877    alum/D_registers_q_reg[7][10]_i_47_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.991 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.991    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.105 r  alum/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.105    alum/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.219 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.219    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.333 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.447 r  alum/D_registers_q_reg[7][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.447    alum/D_registers_q_reg[7][10]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.561 r  alum/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.561    alum/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.675 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.675    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.832 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.966    76.798    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.127 r  alum/D_registers_q[7][8]_i_96/O
                         net (fo=1, routed)           0.000    77.127    alum/D_registers_q[7][8]_i_96_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.677 r  alum/D_registers_q_reg[7][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000    77.677    alum/D_registers_q_reg[7][8]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.791 r  alum/D_registers_q_reg[7][8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    77.791    alum/D_registers_q_reg[7][8]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.905 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.905    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.019 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.019    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.133 r  alum/D_registers_q_reg[7][8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    78.133    alum/D_registers_q_reg[7][8]_i_42_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.247 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.247    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.361 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.361    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.475 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.475    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.632 r  alum/D_registers_q_reg[7][9]_i_12/CO[1]
                         net (fo=36, routed)          1.133    79.765    alum/temp_out0[9]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.094 r  alum/D_registers_q[7][8]_i_93/O
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q[7][8]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.627 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    80.627    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.744 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    80.744    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.861 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.861    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.978 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.978    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.095 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.168    82.771    alum/temp_out0[8]
    SLICE_X45Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.559 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.514 r  alum/D_registers_q_reg[7][7]_i_12/CO[1]
                         net (fo=36, routed)          1.196    85.710    alum/temp_out0[7]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.039 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.039    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.589 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.703 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    86.703    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.817 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    86.817    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.931 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    86.931    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.045 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.045    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.159 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.159    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.273 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.387 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.544 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.739    88.283    alum/temp_out0[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.612 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.162 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    89.162    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.276 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    89.276    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.390 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.390    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.504 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    89.504    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.618 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    89.618    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.732 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.732    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.846 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.846    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.960 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.960    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.117 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.932    91.049    alum/temp_out0[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.378 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    91.378    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.911 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    91.911    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.028 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.028    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.145 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.145    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.262 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.262    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.379 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.496 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    92.496    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.613 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.613    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.730 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.730    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.887 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.982    93.869    alum/temp_out0[4]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.201 r  alum/D_registers_q[7][3]_i_167/O
                         net (fo=1, routed)           0.000    94.201    alum/D_registers_q[7][3]_i_167_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.734 r  alum/D_registers_q_reg[7][3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    94.734    alum/D_registers_q_reg[7][3]_i_140_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.851 r  alum/D_registers_q_reg[7][3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    94.851    alum/D_registers_q_reg[7][3]_i_115_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.968 r  alum/D_registers_q_reg[7][3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    94.968    alum/D_registers_q_reg[7][3]_i_90_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.085 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.085    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.202 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.202    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.319 r  alum/D_registers_q_reg[7][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.319    alum/D_registers_q_reg[7][3]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.436 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.436    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.553 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.553    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.710 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.155    96.866    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.198 r  alum/D_registers_q[7][2]_i_60/O
                         net (fo=1, routed)           0.000    97.198    alum/D_registers_q[7][2]_i_60_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.748 r  alum/D_registers_q_reg[7][2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.748    alum/D_registers_q_reg[7][2]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.862 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.862    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.976 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.090 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.090    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.204 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.204    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.318 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.318    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.432 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.432    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.546 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.546    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.703 r  alum/D_registers_q_reg[7][2]_i_11/CO[1]
                         net (fo=36, routed)          1.086    99.788    alum/temp_out0[2]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.329   100.117 r  alum/D_registers_q[7][1]_i_53/O
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q[7][1]_i_53_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.650 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.650    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.767 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.767    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.884 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.884    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.001 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.001    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.118 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.118    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.235 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.235    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.352 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.352    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.469 r  alum/D_registers_q_reg[7][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.469    alum/D_registers_q_reg[7][1]_i_13_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.626 r  alum/D_registers_q_reg[7][1]_i_11/CO[1]
                         net (fo=36, routed)          0.893   102.520    alum/temp_out0[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.852 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.852    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.402 r  alum/D_registers_q_reg[7][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000   103.402    alum/D_registers_q_reg[7][0]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.516 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   103.516    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.630 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.630    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.744 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.744    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.858 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.858    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.972 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   103.972    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.086 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.086    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.200 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.200    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.357 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.843   105.199    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   105.528 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.589   106.117    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.150   106.267 r  sm/D_states_q[3]_i_26/O
                         net (fo=2, routed)           0.453   106.720    sm/D_states_q[3]_i_26_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.332   107.052 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.445   107.497    sm/D_states_q[3]_i_20_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I2_O)        0.124   107.621 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.801   108.422    sm/D_states_q[3]_i_13_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.124   108.546 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.403   108.949    sm/D_states_q[3]_i_4_n_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I4_O)        0.124   109.073 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   109.073    sm/D_states_d__0[3]
    SLICE_X45Y3          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.237    
                         clock uncertainty           -0.035   116.202    
    SLICE_X45Y3          FDSE (Setup_fdse_C_D)        0.029   116.231    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.231    
                         arrival time                        -109.073    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.355ns  (logic 60.801ns (58.827%)  route 42.554ns (41.173%))
  Logic Levels:           328  (CARRY4=287 LUT2=2 LUT3=30 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         0.899     6.507    sm/D_states_q[4]
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.152     6.659 r  sm/D_states_q[2]_i_9/O
                         net (fo=6, routed)           1.485     8.144    sm/D_states_q[2]_i_9_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.470 f  sm/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.690     9.160    sm/D_registers_q[7][31]_i_108_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.284 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.403     9.687    sm/ram_reg_i_125_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.582    11.393    L_reg/M_sm_ra1[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.517 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.658    12.175    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I2_O)        0.150    12.325 r  L_reg/D_registers_q[7][31]_i_76/O
                         net (fo=45, routed)          0.973    13.297    sm/M_alum_a[31]
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.623 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    13.623    alum/S[0]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.136 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    14.253    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.370 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.487 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.487    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.604 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.604    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.721 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.721    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  alum/D_registers_q_reg[7][31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.838    alum/D_registers_q_reg[7][31]_i_160_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.955    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.209 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.045    16.254    alum/temp_out0[31]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.621 r  alum/D_registers_q[7][30]_i_55/O
                         net (fo=1, routed)           0.000    16.621    alum/D_registers_q[7][30]_i_55_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.171 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.171    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.285    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.399 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.969 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.969    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.126 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=37, routed)          0.875    19.001    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    19.330 r  alum/D_registers_q[7][29]_i_59/O
                         net (fo=1, routed)           0.000    19.330    alum/D_registers_q[7][29]_i_59_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.994 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.108 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.108    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.222 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.222    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.336 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.336    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.450 r  alum/D_registers_q_reg[7][29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.450    alum/D_registers_q_reg[7][29]_i_27_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.564 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.564    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.678 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.678    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.835 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=37, routed)          0.746    21.581    alum/temp_out0[29]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.910 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.910    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.443 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.443    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.911    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    23.037    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.154    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.271 r  alum/D_registers_q_reg[7][28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.428 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.972    24.400    alum/temp_out0[28]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    24.732 r  alum/D_registers_q[7][27]_i_63/O
                         net (fo=1, routed)           0.000    24.732    alum/D_registers_q[7][27]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.282 r  alum/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    25.282    alum/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.396 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.396    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.510 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.624 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.624    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.738 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.738    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.852 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    25.861    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.975 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.975    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.089 r  alum/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.089    alum/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.246 r  alum/D_registers_q_reg[7][27]_i_14/CO[1]
                         net (fo=36, routed)          0.934    27.180    alum/temp_out0[27]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.509 r  alum/D_registers_q[7][26]_i_57/O
                         net (fo=1, routed)           0.000    27.509    alum/D_registers_q[7][26]_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.059 r  alum/D_registers_q_reg[7][26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.059    alum/D_registers_q_reg[7][26]_i_50_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  alum/D_registers_q_reg[7][26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.173    alum/D_registers_q_reg[7][26]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.287 r  alum/D_registers_q_reg[7][26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.287    alum/D_registers_q_reg[7][26]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.401 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.401    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  alum/D_registers_q_reg[7][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.629 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.629    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.743 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    28.752    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.866 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.023 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.036    30.059    alum/temp_out0[26]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_57/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_57_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.517    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/D_registers_q_reg[7][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/D_registers_q_reg[7][25]_i_20_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/D_registers_q_reg[7][25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/D_registers_q_reg[7][25]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.902 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.838    alum/temp_out0[25]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.167 r  alum/D_registers_q[7][24]_i_62/O
                         net (fo=1, routed)           0.000    33.167    alum/D_registers_q[7][24]_i_62_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.717 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    34.296    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.524 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.524    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.681 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          0.933    35.614    alum/temp_out0[24]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.943 r  alum/D_registers_q[7][23]_i_59/O
                         net (fo=1, routed)           0.000    35.943    alum/D_registers_q[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.493 r  alum/D_registers_q_reg[7][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    36.493    alum/D_registers_q_reg[7][23]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.607 r  alum/D_registers_q_reg[7][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_27/CO[3]
                         net (fo=1, routed)           0.009    37.072    alum/D_registers_q_reg[7][23]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.186    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.300 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.300    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.457 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.864    38.321    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.650 r  alum/D_registers_q[7][21]_i_105/O
                         net (fo=1, routed)           0.000    38.650    alum/D_registers_q[7][21]_i_105_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.183 r  alum/D_registers_q_reg[7][21]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][21]_i_91_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.300 r  alum/D_registers_q_reg[7][21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.300    alum/D_registers_q_reg[7][21]_i_81_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.417 r  alum/D_registers_q_reg[7][21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    39.417    alum/D_registers_q_reg[7][21]_i_71_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.534 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.651 r  alum/D_registers_q_reg[7][21]_i_44/CO[3]
                         net (fo=1, routed)           0.009    39.660    alum/D_registers_q_reg[7][21]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.777 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.894 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.011 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.011    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.168 r  alum/D_registers_q_reg[7][22]_i_16/CO[1]
                         net (fo=36, routed)          1.204    41.373    alum/temp_out0[22]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.705 r  alum/D_registers_q[7][21]_i_102/O
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q[7][21]_i_102_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.255 r  alum/D_registers_q_reg[7][21]_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.255    alum/D_registers_q_reg[7][21]_i_90_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.369 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.369    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.483 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.000    42.483    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.597 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.597    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.711 r  alum/D_registers_q_reg[7][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_43_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.825 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.009    42.834    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.948 r  alum/D_registers_q_reg[7][21]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.948    alum/D_registers_q_reg[7][21]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.062 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.219 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.006    44.224    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.553 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.553    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.103 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.103    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.217 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.331 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    45.682    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.796 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.796    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.910 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.910    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.067 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.290    47.358    alum/temp_out0[20]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.143 r  alum/D_registers_q_reg[7][19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    48.143    alum/D_registers_q_reg[7][19]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.257 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.257    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.371 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.371    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.485 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.485    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.599 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.599    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.713 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.713    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.827 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.827    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.941 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    48.950    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.107 r  alum/D_registers_q_reg[7][19]_i_12/CO[1]
                         net (fo=36, routed)          1.168    50.275    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.604 r  alum/D_registers_q[7][18]_i_58/O
                         net (fo=1, routed)           0.000    50.604    alum/D_registers_q[7][18]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.137 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.254 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.254    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.371 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.371    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.488 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.605 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.605    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.722 r  alum/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.722    alum/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.839 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.839    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.956 r  alum/D_registers_q_reg[7][18]_i_12/CO[3]
                         net (fo=1, routed)           0.009    51.965    alum/D_registers_q_reg[7][18]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.122 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.183    53.304    alum/temp_out0[18]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.636 r  alum/D_registers_q[7][17]_i_77/O
                         net (fo=1, routed)           0.000    53.636    alum/D_registers_q[7][17]_i_77_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.186 r  alum/D_registers_q_reg[7][17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.186    alum/D_registers_q_reg[7][17]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  alum/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.300    alum/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  alum/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.414    alum/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  alum/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.528    alum/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.642    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.756    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.870 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.870    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.984 r  alum/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.984    alum/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.141 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.122    56.264    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.593 r  alum/D_registers_q[7][16]_i_57/O
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q[7][16]_i_57_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.143 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.143    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.257    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_35_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_30_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.098 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.285    59.382    alum/temp_out0[16]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.711 r  alum/D_registers_q[7][15]_i_53/O
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q[7][15]_i_53_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.244 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.244    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.361 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    60.361    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.478 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.478    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.595 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.595    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.712 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.712    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.829 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.829    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.946 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.946    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.103 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.037    alum/temp_out0[15]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.369 r  alum/D_registers_q[7][13]_i_100/O
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q[7][13]_i_100_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.919 r  alum/D_registers_q_reg[7][13]_i_86/CO[3]
                         net (fo=1, routed)           0.000    62.919    alum/D_registers_q_reg[7][13]_i_86_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.033 r  alum/D_registers_q_reg[7][13]_i_76/CO[3]
                         net (fo=1, routed)           0.000    63.033    alum/D_registers_q_reg[7][13]_i_76_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.147 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    63.147    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.261 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.375 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.375    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.489 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.489    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.603 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.603    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.717 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.717    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.874 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.265    65.140    alum/temp_out0[14]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    65.469 r  alum/D_registers_q[7][13]_i_95/O
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q[7][13]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.870 r  alum/D_registers_q_reg[7][13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.870    alum/D_registers_q_reg[7][13]_i_85_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.984 r  alum/D_registers_q_reg[7][13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.984    alum/D_registers_q_reg[7][13]_i_75_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.098 r  alum/D_registers_q_reg[7][13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.098    alum/D_registers_q_reg[7][13]_i_65_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.825 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.015    67.839    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.168 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    68.168    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.718 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    68.718    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.832 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.832    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.946 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    68.946    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.060 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.174 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.174    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.288 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.288    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.402 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.516    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.673 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          1.073    70.746    alum/temp_out0[12]
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.075 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    71.075    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.625 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.625    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.739 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.739    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.853 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.853    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.967 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.967    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.081 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.081    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.195 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.195    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.309 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.309    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.423 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.423    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.580 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.567    74.147    alum/temp_out0[11]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.476 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    74.476    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.877 r  alum/D_registers_q_reg[7][10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    74.877    alum/D_registers_q_reg[7][10]_i_47_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.991 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.991    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.105 r  alum/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.105    alum/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.219 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.219    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.333 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.447 r  alum/D_registers_q_reg[7][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.447    alum/D_registers_q_reg[7][10]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.561 r  alum/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.561    alum/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.675 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.675    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.832 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.966    76.798    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.127 r  alum/D_registers_q[7][8]_i_96/O
                         net (fo=1, routed)           0.000    77.127    alum/D_registers_q[7][8]_i_96_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.677 r  alum/D_registers_q_reg[7][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000    77.677    alum/D_registers_q_reg[7][8]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.791 r  alum/D_registers_q_reg[7][8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    77.791    alum/D_registers_q_reg[7][8]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.905 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.905    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.019 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.019    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.133 r  alum/D_registers_q_reg[7][8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    78.133    alum/D_registers_q_reg[7][8]_i_42_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.247 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.247    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.361 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.361    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.475 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.475    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.632 r  alum/D_registers_q_reg[7][9]_i_12/CO[1]
                         net (fo=36, routed)          1.133    79.765    alum/temp_out0[9]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.094 r  alum/D_registers_q[7][8]_i_93/O
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q[7][8]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.627 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    80.627    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.744 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    80.744    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.861 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.861    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.978 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.978    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.095 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.168    82.771    alum/temp_out0[8]
    SLICE_X45Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.559 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.514 r  alum/D_registers_q_reg[7][7]_i_12/CO[1]
                         net (fo=36, routed)          1.196    85.710    alum/temp_out0[7]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.039 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.039    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.589 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.703 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    86.703    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.817 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    86.817    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.931 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    86.931    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.045 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.045    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.159 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.159    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.273 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.387 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.544 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.739    88.283    alum/temp_out0[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.612 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.162 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    89.162    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.276 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    89.276    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.390 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.390    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.504 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    89.504    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.618 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    89.618    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.732 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.732    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.846 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.846    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.960 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.960    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.117 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.932    91.049    alum/temp_out0[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.378 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    91.378    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.911 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    91.911    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.028 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.028    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.145 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.145    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.262 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.262    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.379 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.496 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    92.496    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.613 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.613    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.730 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.730    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.887 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.982    93.869    alum/temp_out0[4]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.201 r  alum/D_registers_q[7][3]_i_167/O
                         net (fo=1, routed)           0.000    94.201    alum/D_registers_q[7][3]_i_167_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.734 r  alum/D_registers_q_reg[7][3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    94.734    alum/D_registers_q_reg[7][3]_i_140_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.851 r  alum/D_registers_q_reg[7][3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    94.851    alum/D_registers_q_reg[7][3]_i_115_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.968 r  alum/D_registers_q_reg[7][3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    94.968    alum/D_registers_q_reg[7][3]_i_90_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.085 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.085    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.202 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.202    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.319 r  alum/D_registers_q_reg[7][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.319    alum/D_registers_q_reg[7][3]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.436 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.436    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.553 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.553    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.710 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.155    96.866    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.198 r  alum/D_registers_q[7][2]_i_60/O
                         net (fo=1, routed)           0.000    97.198    alum/D_registers_q[7][2]_i_60_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.748 r  alum/D_registers_q_reg[7][2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.748    alum/D_registers_q_reg[7][2]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.862 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.862    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.976 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.090 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.090    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.204 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.204    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.318 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.318    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.432 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.432    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.546 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.546    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.703 r  alum/D_registers_q_reg[7][2]_i_11/CO[1]
                         net (fo=36, routed)          1.086    99.788    alum/temp_out0[2]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.329   100.117 r  alum/D_registers_q[7][1]_i_53/O
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q[7][1]_i_53_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.650 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.650    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.767 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.767    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.884 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.884    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.001 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.001    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.118 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.118    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.235 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.235    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.352 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.352    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.469 r  alum/D_registers_q_reg[7][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.469    alum/D_registers_q_reg[7][1]_i_13_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.626 r  alum/D_registers_q_reg[7][1]_i_11/CO[1]
                         net (fo=36, routed)          0.893   102.520    alum/temp_out0[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.852 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.852    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.402 r  alum/D_registers_q_reg[7][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000   103.402    alum/D_registers_q_reg[7][0]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.516 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   103.516    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.630 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.630    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.744 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.744    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.858 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.858    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.972 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   103.972    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.086 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.086    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.200 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.200    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.357 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.843   105.199    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   105.528 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.528    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   105.740 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.474   106.214    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.513 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.478   106.991    sm/M_alum_out[0]
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124   107.115 r  sm/ram_reg_i_33/O
                         net (fo=2, routed)           0.693   107.808    sm/brams/override_address
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124   107.932 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.576   108.507    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.508    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.416ns  (logic 60.677ns (58.673%)  route 42.739ns (41.327%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=30 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         0.899     6.507    sm/D_states_q[4]
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.152     6.659 r  sm/D_states_q[2]_i_9/O
                         net (fo=6, routed)           1.485     8.144    sm/D_states_q[2]_i_9_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.470 f  sm/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.690     9.160    sm/D_registers_q[7][31]_i_108_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.284 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.403     9.687    sm/ram_reg_i_125_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.582    11.393    L_reg/M_sm_ra1[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.517 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.658    12.175    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I2_O)        0.150    12.325 r  L_reg/D_registers_q[7][31]_i_76/O
                         net (fo=45, routed)          0.973    13.297    sm/M_alum_a[31]
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.623 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    13.623    alum/S[0]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.136 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    14.253    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.370 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.487 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.487    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.604 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.604    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.721 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.721    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  alum/D_registers_q_reg[7][31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.838    alum/D_registers_q_reg[7][31]_i_160_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.955    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.209 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.045    16.254    alum/temp_out0[31]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.621 r  alum/D_registers_q[7][30]_i_55/O
                         net (fo=1, routed)           0.000    16.621    alum/D_registers_q[7][30]_i_55_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.171 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.171    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.285    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.399 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.969 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.969    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.126 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=37, routed)          0.875    19.001    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    19.330 r  alum/D_registers_q[7][29]_i_59/O
                         net (fo=1, routed)           0.000    19.330    alum/D_registers_q[7][29]_i_59_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.994 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.108 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.108    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.222 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.222    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.336 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.336    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.450 r  alum/D_registers_q_reg[7][29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.450    alum/D_registers_q_reg[7][29]_i_27_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.564 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.564    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.678 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.678    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.835 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=37, routed)          0.746    21.581    alum/temp_out0[29]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.910 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.910    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.443 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.443    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.911    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    23.037    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.154    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.271 r  alum/D_registers_q_reg[7][28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.428 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.972    24.400    alum/temp_out0[28]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    24.732 r  alum/D_registers_q[7][27]_i_63/O
                         net (fo=1, routed)           0.000    24.732    alum/D_registers_q[7][27]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.282 r  alum/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    25.282    alum/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.396 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.396    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.510 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.624 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.624    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.738 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.738    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.852 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    25.861    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.975 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.975    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.089 r  alum/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.089    alum/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.246 r  alum/D_registers_q_reg[7][27]_i_14/CO[1]
                         net (fo=36, routed)          0.934    27.180    alum/temp_out0[27]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.509 r  alum/D_registers_q[7][26]_i_57/O
                         net (fo=1, routed)           0.000    27.509    alum/D_registers_q[7][26]_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.059 r  alum/D_registers_q_reg[7][26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.059    alum/D_registers_q_reg[7][26]_i_50_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  alum/D_registers_q_reg[7][26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.173    alum/D_registers_q_reg[7][26]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.287 r  alum/D_registers_q_reg[7][26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.287    alum/D_registers_q_reg[7][26]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.401 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.401    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  alum/D_registers_q_reg[7][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.629 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.629    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.743 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    28.752    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.866 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.023 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.036    30.059    alum/temp_out0[26]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_57/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_57_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.517    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/D_registers_q_reg[7][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/D_registers_q_reg[7][25]_i_20_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/D_registers_q_reg[7][25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/D_registers_q_reg[7][25]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.902 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.838    alum/temp_out0[25]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.167 r  alum/D_registers_q[7][24]_i_62/O
                         net (fo=1, routed)           0.000    33.167    alum/D_registers_q[7][24]_i_62_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.717 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    34.296    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.524 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.524    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.681 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          0.933    35.614    alum/temp_out0[24]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.943 r  alum/D_registers_q[7][23]_i_59/O
                         net (fo=1, routed)           0.000    35.943    alum/D_registers_q[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.493 r  alum/D_registers_q_reg[7][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    36.493    alum/D_registers_q_reg[7][23]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.607 r  alum/D_registers_q_reg[7][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_27/CO[3]
                         net (fo=1, routed)           0.009    37.072    alum/D_registers_q_reg[7][23]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.186    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.300 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.300    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.457 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.864    38.321    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.650 r  alum/D_registers_q[7][21]_i_105/O
                         net (fo=1, routed)           0.000    38.650    alum/D_registers_q[7][21]_i_105_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.183 r  alum/D_registers_q_reg[7][21]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][21]_i_91_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.300 r  alum/D_registers_q_reg[7][21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.300    alum/D_registers_q_reg[7][21]_i_81_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.417 r  alum/D_registers_q_reg[7][21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    39.417    alum/D_registers_q_reg[7][21]_i_71_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.534 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.651 r  alum/D_registers_q_reg[7][21]_i_44/CO[3]
                         net (fo=1, routed)           0.009    39.660    alum/D_registers_q_reg[7][21]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.777 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.894 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.011 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.011    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.168 r  alum/D_registers_q_reg[7][22]_i_16/CO[1]
                         net (fo=36, routed)          1.204    41.373    alum/temp_out0[22]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.705 r  alum/D_registers_q[7][21]_i_102/O
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q[7][21]_i_102_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.255 r  alum/D_registers_q_reg[7][21]_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.255    alum/D_registers_q_reg[7][21]_i_90_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.369 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.369    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.483 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.000    42.483    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.597 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.597    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.711 r  alum/D_registers_q_reg[7][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_43_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.825 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.009    42.834    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.948 r  alum/D_registers_q_reg[7][21]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.948    alum/D_registers_q_reg[7][21]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.062 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.219 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.006    44.224    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.553 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.553    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.103 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.103    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.217 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.331 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    45.682    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.796 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.796    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.910 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.910    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.067 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.290    47.358    alum/temp_out0[20]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.143 r  alum/D_registers_q_reg[7][19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    48.143    alum/D_registers_q_reg[7][19]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.257 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.257    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.371 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.371    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.485 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.485    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.599 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.599    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.713 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.713    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.827 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.827    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.941 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    48.950    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.107 r  alum/D_registers_q_reg[7][19]_i_12/CO[1]
                         net (fo=36, routed)          1.168    50.275    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.604 r  alum/D_registers_q[7][18]_i_58/O
                         net (fo=1, routed)           0.000    50.604    alum/D_registers_q[7][18]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.137 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.254 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.254    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.371 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.371    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.488 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.605 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.605    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.722 r  alum/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.722    alum/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.839 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.839    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.956 r  alum/D_registers_q_reg[7][18]_i_12/CO[3]
                         net (fo=1, routed)           0.009    51.965    alum/D_registers_q_reg[7][18]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.122 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.183    53.304    alum/temp_out0[18]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.636 r  alum/D_registers_q[7][17]_i_77/O
                         net (fo=1, routed)           0.000    53.636    alum/D_registers_q[7][17]_i_77_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.186 r  alum/D_registers_q_reg[7][17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.186    alum/D_registers_q_reg[7][17]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  alum/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.300    alum/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  alum/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.414    alum/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  alum/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.528    alum/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.642    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.756    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.870 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.870    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.984 r  alum/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.984    alum/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.141 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.122    56.264    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.593 r  alum/D_registers_q[7][16]_i_57/O
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q[7][16]_i_57_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.143 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.143    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.257    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_35_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_30_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.098 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.285    59.382    alum/temp_out0[16]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.711 r  alum/D_registers_q[7][15]_i_53/O
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q[7][15]_i_53_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.244 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.244    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.361 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    60.361    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.478 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.478    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.595 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.595    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.712 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.712    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.829 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.829    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.946 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.946    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.103 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.037    alum/temp_out0[15]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.369 r  alum/D_registers_q[7][13]_i_100/O
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q[7][13]_i_100_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.919 r  alum/D_registers_q_reg[7][13]_i_86/CO[3]
                         net (fo=1, routed)           0.000    62.919    alum/D_registers_q_reg[7][13]_i_86_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.033 r  alum/D_registers_q_reg[7][13]_i_76/CO[3]
                         net (fo=1, routed)           0.000    63.033    alum/D_registers_q_reg[7][13]_i_76_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.147 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    63.147    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.261 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.375 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.375    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.489 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.489    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.603 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.603    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.717 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.717    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.874 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.265    65.140    alum/temp_out0[14]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    65.469 r  alum/D_registers_q[7][13]_i_95/O
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q[7][13]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.870 r  alum/D_registers_q_reg[7][13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.870    alum/D_registers_q_reg[7][13]_i_85_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.984 r  alum/D_registers_q_reg[7][13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.984    alum/D_registers_q_reg[7][13]_i_75_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.098 r  alum/D_registers_q_reg[7][13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.098    alum/D_registers_q_reg[7][13]_i_65_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.825 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.015    67.839    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.168 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    68.168    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.718 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    68.718    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.832 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.832    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.946 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    68.946    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.060 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.174 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.174    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.288 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.288    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.402 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.516    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.673 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          1.073    70.746    alum/temp_out0[12]
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.075 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    71.075    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.625 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.625    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.739 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.739    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.853 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.853    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.967 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.967    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.081 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.081    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.195 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.195    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.309 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.309    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.423 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.423    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.580 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.567    74.147    alum/temp_out0[11]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.476 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    74.476    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.877 r  alum/D_registers_q_reg[7][10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    74.877    alum/D_registers_q_reg[7][10]_i_47_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.991 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.991    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.105 r  alum/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.105    alum/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.219 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.219    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.333 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.447 r  alum/D_registers_q_reg[7][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.447    alum/D_registers_q_reg[7][10]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.561 r  alum/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.561    alum/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.675 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.675    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.832 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.966    76.798    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.127 r  alum/D_registers_q[7][8]_i_96/O
                         net (fo=1, routed)           0.000    77.127    alum/D_registers_q[7][8]_i_96_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.677 r  alum/D_registers_q_reg[7][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000    77.677    alum/D_registers_q_reg[7][8]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.791 r  alum/D_registers_q_reg[7][8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    77.791    alum/D_registers_q_reg[7][8]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.905 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.905    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.019 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.019    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.133 r  alum/D_registers_q_reg[7][8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    78.133    alum/D_registers_q_reg[7][8]_i_42_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.247 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.247    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.361 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.361    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.475 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.475    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.632 r  alum/D_registers_q_reg[7][9]_i_12/CO[1]
                         net (fo=36, routed)          1.133    79.765    alum/temp_out0[9]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.094 r  alum/D_registers_q[7][8]_i_93/O
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q[7][8]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.627 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    80.627    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.744 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    80.744    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.861 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.861    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.978 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.978    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.095 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.168    82.771    alum/temp_out0[8]
    SLICE_X45Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.559 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.514 r  alum/D_registers_q_reg[7][7]_i_12/CO[1]
                         net (fo=36, routed)          1.196    85.710    alum/temp_out0[7]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.039 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.039    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.589 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.703 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    86.703    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.817 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    86.817    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.931 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    86.931    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.045 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.045    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.159 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.159    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.273 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.387 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.544 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.739    88.283    alum/temp_out0[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.612 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.162 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    89.162    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.276 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    89.276    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.390 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.390    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.504 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    89.504    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.618 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    89.618    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.732 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.732    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.846 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.846    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.960 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.960    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.117 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.932    91.049    alum/temp_out0[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.378 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    91.378    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.911 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    91.911    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.028 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.028    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.145 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.145    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.262 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.262    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.379 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.496 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    92.496    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.613 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.613    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.730 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.730    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.887 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.982    93.869    alum/temp_out0[4]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.201 r  alum/D_registers_q[7][3]_i_167/O
                         net (fo=1, routed)           0.000    94.201    alum/D_registers_q[7][3]_i_167_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.734 r  alum/D_registers_q_reg[7][3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    94.734    alum/D_registers_q_reg[7][3]_i_140_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.851 r  alum/D_registers_q_reg[7][3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    94.851    alum/D_registers_q_reg[7][3]_i_115_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.968 r  alum/D_registers_q_reg[7][3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    94.968    alum/D_registers_q_reg[7][3]_i_90_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.085 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.085    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.202 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.202    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.319 r  alum/D_registers_q_reg[7][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.319    alum/D_registers_q_reg[7][3]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.436 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.436    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.553 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.553    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.710 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.155    96.866    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.198 r  alum/D_registers_q[7][2]_i_60/O
                         net (fo=1, routed)           0.000    97.198    alum/D_registers_q[7][2]_i_60_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.748 r  alum/D_registers_q_reg[7][2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.748    alum/D_registers_q_reg[7][2]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.862 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.862    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.976 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.090 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.090    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.204 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.204    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.318 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.318    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.432 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.432    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.546 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.546    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.703 r  alum/D_registers_q_reg[7][2]_i_11/CO[1]
                         net (fo=36, routed)          1.086    99.788    alum/temp_out0[2]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.329   100.117 r  alum/D_registers_q[7][1]_i_53/O
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q[7][1]_i_53_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.650 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.650    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.767 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.767    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.884 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.884    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.001 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.001    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.118 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.118    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.235 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.235    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.352 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.352    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.469 r  alum/D_registers_q_reg[7][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.469    alum/D_registers_q_reg[7][1]_i_13_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.626 r  alum/D_registers_q_reg[7][1]_i_11/CO[1]
                         net (fo=36, routed)          0.893   102.520    alum/temp_out0[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.852 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.852    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.402 r  alum/D_registers_q_reg[7][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000   103.402    alum/D_registers_q_reg[7][0]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.516 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   103.516    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.630 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.630    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.744 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.744    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.858 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.858    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.972 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   103.972    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.086 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.086    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.200 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.200    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.357 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.843   105.199    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   105.528 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.528    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   105.740 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.474   106.214    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.513 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.601   107.115    sm/M_alum_out[0]
    SLICE_X42Y5          LUT6 (Prop_lut6_I4_O)        0.124   107.239 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.330   108.568    L_reg/D[0]
    SLICE_X61Y7          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.517   116.033    L_reg/clk_IBUF_BUFG
    SLICE_X61Y7          FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.259   116.292    
                         clock uncertainty           -0.035   116.257    
    SLICE_X61Y7          FDRE (Setup_fdre_C_D)       -0.067   116.190    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        116.190    
                         arrival time                        -108.569    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.363ns  (logic 60.677ns (58.703%)  route 42.686ns (41.297%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=30 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         0.899     6.507    sm/D_states_q[4]
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.152     6.659 r  sm/D_states_q[2]_i_9/O
                         net (fo=6, routed)           1.485     8.144    sm/D_states_q[2]_i_9_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.470 f  sm/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.690     9.160    sm/D_registers_q[7][31]_i_108_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.284 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.403     9.687    sm/ram_reg_i_125_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.582    11.393    L_reg/M_sm_ra1[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.517 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.658    12.175    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I2_O)        0.150    12.325 r  L_reg/D_registers_q[7][31]_i_76/O
                         net (fo=45, routed)          0.973    13.297    sm/M_alum_a[31]
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.623 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    13.623    alum/S[0]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.136 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    14.253    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.370 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.487 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.487    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.604 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.604    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.721 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.721    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  alum/D_registers_q_reg[7][31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.838    alum/D_registers_q_reg[7][31]_i_160_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.955    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.209 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.045    16.254    alum/temp_out0[31]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.621 r  alum/D_registers_q[7][30]_i_55/O
                         net (fo=1, routed)           0.000    16.621    alum/D_registers_q[7][30]_i_55_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.171 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.171    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.285    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.399 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.969 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.969    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.126 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=37, routed)          0.875    19.001    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    19.330 r  alum/D_registers_q[7][29]_i_59/O
                         net (fo=1, routed)           0.000    19.330    alum/D_registers_q[7][29]_i_59_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.994 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.108 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.108    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.222 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.222    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.336 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.336    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.450 r  alum/D_registers_q_reg[7][29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.450    alum/D_registers_q_reg[7][29]_i_27_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.564 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.564    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.678 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.678    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.835 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=37, routed)          0.746    21.581    alum/temp_out0[29]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.910 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.910    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.443 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.443    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.911    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    23.037    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.154    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.271 r  alum/D_registers_q_reg[7][28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.428 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.972    24.400    alum/temp_out0[28]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    24.732 r  alum/D_registers_q[7][27]_i_63/O
                         net (fo=1, routed)           0.000    24.732    alum/D_registers_q[7][27]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.282 r  alum/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    25.282    alum/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.396 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.396    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.510 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.624 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.624    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.738 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.738    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.852 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    25.861    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.975 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.975    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.089 r  alum/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.089    alum/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.246 r  alum/D_registers_q_reg[7][27]_i_14/CO[1]
                         net (fo=36, routed)          0.934    27.180    alum/temp_out0[27]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.509 r  alum/D_registers_q[7][26]_i_57/O
                         net (fo=1, routed)           0.000    27.509    alum/D_registers_q[7][26]_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.059 r  alum/D_registers_q_reg[7][26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.059    alum/D_registers_q_reg[7][26]_i_50_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  alum/D_registers_q_reg[7][26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.173    alum/D_registers_q_reg[7][26]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.287 r  alum/D_registers_q_reg[7][26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.287    alum/D_registers_q_reg[7][26]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.401 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.401    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  alum/D_registers_q_reg[7][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.629 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.629    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.743 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    28.752    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.866 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.023 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.036    30.059    alum/temp_out0[26]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_57/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_57_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.517    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/D_registers_q_reg[7][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/D_registers_q_reg[7][25]_i_20_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/D_registers_q_reg[7][25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/D_registers_q_reg[7][25]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.902 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.838    alum/temp_out0[25]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.167 r  alum/D_registers_q[7][24]_i_62/O
                         net (fo=1, routed)           0.000    33.167    alum/D_registers_q[7][24]_i_62_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.717 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    34.296    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.524 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.524    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.681 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          0.933    35.614    alum/temp_out0[24]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.943 r  alum/D_registers_q[7][23]_i_59/O
                         net (fo=1, routed)           0.000    35.943    alum/D_registers_q[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.493 r  alum/D_registers_q_reg[7][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    36.493    alum/D_registers_q_reg[7][23]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.607 r  alum/D_registers_q_reg[7][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_27/CO[3]
                         net (fo=1, routed)           0.009    37.072    alum/D_registers_q_reg[7][23]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.186    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.300 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.300    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.457 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.864    38.321    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.650 r  alum/D_registers_q[7][21]_i_105/O
                         net (fo=1, routed)           0.000    38.650    alum/D_registers_q[7][21]_i_105_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.183 r  alum/D_registers_q_reg[7][21]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][21]_i_91_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.300 r  alum/D_registers_q_reg[7][21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.300    alum/D_registers_q_reg[7][21]_i_81_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.417 r  alum/D_registers_q_reg[7][21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    39.417    alum/D_registers_q_reg[7][21]_i_71_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.534 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.651 r  alum/D_registers_q_reg[7][21]_i_44/CO[3]
                         net (fo=1, routed)           0.009    39.660    alum/D_registers_q_reg[7][21]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.777 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.894 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.011 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.011    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.168 r  alum/D_registers_q_reg[7][22]_i_16/CO[1]
                         net (fo=36, routed)          1.204    41.373    alum/temp_out0[22]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.705 r  alum/D_registers_q[7][21]_i_102/O
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q[7][21]_i_102_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.255 r  alum/D_registers_q_reg[7][21]_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.255    alum/D_registers_q_reg[7][21]_i_90_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.369 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.369    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.483 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.000    42.483    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.597 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.597    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.711 r  alum/D_registers_q_reg[7][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_43_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.825 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.009    42.834    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.948 r  alum/D_registers_q_reg[7][21]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.948    alum/D_registers_q_reg[7][21]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.062 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.219 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.006    44.224    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.553 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.553    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.103 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.103    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.217 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.331 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    45.682    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.796 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.796    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.910 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.910    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.067 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.290    47.358    alum/temp_out0[20]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.143 r  alum/D_registers_q_reg[7][19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    48.143    alum/D_registers_q_reg[7][19]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.257 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.257    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.371 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.371    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.485 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.485    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.599 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.599    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.713 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.713    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.827 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.827    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.941 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    48.950    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.107 r  alum/D_registers_q_reg[7][19]_i_12/CO[1]
                         net (fo=36, routed)          1.168    50.275    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.604 r  alum/D_registers_q[7][18]_i_58/O
                         net (fo=1, routed)           0.000    50.604    alum/D_registers_q[7][18]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.137 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.254 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.254    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.371 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.371    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.488 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.605 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.605    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.722 r  alum/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.722    alum/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.839 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.839    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.956 r  alum/D_registers_q_reg[7][18]_i_12/CO[3]
                         net (fo=1, routed)           0.009    51.965    alum/D_registers_q_reg[7][18]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.122 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.183    53.304    alum/temp_out0[18]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.636 r  alum/D_registers_q[7][17]_i_77/O
                         net (fo=1, routed)           0.000    53.636    alum/D_registers_q[7][17]_i_77_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.186 r  alum/D_registers_q_reg[7][17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.186    alum/D_registers_q_reg[7][17]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  alum/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.300    alum/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  alum/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.414    alum/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  alum/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.528    alum/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.642    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.756    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.870 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.870    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.984 r  alum/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.984    alum/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.141 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.122    56.264    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.593 r  alum/D_registers_q[7][16]_i_57/O
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q[7][16]_i_57_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.143 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.143    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.257    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_35_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_30_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.098 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.285    59.382    alum/temp_out0[16]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.711 r  alum/D_registers_q[7][15]_i_53/O
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q[7][15]_i_53_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.244 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.244    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.361 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    60.361    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.478 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.478    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.595 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.595    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.712 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.712    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.829 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.829    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.946 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.946    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.103 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.037    alum/temp_out0[15]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.369 r  alum/D_registers_q[7][13]_i_100/O
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q[7][13]_i_100_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.919 r  alum/D_registers_q_reg[7][13]_i_86/CO[3]
                         net (fo=1, routed)           0.000    62.919    alum/D_registers_q_reg[7][13]_i_86_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.033 r  alum/D_registers_q_reg[7][13]_i_76/CO[3]
                         net (fo=1, routed)           0.000    63.033    alum/D_registers_q_reg[7][13]_i_76_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.147 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    63.147    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.261 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.375 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.375    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.489 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.489    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.603 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.603    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.717 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.717    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.874 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.265    65.140    alum/temp_out0[14]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    65.469 r  alum/D_registers_q[7][13]_i_95/O
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q[7][13]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.870 r  alum/D_registers_q_reg[7][13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.870    alum/D_registers_q_reg[7][13]_i_85_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.984 r  alum/D_registers_q_reg[7][13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.984    alum/D_registers_q_reg[7][13]_i_75_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.098 r  alum/D_registers_q_reg[7][13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.098    alum/D_registers_q_reg[7][13]_i_65_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.825 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.015    67.839    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.168 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    68.168    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.718 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    68.718    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.832 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.832    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.946 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    68.946    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.060 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.174 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.174    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.288 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.288    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.402 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.516    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.673 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          1.073    70.746    alum/temp_out0[12]
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.075 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    71.075    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.625 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.625    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.739 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.739    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.853 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.853    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.967 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.967    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.081 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.081    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.195 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.195    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.309 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.309    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.423 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.423    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.580 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.567    74.147    alum/temp_out0[11]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.476 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    74.476    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.877 r  alum/D_registers_q_reg[7][10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    74.877    alum/D_registers_q_reg[7][10]_i_47_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.991 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.991    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.105 r  alum/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.105    alum/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.219 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.219    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.333 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.447 r  alum/D_registers_q_reg[7][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.447    alum/D_registers_q_reg[7][10]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.561 r  alum/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.561    alum/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.675 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.675    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.832 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.966    76.798    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.127 r  alum/D_registers_q[7][8]_i_96/O
                         net (fo=1, routed)           0.000    77.127    alum/D_registers_q[7][8]_i_96_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.677 r  alum/D_registers_q_reg[7][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000    77.677    alum/D_registers_q_reg[7][8]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.791 r  alum/D_registers_q_reg[7][8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    77.791    alum/D_registers_q_reg[7][8]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.905 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.905    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.019 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.019    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.133 r  alum/D_registers_q_reg[7][8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    78.133    alum/D_registers_q_reg[7][8]_i_42_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.247 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.247    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.361 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.361    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.475 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.475    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.632 r  alum/D_registers_q_reg[7][9]_i_12/CO[1]
                         net (fo=36, routed)          1.133    79.765    alum/temp_out0[9]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.094 r  alum/D_registers_q[7][8]_i_93/O
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q[7][8]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.627 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    80.627    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.744 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    80.744    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.861 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.861    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.978 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.978    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.095 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.168    82.771    alum/temp_out0[8]
    SLICE_X45Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.559 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.514 r  alum/D_registers_q_reg[7][7]_i_12/CO[1]
                         net (fo=36, routed)          1.196    85.710    alum/temp_out0[7]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.039 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.039    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.589 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.703 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    86.703    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.817 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    86.817    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.931 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    86.931    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.045 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.045    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.159 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.159    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.273 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.387 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.544 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.739    88.283    alum/temp_out0[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.612 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.162 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    89.162    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.276 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    89.276    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.390 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.390    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.504 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    89.504    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.618 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    89.618    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.732 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.732    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.846 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.846    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.960 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.960    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.117 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.932    91.049    alum/temp_out0[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.378 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    91.378    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.911 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    91.911    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.028 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.028    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.145 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.145    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.262 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.262    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.379 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.496 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    92.496    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.613 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.613    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.730 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.730    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.887 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.982    93.869    alum/temp_out0[4]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.201 r  alum/D_registers_q[7][3]_i_167/O
                         net (fo=1, routed)           0.000    94.201    alum/D_registers_q[7][3]_i_167_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.734 r  alum/D_registers_q_reg[7][3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    94.734    alum/D_registers_q_reg[7][3]_i_140_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.851 r  alum/D_registers_q_reg[7][3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    94.851    alum/D_registers_q_reg[7][3]_i_115_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.968 r  alum/D_registers_q_reg[7][3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    94.968    alum/D_registers_q_reg[7][3]_i_90_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.085 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.085    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.202 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.202    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.319 r  alum/D_registers_q_reg[7][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.319    alum/D_registers_q_reg[7][3]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.436 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.436    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.553 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.553    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.710 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.155    96.866    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.198 r  alum/D_registers_q[7][2]_i_60/O
                         net (fo=1, routed)           0.000    97.198    alum/D_registers_q[7][2]_i_60_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.748 r  alum/D_registers_q_reg[7][2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.748    alum/D_registers_q_reg[7][2]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.862 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.862    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.976 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.090 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.090    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.204 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.204    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.318 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.318    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.432 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.432    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.546 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.546    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.703 r  alum/D_registers_q_reg[7][2]_i_11/CO[1]
                         net (fo=36, routed)          1.086    99.788    alum/temp_out0[2]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.329   100.117 r  alum/D_registers_q[7][1]_i_53/O
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q[7][1]_i_53_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.650 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.650    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.767 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.767    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.884 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.884    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.001 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.001    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.118 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.118    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.235 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.235    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.352 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.352    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.469 r  alum/D_registers_q_reg[7][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.469    alum/D_registers_q_reg[7][1]_i_13_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.626 r  alum/D_registers_q_reg[7][1]_i_11/CO[1]
                         net (fo=36, routed)          0.893   102.520    alum/temp_out0[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.852 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.852    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.402 r  alum/D_registers_q_reg[7][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000   103.402    alum/D_registers_q_reg[7][0]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.516 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   103.516    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.630 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.630    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.744 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.744    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.858 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.858    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.972 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   103.972    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.086 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.086    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.200 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.200    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.357 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.843   105.199    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   105.528 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.528    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   105.740 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.474   106.214    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.513 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.601   107.115    sm/M_alum_out[0]
    SLICE_X42Y5          LUT6 (Prop_lut6_I4_O)        0.124   107.239 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.277   108.515    L_reg/D[0]
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.517   116.033    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[7][0]/C
                         clock pessimism              0.259   116.292    
                         clock uncertainty           -0.035   116.257    
    SLICE_X58Y8          FDRE (Setup_fdre_C_D)       -0.067   116.190    L_reg/D_registers_q_reg[7][0]
  -------------------------------------------------------------------
                         required time                        116.190    
                         arrival time                        -108.515    
  -------------------------------------------------------------------
                         slack                                  7.675    

Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.362ns  (logic 60.677ns (58.703%)  route 42.685ns (41.297%))
  Logic Levels:           327  (CARRY4=287 LUT2=2 LUT3=30 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 116.033 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X45Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDSE (Prop_fdse_C_Q)         0.456     5.608 f  sm/D_states_q_reg[4]/Q
                         net (fo=199, routed)         0.899     6.507    sm/D_states_q[4]
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.152     6.659 r  sm/D_states_q[2]_i_9/O
                         net (fo=6, routed)           1.485     8.144    sm/D_states_q[2]_i_9_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.470 f  sm/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.690     9.160    sm/D_registers_q[7][31]_i_108_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.284 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.403     9.687    sm/ram_reg_i_125_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.811 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.582    11.393    L_reg/M_sm_ra1[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I4_O)        0.124    11.517 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.658    12.175    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I2_O)        0.150    12.325 r  L_reg/D_registers_q[7][31]_i_76/O
                         net (fo=45, routed)          0.973    13.297    sm/M_alum_a[31]
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.326    13.623 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    13.623    alum/S[0]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.136 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    14.136    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.253 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    14.253    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.370 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.487 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.487    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.604 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.604    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.721 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.721    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  alum/D_registers_q_reg[7][31]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.838    alum/D_registers_q_reg[7][31]_i_160_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.955    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.209 r  alum/D_registers_q_reg[7][31]_i_84/CO[0]
                         net (fo=36, routed)          1.045    16.254    alum/temp_out0[31]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.621 r  alum/D_registers_q[7][30]_i_55/O
                         net (fo=1, routed)           0.000    16.621    alum/D_registers_q[7][30]_i_55_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.171 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.171    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.285 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.285    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.399 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.513 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.513    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.627    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.741    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.855    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.969 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.969    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.126 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=37, routed)          0.875    19.001    alum/temp_out0[30]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    19.330 r  alum/D_registers_q[7][29]_i_59/O
                         net (fo=1, routed)           0.000    19.330    alum/D_registers_q[7][29]_i_59_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.880 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.880    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.994 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.994    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.108 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.108    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.222 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.222    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.336 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.336    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.450 r  alum/D_registers_q_reg[7][29]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.450    alum/D_registers_q_reg[7][29]_i_27_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.564 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.564    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.678 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.678    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.835 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=37, routed)          0.746    21.581    alum/temp_out0[29]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    21.910 r  alum/D_registers_q[7][28]_i_79/O
                         net (fo=1, routed)           0.000    21.910    alum/D_registers_q[7][28]_i_79_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.443 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.443    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.560    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.911    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.009    23.037    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.154    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.271 r  alum/D_registers_q_reg[7][28]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.428 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.972    24.400    alum/temp_out0[28]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    24.732 r  alum/D_registers_q[7][27]_i_63/O
                         net (fo=1, routed)           0.000    24.732    alum/D_registers_q[7][27]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.282 r  alum/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    25.282    alum/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.396 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.396    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.510 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    25.510    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.624 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.624    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.738 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.738    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.852 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    25.861    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.975 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    25.975    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.089 r  alum/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.089    alum/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.246 r  alum/D_registers_q_reg[7][27]_i_14/CO[1]
                         net (fo=36, routed)          0.934    27.180    alum/temp_out0[27]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.509 r  alum/D_registers_q[7][26]_i_57/O
                         net (fo=1, routed)           0.000    27.509    alum/D_registers_q[7][26]_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.059 r  alum/D_registers_q_reg[7][26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.059    alum/D_registers_q_reg[7][26]_i_50_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.173 r  alum/D_registers_q_reg[7][26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    28.173    alum/D_registers_q_reg[7][26]_i_45_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.287 r  alum/D_registers_q_reg[7][26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.287    alum/D_registers_q_reg[7][26]_i_40_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.401 r  alum/D_registers_q_reg[7][26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.401    alum/D_registers_q_reg[7][26]_i_35_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  alum/D_registers_q_reg[7][26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.515    alum/D_registers_q_reg[7][26]_i_30_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.629 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.629    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.743 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.009    28.752    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.866 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.866    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.023 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.036    30.059    alum/temp_out0[26]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.388 r  alum/D_registers_q[7][25]_i_57/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_57_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_40_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_35_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.517    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/D_registers_q_reg[7][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/D_registers_q_reg[7][25]_i_20_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/D_registers_q_reg[7][25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/D_registers_q_reg[7][25]_i_12_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.902 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.936    32.838    alum/temp_out0[25]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.167 r  alum/D_registers_q[7][24]_i_62/O
                         net (fo=1, routed)           0.000    33.167    alum/D_registers_q[7][24]_i_62_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.717 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    34.296    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.410 r  alum/D_registers_q_reg[7][24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.410    alum/D_registers_q_reg[7][24]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.524 r  alum/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.524    alum/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.681 r  alum/D_registers_q_reg[7][24]_i_12/CO[1]
                         net (fo=36, routed)          0.933    35.614    alum/temp_out0[24]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.943 r  alum/D_registers_q[7][23]_i_59/O
                         net (fo=1, routed)           0.000    35.943    alum/D_registers_q[7][23]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.493 r  alum/D_registers_q_reg[7][23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    36.493    alum/D_registers_q_reg[7][23]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.607 r  alum/D_registers_q_reg[7][23]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.607    alum/D_registers_q_reg[7][23]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.721 r  alum/D_registers_q_reg[7][23]_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.721    alum/D_registers_q_reg[7][23]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.835 r  alum/D_registers_q_reg[7][23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.835    alum/D_registers_q_reg[7][23]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.949 r  alum/D_registers_q_reg[7][23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    36.949    alum/D_registers_q_reg[7][23]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.063 r  alum/D_registers_q_reg[7][23]_i_27/CO[3]
                         net (fo=1, routed)           0.009    37.072    alum/D_registers_q_reg[7][23]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.186    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.300 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.300    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.457 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.864    38.321    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.650 r  alum/D_registers_q[7][21]_i_105/O
                         net (fo=1, routed)           0.000    38.650    alum/D_registers_q[7][21]_i_105_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.183 r  alum/D_registers_q_reg[7][21]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][21]_i_91_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.300 r  alum/D_registers_q_reg[7][21]_i_81/CO[3]
                         net (fo=1, routed)           0.000    39.300    alum/D_registers_q_reg[7][21]_i_81_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.417 r  alum/D_registers_q_reg[7][21]_i_71/CO[3]
                         net (fo=1, routed)           0.000    39.417    alum/D_registers_q_reg[7][21]_i_71_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.534 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.651 r  alum/D_registers_q_reg[7][21]_i_44/CO[3]
                         net (fo=1, routed)           0.009    39.660    alum/D_registers_q_reg[7][21]_i_44_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.777 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.777    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.894 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.011 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.011    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.168 r  alum/D_registers_q_reg[7][22]_i_16/CO[1]
                         net (fo=36, routed)          1.204    41.373    alum/temp_out0[22]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.705 r  alum/D_registers_q[7][21]_i_102/O
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q[7][21]_i_102_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.255 r  alum/D_registers_q_reg[7][21]_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.255    alum/D_registers_q_reg[7][21]_i_90_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.369 r  alum/D_registers_q_reg[7][21]_i_80/CO[3]
                         net (fo=1, routed)           0.000    42.369    alum/D_registers_q_reg[7][21]_i_80_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.483 r  alum/D_registers_q_reg[7][21]_i_70/CO[3]
                         net (fo=1, routed)           0.000    42.483    alum/D_registers_q_reg[7][21]_i_70_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.597 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.597    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.711 r  alum/D_registers_q_reg[7][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.711    alum/D_registers_q_reg[7][21]_i_43_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.825 r  alum/D_registers_q_reg[7][21]_i_32/CO[3]
                         net (fo=1, routed)           0.009    42.834    alum/D_registers_q_reg[7][21]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.948 r  alum/D_registers_q_reg[7][21]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.948    alum/D_registers_q_reg[7][21]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.062 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.062    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.219 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.006    44.224    alum/temp_out0[21]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    44.553 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.553    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.103 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.103    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.217 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.331 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.331    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.445 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.445    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.559 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.559    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.673 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    45.682    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.796 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.796    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.910 r  alum/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.910    alum/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.067 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.290    47.358    alum/temp_out0[20]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.143 r  alum/D_registers_q_reg[7][19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    48.143    alum/D_registers_q_reg[7][19]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.257 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.257    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.371 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.371    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.485 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.485    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.599 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.599    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.713 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.713    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.827 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.827    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.941 r  alum/D_registers_q_reg[7][19]_i_21/CO[3]
                         net (fo=1, routed)           0.009    48.950    alum/D_registers_q_reg[7][19]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.107 r  alum/D_registers_q_reg[7][19]_i_12/CO[1]
                         net (fo=36, routed)          1.168    50.275    alum/temp_out0[19]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.604 r  alum/D_registers_q[7][18]_i_58/O
                         net (fo=1, routed)           0.000    50.604    alum/D_registers_q[7][18]_i_58_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.137 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.254 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.254    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.371 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.371    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.488 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.605 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.605    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.722 r  alum/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.722    alum/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.839 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.839    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.956 r  alum/D_registers_q_reg[7][18]_i_12/CO[3]
                         net (fo=1, routed)           0.009    51.965    alum/D_registers_q_reg[7][18]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.122 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.183    53.304    alum/temp_out0[18]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.636 r  alum/D_registers_q[7][17]_i_77/O
                         net (fo=1, routed)           0.000    53.636    alum/D_registers_q[7][17]_i_77_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.186 r  alum/D_registers_q_reg[7][17]_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.186    alum/D_registers_q_reg[7][17]_i_70_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.300 r  alum/D_registers_q_reg[7][17]_i_65/CO[3]
                         net (fo=1, routed)           0.000    54.300    alum/D_registers_q_reg[7][17]_i_65_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.414 r  alum/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.414    alum/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.528 r  alum/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.528    alum/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.642 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.642    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.756 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.756    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.870 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.870    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.984 r  alum/D_registers_q_reg[7][17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.984    alum/D_registers_q_reg[7][17]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.141 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.122    56.264    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.329    56.593 r  alum/D_registers_q[7][16]_i_57/O
                         net (fo=1, routed)           0.000    56.593    alum/D_registers_q[7][16]_i_57_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.143 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.143    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.257 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.257    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.371 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.371    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.485 r  alum/D_registers_q_reg[7][16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.485    alum/D_registers_q_reg[7][16]_i_35_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.599 r  alum/D_registers_q_reg[7][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.599    alum/D_registers_q_reg[7][16]_i_30_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.713 r  alum/D_registers_q_reg[7][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.713    alum/D_registers_q_reg[7][16]_i_25_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  alum/D_registers_q_reg[7][16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.827    alum/D_registers_q_reg[7][16]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    57.941    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.098 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.285    59.382    alum/temp_out0[16]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.711 r  alum/D_registers_q[7][15]_i_53/O
                         net (fo=1, routed)           0.000    59.711    alum/D_registers_q[7][15]_i_53_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.244 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    60.244    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.361 r  alum/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    60.361    alum/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.478 r  alum/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.478    alum/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.595 r  alum/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.595    alum/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.712 r  alum/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.712    alum/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.829 r  alum/D_registers_q_reg[7][15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.829    alum/D_registers_q_reg[7][15]_i_20_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.946 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.946    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.103 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.934    62.037    alum/temp_out0[15]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    62.369 r  alum/D_registers_q[7][13]_i_100/O
                         net (fo=1, routed)           0.000    62.369    alum/D_registers_q[7][13]_i_100_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.919 r  alum/D_registers_q_reg[7][13]_i_86/CO[3]
                         net (fo=1, routed)           0.000    62.919    alum/D_registers_q_reg[7][13]_i_86_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.033 r  alum/D_registers_q_reg[7][13]_i_76/CO[3]
                         net (fo=1, routed)           0.000    63.033    alum/D_registers_q_reg[7][13]_i_76_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.147 r  alum/D_registers_q_reg[7][13]_i_66/CO[3]
                         net (fo=1, routed)           0.000    63.147    alum/D_registers_q_reg[7][13]_i_66_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.261 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.261    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.375 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.375    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.489 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    63.489    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.603 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.603    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.717 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.717    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.874 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          1.265    65.140    alum/temp_out0[14]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    65.469 r  alum/D_registers_q[7][13]_i_95/O
                         net (fo=1, routed)           0.000    65.469    alum/D_registers_q[7][13]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.870 r  alum/D_registers_q_reg[7][13]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.870    alum/D_registers_q_reg[7][13]_i_85_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.984 r  alum/D_registers_q_reg[7][13]_i_75/CO[3]
                         net (fo=1, routed)           0.000    65.984    alum/D_registers_q_reg[7][13]_i_75_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.098 r  alum/D_registers_q_reg[7][13]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.098    alum/D_registers_q_reg[7][13]_i_65_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.212 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    66.212    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.326 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.326    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.440 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.554 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.554    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.668 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.668    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.825 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.015    67.839    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.168 r  alum/D_registers_q[7][11]_i_101/O
                         net (fo=1, routed)           0.000    68.168    alum/D_registers_q[7][11]_i_101_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.718 r  alum/D_registers_q_reg[7][11]_i_87/CO[3]
                         net (fo=1, routed)           0.000    68.718    alum/D_registers_q_reg[7][11]_i_87_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.832 r  alum/D_registers_q_reg[7][11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    68.832    alum/D_registers_q_reg[7][11]_i_77_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.946 r  alum/D_registers_q_reg[7][11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    68.946    alum/D_registers_q_reg[7][11]_i_67_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.060 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    69.060    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.174 r  alum/D_registers_q_reg[7][11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.174    alum/D_registers_q_reg[7][11]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.288 r  alum/D_registers_q_reg[7][11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.288    alum/D_registers_q_reg[7][11]_i_30_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.402 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.516 r  alum/D_registers_q_reg[7][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.516    alum/D_registers_q_reg[7][11]_i_12_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.673 r  alum/D_registers_q_reg[7][12]_i_14/CO[1]
                         net (fo=36, routed)          1.073    70.746    alum/temp_out0[12]
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.075 r  alum/D_registers_q[7][11]_i_98/O
                         net (fo=1, routed)           0.000    71.075    alum/D_registers_q[7][11]_i_98_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.625 r  alum/D_registers_q_reg[7][11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    71.625    alum/D_registers_q_reg[7][11]_i_86_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.739 r  alum/D_registers_q_reg[7][11]_i_76/CO[3]
                         net (fo=1, routed)           0.000    71.739    alum/D_registers_q_reg[7][11]_i_76_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.853 r  alum/D_registers_q_reg[7][11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.853    alum/D_registers_q_reg[7][11]_i_66_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.967 r  alum/D_registers_q_reg[7][11]_i_56/CO[3]
                         net (fo=1, routed)           0.000    71.967    alum/D_registers_q_reg[7][11]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.081 r  alum/D_registers_q_reg[7][11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.081    alum/D_registers_q_reg[7][11]_i_43_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.195 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.195    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.309 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.309    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.423 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.423    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.580 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.567    74.147    alum/temp_out0[11]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.329    74.476 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    74.476    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.877 r  alum/D_registers_q_reg[7][10]_i_47/CO[3]
                         net (fo=1, routed)           0.000    74.877    alum/D_registers_q_reg[7][10]_i_47_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.991 r  alum/D_registers_q_reg[7][10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.991    alum/D_registers_q_reg[7][10]_i_42_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.105 r  alum/D_registers_q_reg[7][10]_i_37/CO[3]
                         net (fo=1, routed)           0.000    75.105    alum/D_registers_q_reg[7][10]_i_37_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.219 r  alum/D_registers_q_reg[7][10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    75.219    alum/D_registers_q_reg[7][10]_i_32_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.333 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.447 r  alum/D_registers_q_reg[7][10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    75.447    alum/D_registers_q_reg[7][10]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.561 r  alum/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.561    alum/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.675 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.675    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.832 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.966    76.798    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.127 r  alum/D_registers_q[7][8]_i_96/O
                         net (fo=1, routed)           0.000    77.127    alum/D_registers_q[7][8]_i_96_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.677 r  alum/D_registers_q_reg[7][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000    77.677    alum/D_registers_q_reg[7][8]_i_82_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.791 r  alum/D_registers_q_reg[7][8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    77.791    alum/D_registers_q_reg[7][8]_i_72_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.905 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.905    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.019 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    78.019    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.133 r  alum/D_registers_q_reg[7][8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    78.133    alum/D_registers_q_reg[7][8]_i_42_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.247 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.247    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.361 r  alum/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.361    alum/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.475 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.475    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.632 r  alum/D_registers_q_reg[7][9]_i_12/CO[1]
                         net (fo=36, routed)          1.133    79.765    alum/temp_out0[9]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    80.094 r  alum/D_registers_q[7][8]_i_93/O
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q[7][8]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.627 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    80.627    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.744 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    80.744    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.861 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    80.861    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.978 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.978    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.095 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.095    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.212 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.212    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.329 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.329    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.446 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.168    82.771    alum/temp_out0[8]
    SLICE_X45Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.559 r  alum/D_registers_q_reg[7][3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_156_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.673 r  alum/D_registers_q_reg[7][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    83.673    alum/D_registers_q_reg[7][3]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.787 r  alum/D_registers_q_reg[7][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.787    alum/D_registers_q_reg[7][3]_i_106_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.901 r  alum/D_registers_q_reg[7][3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.901    alum/D_registers_q_reg[7][3]_i_81_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.015 r  alum/D_registers_q_reg[7][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.015    alum/D_registers_q_reg[7][3]_i_60_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.129 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.129    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.243 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.243    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.357 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.357    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.514 r  alum/D_registers_q_reg[7][7]_i_12/CO[1]
                         net (fo=36, routed)          1.196    85.710    alum/temp_out0[7]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    86.039 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    86.039    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.589 r  alum/D_registers_q_reg[7][3]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][3]_i_151_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.703 r  alum/D_registers_q_reg[7][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    86.703    alum/D_registers_q_reg[7][3]_i_126_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.817 r  alum/D_registers_q_reg[7][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    86.817    alum/D_registers_q_reg[7][3]_i_101_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.931 r  alum/D_registers_q_reg[7][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    86.931    alum/D_registers_q_reg[7][3]_i_76_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.045 r  alum/D_registers_q_reg[7][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    87.045    alum/D_registers_q_reg[7][3]_i_55_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.159 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.159    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.273 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.387 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.544 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.739    88.283    alum/temp_out0[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.612 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.162 r  alum/D_registers_q_reg[7][3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    89.162    alum/D_registers_q_reg[7][3]_i_146_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.276 r  alum/D_registers_q_reg[7][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    89.276    alum/D_registers_q_reg[7][3]_i_121_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.390 r  alum/D_registers_q_reg[7][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.390    alum/D_registers_q_reg[7][3]_i_96_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.504 r  alum/D_registers_q_reg[7][3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    89.504    alum/D_registers_q_reg[7][3]_i_71_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.618 r  alum/D_registers_q_reg[7][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    89.618    alum/D_registers_q_reg[7][3]_i_50_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.732 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.732    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.846 r  alum/D_registers_q_reg[7][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.846    alum/D_registers_q_reg[7][3]_i_21_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.960 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.960    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.117 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.932    91.049    alum/temp_out0[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.378 r  alum/D_registers_q[7][3]_i_170/O
                         net (fo=1, routed)           0.000    91.378    alum/D_registers_q[7][3]_i_170_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.911 r  alum/D_registers_q_reg[7][3]_i_141/CO[3]
                         net (fo=1, routed)           0.000    91.911    alum/D_registers_q_reg[7][3]_i_141_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.028 r  alum/D_registers_q_reg[7][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    92.028    alum/D_registers_q_reg[7][3]_i_116_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.145 r  alum/D_registers_q_reg[7][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.145    alum/D_registers_q_reg[7][3]_i_91_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.262 r  alum/D_registers_q_reg[7][3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    92.262    alum/D_registers_q_reg[7][3]_i_66_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.379 r  alum/D_registers_q_reg[7][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.496 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    92.496    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.613 r  alum/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.613    alum/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.730 r  alum/D_registers_q_reg[7][3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.730    alum/D_registers_q_reg[7][3]_i_10_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.887 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.982    93.869    alum/temp_out0[4]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.201 r  alum/D_registers_q[7][3]_i_167/O
                         net (fo=1, routed)           0.000    94.201    alum/D_registers_q[7][3]_i_167_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.734 r  alum/D_registers_q_reg[7][3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    94.734    alum/D_registers_q_reg[7][3]_i_140_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.851 r  alum/D_registers_q_reg[7][3]_i_115/CO[3]
                         net (fo=1, routed)           0.000    94.851    alum/D_registers_q_reg[7][3]_i_115_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.968 r  alum/D_registers_q_reg[7][3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    94.968    alum/D_registers_q_reg[7][3]_i_90_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.085 r  alum/D_registers_q_reg[7][3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.085    alum/D_registers_q_reg[7][3]_i_65_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.202 r  alum/D_registers_q_reg[7][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.202    alum/D_registers_q_reg[7][3]_i_44_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.319 r  alum/D_registers_q_reg[7][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.319    alum/D_registers_q_reg[7][3]_i_28_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.436 r  alum/D_registers_q_reg[7][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.436    alum/D_registers_q_reg[7][3]_i_15_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.553 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.553    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.710 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.155    96.866    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.332    97.198 r  alum/D_registers_q[7][2]_i_60/O
                         net (fo=1, routed)           0.000    97.198    alum/D_registers_q[7][2]_i_60_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.748 r  alum/D_registers_q_reg[7][2]_i_53/CO[3]
                         net (fo=1, routed)           0.000    97.748    alum/D_registers_q_reg[7][2]_i_53_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.862 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    97.862    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.976 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.090 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.090    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.204 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.204    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.318 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.318    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.432 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.432    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.546 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.546    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.703 r  alum/D_registers_q_reg[7][2]_i_11/CO[1]
                         net (fo=36, routed)          1.086    99.788    alum/temp_out0[2]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.329   100.117 r  alum/D_registers_q[7][1]_i_53/O
                         net (fo=1, routed)           0.000   100.117    alum/D_registers_q[7][1]_i_53_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.650 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.650    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.767 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.767    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.884 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.884    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.001 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.001    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.118 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.118    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.235 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.235    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.352 r  alum/D_registers_q_reg[7][1]_i_16/CO[3]
                         net (fo=1, routed)           0.000   101.352    alum/D_registers_q_reg[7][1]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.469 r  alum/D_registers_q_reg[7][1]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.469    alum/D_registers_q_reg[7][1]_i_13_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.626 r  alum/D_registers_q_reg[7][1]_i_11/CO[1]
                         net (fo=36, routed)          0.893   102.520    alum/temp_out0[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.332   102.852 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.852    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.402 r  alum/D_registers_q_reg[7][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000   103.402    alum/D_registers_q_reg[7][0]_i_73_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.516 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   103.516    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.630 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.630    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.744 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.744    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.858 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   103.858    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.972 r  alum/D_registers_q_reg[7][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000   103.972    alum/D_registers_q_reg[7][0]_i_41_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.086 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.086    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.200 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   104.200    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.357 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.843   105.199    sm/temp_out0[0]
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.329   105.528 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.528    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y5          MUXF7 (Prop_muxf7_I0_O)      0.212   105.740 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.474   106.214    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I0_O)        0.299   106.513 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.601   107.115    sm/M_alum_out[0]
    SLICE_X42Y5          LUT6 (Prop_lut6_I4_O)        0.124   107.239 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.276   108.514    L_reg/D[0]
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.517   116.033    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/C
                         clock pessimism              0.259   116.292    
                         clock uncertainty           -0.035   116.257    
    SLICE_X62Y9          FDRE (Setup_fdre_C_D)       -0.067   116.190    L_reg/D_registers_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                        116.190    
                         arrival time                        -108.515    
  -------------------------------------------------------------------
                         slack                                  7.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.991%)  route 0.262ns (65.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.991%)  route 0.262ns (65.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.991%)  route 0.262ns (65.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.991%)  route 0.262ns (65.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.858    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.858    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y3    D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y5    D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y15   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y16   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y16   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.391ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.580ns (13.783%)  route 3.628ns (86.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=182, routed)         3.094     8.701    sm/D_states_q[5]
    SLICE_X44Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.534     9.360    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.751    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.751    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                106.391    

Slack (MET) :             106.391ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.580ns (13.783%)  route 3.628ns (86.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=182, routed)         3.094     8.701    sm/D_states_q[5]
    SLICE_X44Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.534     9.360    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.751    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.751    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                106.391    

Slack (MET) :             106.391ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.580ns (13.783%)  route 3.628ns (86.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=182, routed)         3.094     8.701    sm/D_states_q[5]
    SLICE_X44Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.534     9.360    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.751    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.751    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                106.391    

Slack (MET) :             106.391ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.580ns (13.783%)  route 3.628ns (86.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[5]/Q
                         net (fo=182, routed)         3.094     8.701    sm/D_states_q[5]
    SLICE_X44Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.825 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.534     9.360    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.751    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.751    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                106.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.216%)  route 0.358ns (65.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  sm/D_states_q_reg[6]/Q
                         net (fo=149, routed)         0.161     1.810    sm/D_states_q[6]
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.855 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.051    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.699    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.216%)  route 0.358ns (65.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  sm/D_states_q_reg[6]/Q
                         net (fo=149, routed)         0.161     1.810    sm/D_states_q[6]
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.855 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.051    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.699    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.216%)  route 0.358ns (65.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  sm/D_states_q_reg[6]/Q
                         net (fo=149, routed)         0.161     1.810    sm/D_states_q[6]
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.855 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.051    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.699    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.216%)  route 0.358ns (65.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  sm/D_states_q_reg[6]/Q
                         net (fo=149, routed)         0.161     1.810    sm/D_states_q[6]
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.855 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.051    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.699    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.353    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.078ns  (logic 11.887ns (32.058%)  route 25.192ns (67.942%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=3 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.749     7.358    L_reg/M_sm_timer[3]
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.152     7.510 r  L_reg/L_70bf2e73_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.776    L_reg/L_70bf2e73_remainder0_carry_i_27__1_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.332     8.108 f  L_reg/L_70bf2e73_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.254     9.362    L_reg/L_70bf2e73_remainder0_carry_i_13__1_n_0
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.514 f  L_reg/L_70bf2e73_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.981    10.495    L_reg/L_70bf2e73_remainder0_carry_i_19__1_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I3_O)        0.376    10.871 r  L_reg/L_70bf2e73_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.715    L_reg/L_70bf2e73_remainder0_carry_i_10__1_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.041 r  L_reg/L_70bf2e73_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.041    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.621 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry/O[2]
                         net (fo=1, routed)           0.551    13.172    L_reg/L_70bf2e73_remainder0_3[2]
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.296    13.468 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.296    14.764    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.326    15.090 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.542    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.150    15.692 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.138    16.830    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I4_O)        0.356    17.186 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.131    18.317    L_reg/i__carry_i_19__3_n_0
    SLICE_X65Y13         LUT3 (Prop_lut3_I0_O)        0.354    18.671 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.037    19.708    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.034 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.810    20.844    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.351 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.351    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.465    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.315    23.003    L_reg/L_70bf2e73_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.299    23.302 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.735    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.859 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.671    24.530    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.153    24.683 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.662    L_reg/i__carry_i_13__3_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I1_O)        0.327    25.989 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.955    26.944    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124    27.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.868    27.936    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.152    28.088 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.424    28.512    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.332    28.844 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.844    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.394 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.508 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.508    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.622 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.622    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.844 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.981    30.825    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.299    31.124 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    31.698    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.124    31.822 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.998    32.820    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    32.944 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.151    33.095    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.219 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.008    34.227    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I0_O)        0.124    34.351 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.326    38.676    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.232 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.232    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.961ns  (logic 12.116ns (32.780%)  route 24.845ns (67.220%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.749     7.358    L_reg/M_sm_timer[3]
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.152     7.510 r  L_reg/L_70bf2e73_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.776    L_reg/L_70bf2e73_remainder0_carry_i_27__1_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.332     8.108 f  L_reg/L_70bf2e73_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.254     9.362    L_reg/L_70bf2e73_remainder0_carry_i_13__1_n_0
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.514 f  L_reg/L_70bf2e73_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.981    10.495    L_reg/L_70bf2e73_remainder0_carry_i_19__1_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I3_O)        0.376    10.871 r  L_reg/L_70bf2e73_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.715    L_reg/L_70bf2e73_remainder0_carry_i_10__1_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.041 r  L_reg/L_70bf2e73_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.041    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.621 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry/O[2]
                         net (fo=1, routed)           0.551    13.172    L_reg/L_70bf2e73_remainder0_3[2]
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.296    13.468 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.296    14.764    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.326    15.090 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.542    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.150    15.692 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.138    16.830    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I4_O)        0.356    17.186 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.131    18.317    L_reg/i__carry_i_19__3_n_0
    SLICE_X65Y13         LUT3 (Prop_lut3_I0_O)        0.354    18.671 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.037    19.708    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.034 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.810    20.844    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.351 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.351    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.465    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.315    23.003    L_reg/L_70bf2e73_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.299    23.302 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.735    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.859 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.671    24.530    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.153    24.683 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.662    L_reg/i__carry_i_13__3_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I1_O)        0.327    25.989 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.955    26.944    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124    27.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.868    27.936    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.152    28.088 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.424    28.512    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.332    28.844 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.844    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.394 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.508 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.508    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.622 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.622    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.844 f  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.981    30.825    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.299    31.124 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    31.698    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.124    31.822 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    32.785    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    32.909 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.173    33.082    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I3_O)        0.124    33.206 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.677    33.883    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.152    34.035 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.323    38.357    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.114 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.114    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.815ns  (logic 12.120ns (32.920%)  route 24.695ns (67.080%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.749     7.358    L_reg/M_sm_timer[3]
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.152     7.510 r  L_reg/L_70bf2e73_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.776    L_reg/L_70bf2e73_remainder0_carry_i_27__1_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.332     8.108 f  L_reg/L_70bf2e73_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.254     9.362    L_reg/L_70bf2e73_remainder0_carry_i_13__1_n_0
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.514 f  L_reg/L_70bf2e73_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.981    10.495    L_reg/L_70bf2e73_remainder0_carry_i_19__1_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I3_O)        0.376    10.871 r  L_reg/L_70bf2e73_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.715    L_reg/L_70bf2e73_remainder0_carry_i_10__1_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.041 r  L_reg/L_70bf2e73_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.041    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.621 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry/O[2]
                         net (fo=1, routed)           0.551    13.172    L_reg/L_70bf2e73_remainder0_3[2]
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.296    13.468 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.296    14.764    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.326    15.090 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.542    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.150    15.692 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.138    16.830    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I4_O)        0.356    17.186 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.131    18.317    L_reg/i__carry_i_19__3_n_0
    SLICE_X65Y13         LUT3 (Prop_lut3_I0_O)        0.354    18.671 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.037    19.708    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.034 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.810    20.844    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.351 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.351    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.465    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.315    23.003    L_reg/L_70bf2e73_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.299    23.302 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.735    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.859 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.671    24.530    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.153    24.683 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.662    L_reg/i__carry_i_13__3_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I1_O)        0.327    25.989 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.955    26.944    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124    27.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.868    27.936    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.152    28.088 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.424    28.512    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.332    28.844 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.844    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.394 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.508 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.508    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.622 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.622    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.844 f  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.981    30.825    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.299    31.124 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    31.698    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.124    31.822 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    32.785    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    32.909 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.173    33.082    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I3_O)        0.124    33.206 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.678    33.884    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.152    34.036 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.172    38.208    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.968 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.968    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.483ns  (logic 11.203ns (30.708%)  route 25.279ns (69.292%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=5 LUT4=2 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.749     7.350    L_reg/M_sm_pac[6]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.152     7.502 f  L_reg/L_70bf2e73_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.824     8.326    L_reg/L_70bf2e73_remainder0_carry__0_i_11_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I2_O)        0.332     8.658 r  L_reg/L_70bf2e73_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.955    10.612    L_reg/L_70bf2e73_remainder0_carry__0_i_9_n_0
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.152    10.764 f  L_reg/L_70bf2e73_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.288    11.052    L_reg/L_70bf2e73_remainder0_carry_i_15_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.332    11.384 r  L_reg/L_70bf2e73_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.825    12.209    L_reg/L_70bf2e73_remainder0_carry_i_8_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.333 r  L_reg/L_70bf2e73_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.523    aseg_driver/decimal_renderer/DI[2]
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.919 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.919    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.234 f  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.963    14.197    L_reg/L_70bf2e73_remainder0[7]
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.307    14.504 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.697    15.201    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.325 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.807    16.132    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.256 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           1.101    17.357    L_reg/i__carry__0_i_19_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.152    17.509 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.832    18.341    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.354    18.695 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.956    19.651    L_reg/i__carry_i_11_n_0
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.326    19.977 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.588    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.108 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.108    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.225 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.225    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.464 f  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.166    22.630    L_reg/L_70bf2e73_remainder0_inferred__1/i__carry__2[2]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.301    22.931 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    23.092    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    23.216 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.106    24.322    L_reg/i__carry_i_14_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.472 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.737    25.209    L_reg/i__carry_i_25_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.326    25.535 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.955    26.490    L_reg/i__carry_i_14_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.124    26.615 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.117    27.731    L_reg/i__carry_i_13_n_0
    SLICE_X62Y18         LUT3 (Prop_lut3_I1_O)        0.150    27.881 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.533    28.414    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    29.123 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.123    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.237 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.237    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.550 f  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    30.414    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.306    30.720 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.999    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    31.123 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    31.969    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    32.093 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.311    32.404    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124    32.528 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.394    33.922    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124    34.046 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.013    38.059    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.627 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.627    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.332ns  (logic 11.875ns (32.685%)  route 24.457ns (67.315%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.749     7.358    L_reg/M_sm_timer[3]
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.152     7.510 r  L_reg/L_70bf2e73_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.776    L_reg/L_70bf2e73_remainder0_carry_i_27__1_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.332     8.108 f  L_reg/L_70bf2e73_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.254     9.362    L_reg/L_70bf2e73_remainder0_carry_i_13__1_n_0
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.514 f  L_reg/L_70bf2e73_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.981    10.495    L_reg/L_70bf2e73_remainder0_carry_i_19__1_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I3_O)        0.376    10.871 r  L_reg/L_70bf2e73_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.715    L_reg/L_70bf2e73_remainder0_carry_i_10__1_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.041 r  L_reg/L_70bf2e73_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.041    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.621 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry/O[2]
                         net (fo=1, routed)           0.551    13.172    L_reg/L_70bf2e73_remainder0_3[2]
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.296    13.468 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.296    14.764    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.326    15.090 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.542    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.150    15.692 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.138    16.830    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I4_O)        0.356    17.186 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.131    18.317    L_reg/i__carry_i_19__3_n_0
    SLICE_X65Y13         LUT3 (Prop_lut3_I0_O)        0.354    18.671 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.037    19.708    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.034 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.810    20.844    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.351 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.351    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.465    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.315    23.003    L_reg/L_70bf2e73_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.299    23.302 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.735    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.859 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.671    24.530    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.153    24.683 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.662    L_reg/i__carry_i_13__3_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I1_O)        0.327    25.989 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.955    26.944    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124    27.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.868    27.936    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.152    28.088 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.424    28.512    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.332    28.844 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.844    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.394 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.508 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.508    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.622 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.622    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.844 f  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.981    30.825    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.299    31.124 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    31.698    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.124    31.822 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    32.785    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    32.909 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.173    33.082    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I3_O)        0.124    33.206 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.677    33.883    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I0_O)        0.124    34.007 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.934    37.941    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.485 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.485    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.323ns  (logic 11.437ns (31.486%)  route 24.887ns (68.514%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=5 LUT4=2 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.749     7.350    L_reg/M_sm_pac[6]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.152     7.502 f  L_reg/L_70bf2e73_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.824     8.326    L_reg/L_70bf2e73_remainder0_carry__0_i_11_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I2_O)        0.332     8.658 r  L_reg/L_70bf2e73_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.955    10.612    L_reg/L_70bf2e73_remainder0_carry__0_i_9_n_0
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.152    10.764 f  L_reg/L_70bf2e73_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.288    11.052    L_reg/L_70bf2e73_remainder0_carry_i_15_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.332    11.384 r  L_reg/L_70bf2e73_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.825    12.209    L_reg/L_70bf2e73_remainder0_carry_i_8_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.333 r  L_reg/L_70bf2e73_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.523    aseg_driver/decimal_renderer/DI[2]
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.919 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.919    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.234 f  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.963    14.197    L_reg/L_70bf2e73_remainder0[7]
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.307    14.504 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.697    15.201    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.325 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.807    16.132    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.256 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           1.101    17.357    L_reg/i__carry__0_i_19_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.152    17.509 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.832    18.341    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.354    18.695 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.956    19.651    L_reg/i__carry_i_11_n_0
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.326    19.977 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.588    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.108 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.108    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.225 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.225    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.464 f  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.166    22.630    L_reg/L_70bf2e73_remainder0_inferred__1/i__carry__2[2]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.301    22.931 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    23.092    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    23.216 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.106    24.322    L_reg/i__carry_i_14_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.472 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.737    25.209    L_reg/i__carry_i_25_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.326    25.535 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.955    26.490    L_reg/i__carry_i_14_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.124    26.615 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.117    27.731    L_reg/i__carry_i_13_n_0
    SLICE_X62Y18         LUT3 (Prop_lut3_I1_O)        0.150    27.881 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.533    28.414    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    29.123 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.123    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.237 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.237    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.550 f  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    30.414    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.306    30.720 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.999    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    31.123 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    31.969    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    32.093 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.311    32.404    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124    32.528 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.394    33.922    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.146    34.068 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.620    37.688    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.468 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.468    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.239ns  (logic 11.884ns (32.794%)  route 24.355ns (67.206%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.749     7.358    L_reg/M_sm_timer[3]
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.152     7.510 r  L_reg/L_70bf2e73_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.776    L_reg/L_70bf2e73_remainder0_carry_i_27__1_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.332     8.108 f  L_reg/L_70bf2e73_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.254     9.362    L_reg/L_70bf2e73_remainder0_carry_i_13__1_n_0
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.514 f  L_reg/L_70bf2e73_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.981    10.495    L_reg/L_70bf2e73_remainder0_carry_i_19__1_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I3_O)        0.376    10.871 r  L_reg/L_70bf2e73_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.715    L_reg/L_70bf2e73_remainder0_carry_i_10__1_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.041 r  L_reg/L_70bf2e73_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.041    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.621 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry/O[2]
                         net (fo=1, routed)           0.551    13.172    L_reg/L_70bf2e73_remainder0_3[2]
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.296    13.468 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.296    14.764    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.326    15.090 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.542    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.150    15.692 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.138    16.830    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I4_O)        0.356    17.186 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.131    18.317    L_reg/i__carry_i_19__3_n_0
    SLICE_X65Y13         LUT3 (Prop_lut3_I0_O)        0.354    18.671 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.037    19.708    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.034 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.810    20.844    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.351 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.351    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.465    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.315    23.003    L_reg/L_70bf2e73_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.299    23.302 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.735    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.859 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.671    24.530    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.153    24.683 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.662    L_reg/i__carry_i_13__3_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I1_O)        0.327    25.989 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.955    26.944    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124    27.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.868    27.936    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.152    28.088 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.424    28.512    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.332    28.844 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.844    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.394 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.508 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.508    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.622 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.622    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.844 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.981    30.825    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.299    31.124 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    31.698    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.124    31.822 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    32.785    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    32.909 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.176    33.085    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124    33.209 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.435    33.644    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.124    33.768 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.071    37.839    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.392 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.392    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.172ns  (logic 12.111ns (33.483%)  route 24.060ns (66.517%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=3 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.749     7.358    L_reg/M_sm_timer[3]
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.152     7.510 r  L_reg/L_70bf2e73_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.776    L_reg/L_70bf2e73_remainder0_carry_i_27__1_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.332     8.108 f  L_reg/L_70bf2e73_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.254     9.362    L_reg/L_70bf2e73_remainder0_carry_i_13__1_n_0
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.514 f  L_reg/L_70bf2e73_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.981    10.495    L_reg/L_70bf2e73_remainder0_carry_i_19__1_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I3_O)        0.376    10.871 r  L_reg/L_70bf2e73_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.715    L_reg/L_70bf2e73_remainder0_carry_i_10__1_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.041 r  L_reg/L_70bf2e73_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.041    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.621 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry/O[2]
                         net (fo=1, routed)           0.551    13.172    L_reg/L_70bf2e73_remainder0_3[2]
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.296    13.468 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.296    14.764    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.326    15.090 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.542    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.150    15.692 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.138    16.830    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I4_O)        0.356    17.186 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.131    18.317    L_reg/i__carry_i_19__3_n_0
    SLICE_X65Y13         LUT3 (Prop_lut3_I0_O)        0.354    18.671 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.037    19.708    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.034 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.810    20.844    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.351 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.351    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.465    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.315    23.003    L_reg/L_70bf2e73_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.299    23.302 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.735    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.859 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.671    24.530    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.153    24.683 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.662    L_reg/i__carry_i_13__3_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I1_O)        0.327    25.989 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.955    26.944    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124    27.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.868    27.936    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.152    28.088 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.424    28.512    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.332    28.844 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.844    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.394 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.508 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.508    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.622 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.622    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.844 f  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.981    30.825    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.299    31.124 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    31.698    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.124    31.822 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.998    32.820    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    32.944 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.151    33.095    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.219 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.008    34.227    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I0_O)        0.154    34.381 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.194    37.575    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.325 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.325    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.572ns  (logic 11.882ns (33.402%)  route 23.690ns (66.598%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.749     7.358    L_reg/M_sm_timer[3]
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.152     7.510 r  L_reg/L_70bf2e73_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.266     7.776    L_reg/L_70bf2e73_remainder0_carry_i_27__1_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.332     8.108 f  L_reg/L_70bf2e73_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.254     9.362    L_reg/L_70bf2e73_remainder0_carry_i_13__1_n_0
    SLICE_X60Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.514 f  L_reg/L_70bf2e73_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.981    10.495    L_reg/L_70bf2e73_remainder0_carry_i_19__1_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I3_O)        0.376    10.871 r  L_reg/L_70bf2e73_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.715    L_reg/L_70bf2e73_remainder0_carry_i_10__1_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.041 r  L_reg/L_70bf2e73_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.041    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.621 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry/O[2]
                         net (fo=1, routed)           0.551    13.172    L_reg/L_70bf2e73_remainder0_3[2]
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.296    13.468 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.296    14.764    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.326    15.090 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    15.542    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.150    15.692 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.138    16.830    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X65Y14         LUT5 (Prop_lut5_I4_O)        0.356    17.186 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.131    18.317    L_reg/i__carry_i_19__3_n_0
    SLICE_X65Y13         LUT3 (Prop_lut3_I0_O)        0.354    18.671 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.037    19.708    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.326    20.034 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.810    20.844    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X63Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.351 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.351    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.465    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.687 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.315    23.003    L_reg/L_70bf2e73_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.299    23.302 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.735    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.124    23.859 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.671    24.530    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y10         LUT2 (Prop_lut2_I0_O)        0.153    24.683 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.662    L_reg/i__carry_i_13__3_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I1_O)        0.327    25.989 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.955    26.944    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124    27.068 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.868    27.936    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.152    28.088 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.424    28.512    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.332    28.844 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.844    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.394 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.508 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.508    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.622 r  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.622    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.844 f  timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.981    30.825    timerseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y11         LUT6 (Prop_lut6_I5_O)        0.299    31.124 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    31.698    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I1_O)        0.124    31.822 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    32.785    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    32.909 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.173    33.082    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I3_O)        0.124    33.206 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.678    33.884    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I3_O)        0.124    34.008 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.167    37.175    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.725 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.725    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.968ns  (logic 11.173ns (31.953%)  route 23.795ns (68.047%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT3=4 LUT4=2 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.749     7.350    L_reg/M_sm_pac[6]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.152     7.502 f  L_reg/L_70bf2e73_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.824     8.326    L_reg/L_70bf2e73_remainder0_carry__0_i_11_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I2_O)        0.332     8.658 r  L_reg/L_70bf2e73_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.955    10.612    L_reg/L_70bf2e73_remainder0_carry__0_i_9_n_0
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.152    10.764 f  L_reg/L_70bf2e73_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.288    11.052    L_reg/L_70bf2e73_remainder0_carry_i_15_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.332    11.384 r  L_reg/L_70bf2e73_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.825    12.209    L_reg/L_70bf2e73_remainder0_carry_i_8_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.333 r  L_reg/L_70bf2e73_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.523    aseg_driver/decimal_renderer/DI[2]
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.919 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.919    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.234 f  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.963    14.197    L_reg/L_70bf2e73_remainder0[7]
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.307    14.504 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.697    15.201    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.325 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.807    16.132    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.256 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           1.101    17.357    L_reg/i__carry__0_i_19_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.152    17.509 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.832    18.341    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.354    18.695 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.956    19.651    L_reg/i__carry_i_11_n_0
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.326    19.977 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.588    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.108 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.108    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.225 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.225    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.464 f  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.166    22.630    L_reg/L_70bf2e73_remainder0_inferred__1/i__carry__2[2]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.301    22.931 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    23.092    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124    23.216 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.106    24.322    L_reg/i__carry_i_14_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.472 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.737    25.209    L_reg/i__carry_i_25_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.326    25.535 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.955    26.490    L_reg/i__carry_i_14_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.124    26.615 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.117    27.731    L_reg/i__carry_i_13_n_0
    SLICE_X62Y18         LUT3 (Prop_lut3_I1_O)        0.150    27.881 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.533    28.414    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    29.123 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.123    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.237 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.237    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.550 r  aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    30.414    aseg_driver/decimal_renderer/L_70bf2e73_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.306    30.720 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.999    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.124    31.123 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.788    31.911    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124    32.035 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.586    32.621    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I5_O)        0.124    32.745 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.241    33.986    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124    34.110 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.464    36.574    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.112 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.112    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.409ns (66.032%)  route 0.725ns (33.968%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.219     1.889    aseg_driver/ctr/S[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.934 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.439    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.662 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.662    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.433ns (66.192%)  route 0.732ns (33.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X30Y6          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.732     2.403    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.672 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.672    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.432ns (65.915%)  route 0.741ns (34.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.741     2.411    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.680 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.680    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.486ns (69.031%)  route 0.667ns (30.969%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.219     1.889    aseg_driver/ctr/S[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.048     1.937 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.448     2.384    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.297     3.681 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.681    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.441ns (65.379%)  route 0.763ns (34.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.763     2.431    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.708 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.708    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.419ns (64.537%)  route 0.780ns (35.463%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.266     1.936    aseg_driver/ctr/S[1]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.981 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.514     2.494    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.728 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.728    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.407ns (62.453%)  route 0.846ns (37.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.846     2.492    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.758 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.758    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.454ns (64.291%)  route 0.808ns (35.709%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.556     1.500    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.419     2.083    bseg_driver/ctr/S[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.128 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.516    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.761 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.761    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.456ns (63.659%)  route 0.831ns (36.341%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.556     1.500    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.664 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.419     2.083    bseg_driver/ctr/S[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.128 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.540    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.787 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.787    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.482ns (65.598%)  route 0.777ns (34.402%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.266     1.936    aseg_driver/ctr/S[1]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.049     1.985 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.496    aseg_OBUF[8]
    P4                   OBUF (Prop_obuf_I_O)         1.292     3.788 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.788    aseg[8]
    P4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.115ns  (logic 1.643ns (32.117%)  route 3.472ns (67.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.080     3.599    reset_cond/butt_reset_IBUF
    SLICE_X47Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.723 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.392     5.115    reset_cond/M_reset_cond_in
    SLICE_X54Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.115ns  (logic 1.643ns (32.117%)  route 3.472ns (67.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.080     3.599    reset_cond/butt_reset_IBUF
    SLICE_X47Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.723 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.392     5.115    reset_cond/M_reset_cond_in
    SLICE_X54Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.807ns  (logic 1.643ns (34.179%)  route 3.164ns (65.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.080     3.599    reset_cond/butt_reset_IBUF
    SLICE_X47Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.723 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.084     4.807    reset_cond/M_reset_cond_in
    SLICE_X51Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.655ns  (logic 1.643ns (35.296%)  route 3.012ns (64.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.080     3.599    reset_cond/butt_reset_IBUF
    SLICE_X47Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.723 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.932     4.655    reset_cond/M_reset_cond_in
    SLICE_X53Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.106ns  (logic 1.639ns (39.908%)  route 2.467ns (60.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.467     3.982    forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.106 r  forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.106    forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.445     4.850    forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_942831590[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 1.653ns (40.350%)  route 2.444ns (59.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.444     3.973    forLoop_idx_0_942831590[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.097 r  forLoop_idx_0_942831590[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.097    forLoop_idx_0_942831590[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_942831590[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.445     4.850    forLoop_idx_0_942831590[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_942831590[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_942831590[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.073ns  (logic 1.624ns (39.876%)  route 2.449ns (60.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.449     3.949    forLoop_idx_0_942831590[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.073 r  forLoop_idx_0_942831590[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.073    forLoop_idx_0_942831590[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_942831590[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.445     4.850    forLoop_idx_0_942831590[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_942831590[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_942831590[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 1.658ns (41.083%)  route 2.378ns (58.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.378     3.913    forLoop_idx_0_942831590[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.037 r  forLoop_idx_0_942831590[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.037    forLoop_idx_0_942831590[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_942831590[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.445     4.850    forLoop_idx_0_942831590[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_942831590[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.007ns  (logic 1.640ns (40.927%)  route 2.367ns (59.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.367     3.883    forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.007 r  forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.007    forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y8          FDRE                                         r  forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.444     4.849    forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.808ns  (logic 1.641ns (43.106%)  route 2.166ns (56.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.166     3.684    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.808 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.808    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X12Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.451     4.856    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_942831590[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.319ns (26.103%)  route 0.903ns (73.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.903     1.177    forLoop_idx_0_942831590[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  forLoop_idx_0_942831590[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.222    forLoop_idx_0_942831590[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_942831590[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.831     2.021    forLoop_idx_0_942831590[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_942831590[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.330ns (26.511%)  route 0.914ns (73.489%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.914     1.199    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X12Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.244 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.244    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X12Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.837     2.027    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_942831590[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.313ns (22.906%)  route 1.053ns (77.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.053     1.321    forLoop_idx_0_942831590[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.366 r  forLoop_idx_0_942831590[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.366    forLoop_idx_0_942831590[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_942831590[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.831     2.021    forLoop_idx_0_942831590[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_942831590[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.329ns (23.711%)  route 1.057ns (76.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.057     1.341    forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.386 r  forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.386    forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y8          FDRE                                         r  forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.831     2.021    forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  forLoop_idx_0_2078005722[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_942831590[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.347ns (24.835%)  route 1.049ns (75.165%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.049     1.351    forLoop_idx_0_942831590[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.396 r  forLoop_idx_0_942831590[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.396    forLoop_idx_0_942831590[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_942831590[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    forLoop_idx_0_942831590[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_942831590[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_942831590[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.341ns (24.384%)  route 1.059ns (75.616%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.059     1.355    forLoop_idx_0_942831590[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.400 r  forLoop_idx_0_942831590[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.400    forLoop_idx_0_942831590[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_942831590[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    forLoop_idx_0_942831590[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  forLoop_idx_0_942831590[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.327ns (23.239%)  route 1.080ns (76.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.080     1.362    forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.407 r  forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.407    forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.831     2.021    forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_2078005722[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.331ns (19.840%)  route 1.339ns (80.160%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.921     1.207    reset_cond/butt_reset_IBUF
    SLICE_X47Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.252 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.418     1.670    reset_cond/M_reset_cond_in
    SLICE_X53Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.828     2.018    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.731ns  (logic 0.331ns (19.139%)  route 1.400ns (80.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.921     1.207    reset_cond/butt_reset_IBUF
    SLICE_X47Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.252 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.479     1.731    reset_cond/M_reset_cond_in
    SLICE_X51Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.331ns (18.049%)  route 1.504ns (81.951%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.921     1.207    reset_cond/butt_reset_IBUF
    SLICE_X47Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.252 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.583     1.836    reset_cond/M_reset_cond_in
    SLICE_X54Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





