{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556973118480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556973118481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 21:31:58 2019 " "Processing started: Sat May 04 21:31:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556973118481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556973118481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map simpleALU -c simpleALU --generate_functional_sim_netlist " "Command: quartus_map simpleALU -c simpleALU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556973118481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556973118912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitxor-dataflow " "Found design unit 1: fourbitxor-dataflow" {  } { { "fourbitxor.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitxor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119330 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitxor " "Found entity 1: fourbitxor" {  } { { "fourbitxor.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitxor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556973119330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitor-dataflow " "Found design unit 1: fourbitor-dataflow" {  } { { "fourbitor.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119334 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitor " "Found entity 1: fourbitor" {  } { { "fourbitor.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556973119334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitand-dataflow " "Found design unit 1: fourbitand-dataflow" {  } { { "fourbitand.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitand.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119338 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitand " "Found entity 1: fourbitand" {  } { { "fourbitand.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fourbitand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556973119338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_Gate-Behavioral " "Found design unit 1: OR_Gate-Behavioral" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/OR_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119341 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_Gate " "Found entity 1: OR_Gate" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/OR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556973119341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-Dataflow " "Found design unit 1: half_adder-Dataflow" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119344 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556973119344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Structural " "Found design unit 1: full_adder-Structural" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119349 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556973119349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplealu_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simplealu_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simpleALU_BDF " "Found entity 1: simpleALU_BDF" {  } { { "simpleALU_BDF.bdf" "" { Schematic "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556973119354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplealu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simplealu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simpleALU-simple " "Found design unit 1: simpleALU-simple" {  } { { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119360 ""} { "Info" "ISGN_ENTITY_NAME" "1 simpleALU " "Found entity 1: simpleALU" {  } { { "simpleALU.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556973119360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fouror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fouror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fouror-dataflow " "Found design unit 1: fouror-dataflow" {  } { { "fouror.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fouror.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119364 ""} { "Info" "ISGN_ENTITY_NAME" "1 fouror " "Found entity 1: fouror" {  } { { "fouror.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fouror.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556973119364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fivebitand-dataflow " "Found design unit 1: fivebitand-dataflow" {  } { { "fivebitand.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fivebitand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119368 ""} { "Info" "ISGN_ENTITY_NAME" "1 fivebitand " "Found entity 1: fivebitand" {  } { { "fivebitand.vhd" "" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/fivebitand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556973119368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556973119368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simpleALU " "Elaborating entity \"simpleALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556973119406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder half_adder:plus0 " "Elaborating entity \"half_adder\" for hierarchy \"half_adder:plus0\"" {  } { { "simpleALU.vhd" "plus0" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556973119414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:plus1 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:plus1\"" {  } { { "simpleALU.vhd" "plus1" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556973119417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_Gate full_adder:plus1\|OR_Gate:org " "Elaborating entity \"OR_Gate\" for hierarchy \"full_adder:plus1\|OR_Gate:org\"" {  } { { "full_adder.vhd" "org" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/full_adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556973119421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fivebitand fivebitand:suband " "Elaborating entity \"fivebitand\" for hierarchy \"fivebitand:suband\"" {  } { { "simpleALU.vhd" "suband" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556973119431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitor fourbitor:orgate " "Elaborating entity \"fourbitor\" for hierarchy \"fourbitor:orgate\"" {  } { { "simpleALU.vhd" "orgate" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556973119433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitand fourbitand:andgate " "Elaborating entity \"fourbitand\" for hierarchy \"fourbitand:andgate\"" {  } { { "simpleALU.vhd" "andgate" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556973119436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitxor fourbitxor:xorgate " "Elaborating entity \"fourbitxor\" for hierarchy \"fourbitxor:xorgate\"" {  } { { "simpleALU.vhd" "xorgate" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556973119439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fouror fouror:orfourbit0 " "Elaborating entity \"fouror\" for hierarchy \"fouror:orfourbit0\"" {  } { { "simpleALU.vhd" "orfourbit0" { Text "D:/VHDL/4_15_ex022_simpleALU/simpleALU.sw/simpleALU.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556973119441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556973119562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 21:31:59 2019 " "Processing ended: Sat May 04 21:31:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556973119562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556973119562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556973119562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556973119562 ""}
