# PCILeechFWGenerator Overlay Refactoring Plan

## Objective
Convert from a full firmware generator to a **minimal overlay generator** that produces only device-specific configuration files to be integrated with the upstream pcileech-fpga repository.

## Current State (Problems)
- âŒ Generating full SystemVerilog modules that duplicate pcileech-fpga upstream
- âŒ Templates for bar_controller, fifo, tlp processors exist both here and upstream
- âŒ Bloated codebase with unnecessary generation logic
- âŒ Not aligned with stated goal: "overlay config space from live device"

## Target State (Solution)
- âœ… Generate **ONLY** device-specific overlay files:
  - `pcileech_cfgspace.coe` (donor device config space)
  - `pcileech_cfgspace_writemask.coe` (write protection masks)
  - Device-specific parameters/defines
- âœ… Generate TCL scripts that reference upstream pcileech-fpga sources
- âœ… Copy/symlink upstream sources into build directory
- âœ… Minimal, focused codebase

---

## Phase 1: Cleanup - Remove Unnecessary SV Templates âœ‚ï¸

### Templates to DELETE (exist in pcileech-fpga upstream):
```
src/templates/sv/
â”œâ”€â”€ bar_controller.sv.j2                    âŒ DELETE
â”œâ”€â”€ basic_bar_controller.sv.j2              âŒ DELETE
â”œâ”€â”€ cfg_shadow.sv.j2                        âŒ DELETE
â”œâ”€â”€ pcileech_fifo.sv.j2                     âŒ DELETE
â”œâ”€â”€ pcileech_tlps128_bar_controller.sv.j2   âŒ DELETE
â”œâ”€â”€ top_level_wrapper.sv.j2                 âŒ DELETE
â”œâ”€â”€ main_module.sv.j2                       âŒ DELETE (if duplicates upstream)
â”œâ”€â”€ advanced_controller.sv.j2               âŒ DELETE (use upstream logic)
â””â”€â”€ clock_crossing.sv.j2                    âŒ DELETE (use upstream)
```

### Templates to KEEP (device-specific overlays):
```
src/templates/sv/
â”œâ”€â”€ pcileech_cfgspace.coe.j2                âœ… KEEP (device-specific)
â”œâ”€â”€ pcileech_header.svh.j2                  âœ… KEEP (device parameters)
â”œâ”€â”€ device_config.sv.j2                     âœ… REVIEW (if truly device-specific)
â”œâ”€â”€ pcie_endpoint_defines.sv.j2             âœ… KEEP (device parameters)
â””â”€â”€ components/
    â””â”€â”€ (device-specific parameter modules only)
```

---

## Phase 2: Refactor Core Modules ğŸ”§

### 2.1 Update `sv_module_generator.py`
**Current**: Generates full SV modules
**New**: Generates only overlay configuration files

Changes:
- Remove `_generate_core_pcileech_modules()` - no longer needed
- Remove `_generate_advanced_controller()` - use upstream
- Keep `_generate_config_space_coe()` - this is device-specific
- Add `_generate_writemask_coe()` - device-specific write protection
- Simplify to focus on `.coe` file generation only

### 2.2 Update `systemverilog_generator.py`
**Current**: Orchestrates full module generation
**New**: Orchestrates overlay generation

Changes:
- Rename `generate_modules()` â†’ `generate_overlay_files()`
- Remove module generation logic
- Focus on generating `.coe` files with donor device data
- Remove `generate_pcileech_modules()` - no longer generating modules
- Keep context building for donor device parameters

### 2.3 Update `tcl_builder.py`
**Current**: Generates TCL scripts for generated SV files
**New**: Generates TCL scripts that reference upstream pcileech-fpga

Changes:
- Update source file lists to point to `lib/voltcyclone-fpga/BOARD/src/`
- Add logic to copy/reference upstream sources
- Update project setup to include upstream IP cores
- Modify templates to reference correct paths

### 2.4 Update `pcileech_generator.py`
**Current**: Orchestrates full firmware generation
**New**: Orchestrates overlay generation + upstream integration

Changes:
- Remove SystemVerilog module generation calls
- Focus on generating `.coe` files
- Add logic to copy upstream pcileech-fpga sources
- Update save logic to output overlay files only
- Keep VFIO scanning and donor device profiling

### 2.5 Update `file_manager.py`
**Current**: Manages all generated files
**New**: Manages overlay files + upstream source integration

Changes:
- Remove SV module writing logic
- Add logic to copy upstream sources from submodule
- Create overlay-specific output structure
- Update validation to check overlay + upstream integration

---

## Phase 3: Update Templates ğŸ“

### 3.1 TCL Templates
Update to reference upstream sources:

```tcl
# OLD (generated files):
add_files -norecurse {
    pcileech_fifo.sv
    pcileech_bar_controller.sv
    cfg_shadow.sv
}

# NEW (upstream + overlay):
add_files -norecurse {
    ../lib/voltcyclone-fpga/pciescreamer/src/pcileech_fifo.sv
    ../lib/voltcyclone-fpga/pciescreamer/src/pcileech_pcie_cfg_a7.sv
    ../lib/voltcyclone-fpga/pciescreamer/src/pcileech_pcie_cfgspace_shadow.sv
}

# Add device-specific overlay
add_files -norecurse {
    ip/pcileech_cfgspace.coe
    ip/pcileech_cfgspace_writemask.coe
}
```

### 3.2 Keep Only Essential SV Templates
- `pcileech_cfgspace.coe.j2` - Config space data
- `pcileech_header.svh.j2` - Device-specific parameters
- Device-specific defines/parameters only

---

## Phase 4: Update Tests ğŸ§ª

### Tests to UPDATE:
- `test_systemverilog_generator.py` - Test overlay generation, not modules
- `test_sv_module_generator.py` - Test .coe generation, not SV modules
- `test_tcl_builder.py` - Test upstream source references
- `test_pcileech_generator.py` - Test overlay + integration workflow
- `test_file_manager.py` - Test overlay file structure

### Tests to REMOVE:
- Tests for deleted SV module generation
- Tests for duplicate functionality

### Tests to ADD:
- Test upstream source discovery
- Test overlay + upstream integration
- Test .coe file validation
- Test end-to-end overlay workflow

---

## Phase 5: Documentation Updates ğŸ“š

### Documentation to UPDATE:
- README.md - Explain new overlay-only approach
- site/docs/architecture.md - Update architecture diagrams
- site/docs/template-reference.md - Remove deleted templates
- site/docs/usage.md - Update workflow examples

### New Documentation:
- site/docs/overlay-integration.md - How overlays work with upstream
- site/docs/upstream-sources.md - PCILeech-FPGA integration guide

---

## Output Structure (Final)

```
output/pciescreamer_8086_1234/
â”œâ”€â”€ ip/
â”‚   â”œâ”€â”€ pcileech_cfgspace.coe          â† Generated (donor-specific)
â”‚   â””â”€â”€ pcileech_cfgspace_writemask.coe â† Generated (donor-specific)
â”œâ”€â”€ src/                                â† Copied from upstream
â”‚   â”œâ”€â”€ pcileech_fifo.sv
â”‚   â”œâ”€â”€ pcileech_pcie_cfg_a7.sv
â”‚   â”œâ”€â”€ pcileech_pcie_cfgspace_shadow.sv
â”‚   â”œâ”€â”€ pcileech_pcie_tlp_a7.sv
â”‚   â”œâ”€â”€ pcileech_com.sv
â”‚   â”œâ”€â”€ pcileech_ft601.sv
â”‚   â”œâ”€â”€ pcileech_mux.sv
â”‚   â””â”€â”€ pcileech_pciescreamer_top.sv
â”œâ”€â”€ constraints/                        â† Copied from upstream
â”‚   â””â”€â”€ pcileech_pciescreamer.xdc
â”œâ”€â”€ tcl/
â”‚   â”œâ”€â”€ vivado_generate_project.tcl    â† Generated (references upstream + overlay)
â”‚   â””â”€â”€ vivado_build.tcl               â† Generated (build automation)
â””â”€â”€ metadata.json                       â† Generation metadata
```

---

## Benefits of This Approach âœ¨

1. **Minimal Generation** - Only generate what's truly device-specific
2. **Upstream Compatibility** - Always use latest pcileech-fpga code
3. **Reduced Maintenance** - No duplicate module implementations
4. **Clearer Purpose** - Tool does exactly what it says: overlays config space
5. **Easier Updates** - Just update submodule to get latest upstream
6. **Smaller Codebase** - Remove thousands of lines of unnecessary code

---

## Migration Strategy ğŸš€

### Step-by-step execution:
1. âœ… Create this plan document
2. â³ Delete unnecessary SV templates
3. â³ Refactor sv_module_generator.py
4. â³ Refactor systemverilog_generator.py  
5. â³ Update tcl_builder.py
6. â³ Update pcileech_generator.py
7. â³ Update file_manager.py
8. â³ Update TCL templates
9. â³ Update/fix all tests
10. â³ Update documentation
11. â³ Validate end-to-end workflow

### Rollback Strategy:
- This refactoring is on `git-refactor` branch
- Can revert entire branch if needed
- Keep commits atomic for selective reverts

---

## Success Criteria âœ…

- [ ] No duplicate SV module generation (use upstream only)
- [ ] Only .coe files and parameters are generated
- [ ] TCL scripts correctly reference upstream sources
- [ ] All tests pass with new overlay-only approach
- [ ] End-to-end workflow: scan â†’ generate overlay â†’ build with upstream
- [ ] Documentation clearly explains overlay approach
- [ ] Codebase is significantly smaller and focused
