
STM32F4_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006680  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08006808  08006808  0000e808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  0800680c  0800680c  0000e80c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000024  20000000  08006810  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          0000c980  20000028  20000028  00010028  2**3
                  ALLOC
  6 ._user_heap_stack 00000400  2000c9a8  2000c9a8  00010028  2**0
                  ALLOC
  7 .ARM.attributes 0000002d  00000000  00000000  00010024  2**0
                  CONTENTS, READONLY
  8 .debug_abbrev 00004084  00000000  00000000  00010051  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00016bba  00000000  00000000  000140d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000aadc  00000000  00000000  0002ac8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00009d36  00000000  00000000  0003576b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00004143  00000000  00000000  0003f4a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 000021d5  00000000  00000000  000435e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001b98  00000000  00000000  000457c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000018a0  00000000  00000000  00047358  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00008129  00000000  00000000  00048bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000002a  00000000  00000000  00050d21  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000055a4  00000000  00000000  00050d4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	f240 0328 	movw	r3, #40	; 0x28
 800018c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000190:	781a      	ldrb	r2, [r3, #0]
 8000192:	b90a      	cbnz	r2, 8000198 <__do_global_dtors_aux+0x10>
 8000194:	2001      	movs	r0, #1
 8000196:	7018      	strb	r0, [r3, #0]
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop

0800019c <frame_dummy>:
 800019c:	f240 0024 	movw	r0, #36	; 0x24
 80001a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001a4:	b508      	push	{r3, lr}
 80001a6:	6803      	ldr	r3, [r0, #0]
 80001a8:	b12b      	cbz	r3, 80001b6 <frame_dummy+0x1a>
 80001aa:	f240 0300 	movw	r3, #0
 80001ae:	f2c0 0300 	movt	r3, #0
 80001b2:	b103      	cbz	r3, 80001b6 <frame_dummy+0x1a>
 80001b4:	4798      	blx	r3
 80001b6:	bd08      	pop	{r3, pc}

080001b8 <__libc_init_array>:
 80001b8:	b570      	push	{r4, r5, r6, lr}
 80001ba:	f646 0608 	movw	r6, #26632	; 0x6808
 80001be:	f646 0508 	movw	r5, #26632	; 0x6808
 80001c2:	f6c0 0600 	movt	r6, #2048	; 0x800
 80001c6:	f6c0 0500 	movt	r5, #2048	; 0x800
 80001ca:	1b76      	subs	r6, r6, r5
 80001cc:	10b6      	asrs	r6, r6, #2
 80001ce:	d006      	beq.n	80001de <__libc_init_array+0x26>
 80001d0:	2400      	movs	r4, #0
 80001d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80001d6:	3401      	adds	r4, #1
 80001d8:	4798      	blx	r3
 80001da:	42a6      	cmp	r6, r4
 80001dc:	d1f9      	bne.n	80001d2 <__libc_init_array+0x1a>
 80001de:	f646 060c 	movw	r6, #26636	; 0x680c
 80001e2:	f646 0508 	movw	r5, #26632	; 0x6808
 80001e6:	f6c0 0600 	movt	r6, #2048	; 0x800
 80001ea:	f6c0 0500 	movt	r5, #2048	; 0x800
 80001ee:	1b76      	subs	r6, r6, r5
 80001f0:	f006 fafe 	bl	80067f0 <_init>
 80001f4:	10b6      	asrs	r6, r6, #2
 80001f6:	d006      	beq.n	8000206 <__libc_init_array+0x4e>
 80001f8:	2400      	movs	r4, #0
 80001fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80001fe:	3401      	adds	r4, #1
 8000200:	4798      	blx	r3
 8000202:	42a6      	cmp	r6, r4
 8000204:	d1f9      	bne.n	80001fa <__libc_init_array+0x42>
 8000206:	bd70      	pop	{r4, r5, r6, pc}

08000208 <memcmp>:
 8000208:	2a03      	cmp	r2, #3
 800020a:	b470      	push	{r4, r5, r6}
 800020c:	4604      	mov	r4, r0
 800020e:	460d      	mov	r5, r1
 8000210:	d926      	bls.n	8000260 <memcmp+0x58>
 8000212:	ea41 0300 	orr.w	r3, r1, r0
 8000216:	f013 0f03 	tst.w	r3, #3
 800021a:	d013      	beq.n	8000244 <memcmp+0x3c>
 800021c:	7820      	ldrb	r0, [r4, #0]
 800021e:	782b      	ldrb	r3, [r5, #0]
 8000220:	4298      	cmp	r0, r3
 8000222:	bf08      	it	eq
 8000224:	4629      	moveq	r1, r5
 8000226:	d006      	beq.n	8000236 <memcmp+0x2e>
 8000228:	e01e      	b.n	8000268 <memcmp+0x60>
 800022a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800022e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8000232:	4298      	cmp	r0, r3
 8000234:	d118      	bne.n	8000268 <memcmp+0x60>
 8000236:	2a01      	cmp	r2, #1
 8000238:	f102 32ff 	add.w	r2, r2, #4294967295
 800023c:	d1f5      	bne.n	800022a <memcmp+0x22>
 800023e:	2000      	movs	r0, #0
 8000240:	bc70      	pop	{r4, r5, r6}
 8000242:	4770      	bx	lr
 8000244:	460b      	mov	r3, r1
 8000246:	4604      	mov	r4, r0
 8000248:	f851 5b04 	ldr.w	r5, [r1], #4
 800024c:	f850 6b04 	ldr.w	r6, [r0], #4
 8000250:	42ae      	cmp	r6, r5
 8000252:	d104      	bne.n	800025e <memcmp+0x56>
 8000254:	3a04      	subs	r2, #4
 8000256:	4604      	mov	r4, r0
 8000258:	2a03      	cmp	r2, #3
 800025a:	460b      	mov	r3, r1
 800025c:	d8f2      	bhi.n	8000244 <memcmp+0x3c>
 800025e:	461d      	mov	r5, r3
 8000260:	4610      	mov	r0, r2
 8000262:	2a00      	cmp	r2, #0
 8000264:	d1da      	bne.n	800021c <memcmp+0x14>
 8000266:	e7eb      	b.n	8000240 <memcmp+0x38>
 8000268:	1ac0      	subs	r0, r0, r3
 800026a:	e7e9      	b.n	8000240 <memcmp+0x38>

0800026c <memcpy>:
 800026c:	2a03      	cmp	r2, #3
 800026e:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000272:	d809      	bhi.n	8000288 <memcpy+0x1c>
 8000274:	b12a      	cbz	r2, 8000282 <memcpy+0x16>
 8000276:	2300      	movs	r3, #0
 8000278:	5ccc      	ldrb	r4, [r1, r3]
 800027a:	54c4      	strb	r4, [r0, r3]
 800027c:	3301      	adds	r3, #1
 800027e:	4293      	cmp	r3, r2
 8000280:	d1fa      	bne.n	8000278 <memcpy+0xc>
 8000282:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000286:	4770      	bx	lr
 8000288:	460b      	mov	r3, r1
 800028a:	1882      	adds	r2, r0, r2
 800028c:	4601      	mov	r1, r0
 800028e:	e003      	b.n	8000298 <memcpy+0x2c>
 8000290:	7824      	ldrb	r4, [r4, #0]
 8000292:	3301      	adds	r3, #1
 8000294:	f801 4b01 	strb.w	r4, [r1], #1
 8000298:	f011 0f03 	tst.w	r1, #3
 800029c:	461c      	mov	r4, r3
 800029e:	d1f7      	bne.n	8000290 <memcpy+0x24>
 80002a0:	f013 0503 	ands.w	r5, r3, #3
 80002a4:	d05d      	beq.n	8000362 <memcpy+0xf6>
 80002a6:	426e      	negs	r6, r5
 80002a8:	f1c5 0c04 	rsb	ip, r5, #4
 80002ac:	00ed      	lsls	r5, r5, #3
 80002ae:	599b      	ldr	r3, [r3, r6]
 80002b0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80002b4:	e008      	b.n	80002c8 <memcpy+0x5c>
 80002b6:	3404      	adds	r4, #4
 80002b8:	59a7      	ldr	r7, [r4, r6]
 80002ba:	463b      	mov	r3, r7
 80002bc:	fa07 f70c 	lsl.w	r7, r7, ip
 80002c0:	ea48 0707 	orr.w	r7, r8, r7
 80002c4:	f841 7b04 	str.w	r7, [r1], #4
 80002c8:	1a57      	subs	r7, r2, r1
 80002ca:	fa23 f805 	lsr.w	r8, r3, r5
 80002ce:	2f03      	cmp	r7, #3
 80002d0:	dcf1      	bgt.n	80002b6 <memcpy+0x4a>
 80002d2:	e003      	b.n	80002dc <memcpy+0x70>
 80002d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80002d8:	f801 3b01 	strb.w	r3, [r1], #1
 80002dc:	428a      	cmp	r2, r1
 80002de:	d8f9      	bhi.n	80002d4 <memcpy+0x68>
 80002e0:	e7cf      	b.n	8000282 <memcpy+0x16>
 80002e2:	f853 4c40 	ldr.w	r4, [r3, #-64]
 80002e6:	f841 4c40 	str.w	r4, [r1, #-64]
 80002ea:	f853 4c3c 	ldr.w	r4, [r3, #-60]
 80002ee:	f841 4c3c 	str.w	r4, [r1, #-60]
 80002f2:	f853 4c38 	ldr.w	r4, [r3, #-56]
 80002f6:	f841 4c38 	str.w	r4, [r1, #-56]
 80002fa:	f853 4c34 	ldr.w	r4, [r3, #-52]
 80002fe:	f841 4c34 	str.w	r4, [r1, #-52]
 8000302:	f853 4c30 	ldr.w	r4, [r3, #-48]
 8000306:	f841 4c30 	str.w	r4, [r1, #-48]
 800030a:	f853 4c2c 	ldr.w	r4, [r3, #-44]
 800030e:	f841 4c2c 	str.w	r4, [r1, #-44]
 8000312:	f853 4c28 	ldr.w	r4, [r3, #-40]
 8000316:	f841 4c28 	str.w	r4, [r1, #-40]
 800031a:	f853 4c24 	ldr.w	r4, [r3, #-36]
 800031e:	f841 4c24 	str.w	r4, [r1, #-36]
 8000322:	f853 4c20 	ldr.w	r4, [r3, #-32]
 8000326:	f841 4c20 	str.w	r4, [r1, #-32]
 800032a:	f853 4c1c 	ldr.w	r4, [r3, #-28]
 800032e:	f841 4c1c 	str.w	r4, [r1, #-28]
 8000332:	f853 4c18 	ldr.w	r4, [r3, #-24]
 8000336:	f841 4c18 	str.w	r4, [r1, #-24]
 800033a:	f853 4c14 	ldr.w	r4, [r3, #-20]
 800033e:	f841 4c14 	str.w	r4, [r1, #-20]
 8000342:	f853 4c10 	ldr.w	r4, [r3, #-16]
 8000346:	f841 4c10 	str.w	r4, [r1, #-16]
 800034a:	f853 4c0c 	ldr.w	r4, [r3, #-12]
 800034e:	f841 4c0c 	str.w	r4, [r1, #-12]
 8000352:	f853 4c08 	ldr.w	r4, [r3, #-8]
 8000356:	f841 4c08 	str.w	r4, [r1, #-8]
 800035a:	f853 4c04 	ldr.w	r4, [r3, #-4]
 800035e:	f841 4c04 	str.w	r4, [r1, #-4]
 8000362:	1a56      	subs	r6, r2, r1
 8000364:	461d      	mov	r5, r3
 8000366:	460c      	mov	r4, r1
 8000368:	3340      	adds	r3, #64	; 0x40
 800036a:	3140      	adds	r1, #64	; 0x40
 800036c:	2e3f      	cmp	r6, #63	; 0x3f
 800036e:	dcb8      	bgt.n	80002e2 <memcpy+0x76>
 8000370:	462b      	mov	r3, r5
 8000372:	e00f      	b.n	8000394 <memcpy+0x128>
 8000374:	f853 1c10 	ldr.w	r1, [r3, #-16]
 8000378:	f844 1c10 	str.w	r1, [r4, #-16]
 800037c:	f853 1c0c 	ldr.w	r1, [r3, #-12]
 8000380:	f844 1c0c 	str.w	r1, [r4, #-12]
 8000384:	f853 1c08 	ldr.w	r1, [r3, #-8]
 8000388:	f844 1c08 	str.w	r1, [r4, #-8]
 800038c:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8000390:	f844 1c04 	str.w	r1, [r4, #-4]
 8000394:	1b16      	subs	r6, r2, r4
 8000396:	4621      	mov	r1, r4
 8000398:	461d      	mov	r5, r3
 800039a:	3410      	adds	r4, #16
 800039c:	3310      	adds	r3, #16
 800039e:	2e0f      	cmp	r6, #15
 80003a0:	dce8      	bgt.n	8000374 <memcpy+0x108>
 80003a2:	462b      	mov	r3, r5
 80003a4:	e002      	b.n	80003ac <memcpy+0x140>
 80003a6:	6824      	ldr	r4, [r4, #0]
 80003a8:	f841 4b04 	str.w	r4, [r1], #4
 80003ac:	1a55      	subs	r5, r2, r1
 80003ae:	461c      	mov	r4, r3
 80003b0:	2d03      	cmp	r5, #3
 80003b2:	f103 0304 	add.w	r3, r3, #4
 80003b6:	dcf6      	bgt.n	80003a6 <memcpy+0x13a>
 80003b8:	e790      	b.n	80002dc <memcpy+0x70>
 80003ba:	bf00      	nop

080003bc <memset>:
 80003bc:	2a03      	cmp	r2, #3
 80003be:	b2c9      	uxtb	r1, r1
 80003c0:	b470      	push	{r4, r5, r6}
 80003c2:	d808      	bhi.n	80003d6 <memset+0x1a>
 80003c4:	b12a      	cbz	r2, 80003d2 <memset+0x16>
 80003c6:	4603      	mov	r3, r0
 80003c8:	1812      	adds	r2, r2, r0
 80003ca:	f803 1b01 	strb.w	r1, [r3], #1
 80003ce:	4293      	cmp	r3, r2
 80003d0:	d1fb      	bne.n	80003ca <memset+0xe>
 80003d2:	bc70      	pop	{r4, r5, r6}
 80003d4:	4770      	bx	lr
 80003d6:	1882      	adds	r2, r0, r2
 80003d8:	4604      	mov	r4, r0
 80003da:	e001      	b.n	80003e0 <memset+0x24>
 80003dc:	f804 1b01 	strb.w	r1, [r4], #1
 80003e0:	f014 0f03 	tst.w	r4, #3
 80003e4:	d1fa      	bne.n	80003dc <memset+0x20>
 80003e6:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
 80003ea:	fb03 f301 	mul.w	r3, r3, r1
 80003ee:	e01f      	b.n	8000430 <memset+0x74>
 80003f0:	f844 3c40 	str.w	r3, [r4, #-64]
 80003f4:	f844 3c3c 	str.w	r3, [r4, #-60]
 80003f8:	f844 3c38 	str.w	r3, [r4, #-56]
 80003fc:	f844 3c34 	str.w	r3, [r4, #-52]
 8000400:	f844 3c30 	str.w	r3, [r4, #-48]
 8000404:	f844 3c2c 	str.w	r3, [r4, #-44]
 8000408:	f844 3c28 	str.w	r3, [r4, #-40]
 800040c:	f844 3c24 	str.w	r3, [r4, #-36]
 8000410:	f844 3c20 	str.w	r3, [r4, #-32]
 8000414:	f844 3c1c 	str.w	r3, [r4, #-28]
 8000418:	f844 3c18 	str.w	r3, [r4, #-24]
 800041c:	f844 3c14 	str.w	r3, [r4, #-20]
 8000420:	f844 3c10 	str.w	r3, [r4, #-16]
 8000424:	f844 3c0c 	str.w	r3, [r4, #-12]
 8000428:	f844 3c08 	str.w	r3, [r4, #-8]
 800042c:	f844 3c04 	str.w	r3, [r4, #-4]
 8000430:	1b16      	subs	r6, r2, r4
 8000432:	4625      	mov	r5, r4
 8000434:	3440      	adds	r4, #64	; 0x40
 8000436:	2e3f      	cmp	r6, #63	; 0x3f
 8000438:	dcda      	bgt.n	80003f0 <memset+0x34>
 800043a:	462c      	mov	r4, r5
 800043c:	e007      	b.n	800044e <memset+0x92>
 800043e:	f844 3c10 	str.w	r3, [r4, #-16]
 8000442:	f844 3c0c 	str.w	r3, [r4, #-12]
 8000446:	f844 3c08 	str.w	r3, [r4, #-8]
 800044a:	f844 3c04 	str.w	r3, [r4, #-4]
 800044e:	1b16      	subs	r6, r2, r4
 8000450:	4625      	mov	r5, r4
 8000452:	3410      	adds	r4, #16
 8000454:	2e0f      	cmp	r6, #15
 8000456:	dcf2      	bgt.n	800043e <memset+0x82>
 8000458:	e001      	b.n	800045e <memset+0xa2>
 800045a:	f845 3b04 	str.w	r3, [r5], #4
 800045e:	1b54      	subs	r4, r2, r5
 8000460:	2c03      	cmp	r4, #3
 8000462:	dcfa      	bgt.n	800045a <memset+0x9e>
 8000464:	e001      	b.n	800046a <memset+0xae>
 8000466:	f805 1b01 	strb.w	r1, [r5], #1
 800046a:	4295      	cmp	r5, r2
 800046c:	d3fb      	bcc.n	8000466 <memset+0xaa>
 800046e:	e7b0      	b.n	80003d2 <memset+0x16>

08000470 <strncpy>:
 8000470:	ea41 0300 	orr.w	r3, r1, r0
 8000474:	f013 0f03 	tst.w	r3, #3
 8000478:	460b      	mov	r3, r1
 800047a:	b470      	push	{r4, r5, r6}
 800047c:	bf14      	ite	ne
 800047e:	2400      	movne	r4, #0
 8000480:	2401      	moveq	r4, #1
 8000482:	2a03      	cmp	r2, #3
 8000484:	bf94      	ite	ls
 8000486:	2400      	movls	r4, #0
 8000488:	f004 0401 	andhi.w	r4, r4, #1
 800048c:	4605      	mov	r5, r0
 800048e:	b9d4      	cbnz	r4, 80004c6 <strncpy+0x56>
 8000490:	b1ba      	cbz	r2, 80004c2 <strncpy+0x52>
 8000492:	780e      	ldrb	r6, [r1, #0]
 8000494:	462b      	mov	r3, r5
 8000496:	3a01      	subs	r2, #1
 8000498:	f803 6b01 	strb.w	r6, [r3], #1
 800049c:	b156      	cbz	r6, 80004b4 <strncpy+0x44>
 800049e:	1cac      	adds	r4, r5, #2
 80004a0:	b17a      	cbz	r2, 80004c2 <strncpy+0x52>
 80004a2:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 80004a6:	4623      	mov	r3, r4
 80004a8:	3a01      	subs	r2, #1
 80004aa:	f804 5c01 	strb.w	r5, [r4, #-1]
 80004ae:	3401      	adds	r4, #1
 80004b0:	2d00      	cmp	r5, #0
 80004b2:	d1f5      	bne.n	80004a0 <strncpy+0x30>
 80004b4:	b12a      	cbz	r2, 80004c2 <strncpy+0x52>
 80004b6:	189a      	adds	r2, r3, r2
 80004b8:	2100      	movs	r1, #0
 80004ba:	f803 1b01 	strb.w	r1, [r3], #1
 80004be:	4293      	cmp	r3, r2
 80004c0:	d1fb      	bne.n	80004ba <strncpy+0x4a>
 80004c2:	bc70      	pop	{r4, r5, r6}
 80004c4:	4770      	bx	lr
 80004c6:	4619      	mov	r1, r3
 80004c8:	f853 4b04 	ldr.w	r4, [r3], #4
 80004cc:	f1a4 3601 	sub.w	r6, r4, #16843009	; 0x1010101
 80004d0:	ea26 0604 	bic.w	r6, r6, r4
 80004d4:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
 80004d8:	d1da      	bne.n	8000490 <strncpy+0x20>
 80004da:	3a04      	subs	r2, #4
 80004dc:	f845 4b04 	str.w	r4, [r5], #4
 80004e0:	2a03      	cmp	r2, #3
 80004e2:	4619      	mov	r1, r3
 80004e4:	d8ef      	bhi.n	80004c6 <strncpy+0x56>
 80004e6:	e7d3      	b.n	8000490 <strncpy+0x20>

080004e8 <prvSetupHardware>:
#include "stm32f4_discovery.h"


/*-----------------------------------------------------------*/
void prvSetupHardware( void )
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
	/* Set the Vector Table base address at 0x08000000 */
	NVIC_SetVectorTable( NVIC_VectTab_FLASH, 0x0 );
 80004ec:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	f000 fc72 	bl	8000ddc <NVIC_SetVectorTable>
	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 80004f8:	f44f 7040 	mov.w	r0, #768	; 0x300
 80004fc:	f000 fbf0 	bl	8000ce0 <NVIC_PriorityGroupConfig>

	/* Configure LED IOs as output push-pull */
    /* Initialize LEDs on STM32F4_Discovery board */
	prvLED_Config(GPIO);
 8000500:	f04f 0000 	mov.w	r0, #0
 8000504:	f000 f80a 	bl	800051c <prvLED_Config>
	/* Configure User button pin (PA0) as external interrupt -> modes switching */
	STM_EVAL_PBInit(BUTTON_USER, BUTTON_MODE_EXTI);
 8000508:	f04f 0000 	mov.w	r0, #0
 800050c:	f04f 0101 	mov.w	r1, #1
 8000510:	f000 fa86 	bl	8000a20 <STM_EVAL_PBInit>

	/* Configuration of Timer4 to control LEDs based on MEMS data */
	prvTIM4_Config();
 8000514:	f000 f854 	bl	80005c0 <prvTIM4_Config>

	/* Configure LIS302 in order to produce data used for TIM4 reconfiguration and LED control */
	//prvMEMS_Config();
}
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop

0800051c <prvLED_Config>:

void prvLED_Config(char state)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b084      	sub	sp, #16
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  /* GPIOD Periph clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8000526:	f04f 0020 	mov.w	r0, #32
 800052a:	f04f 0101 	mov.w	r1, #1
 800052e:	f000 feed 	bl	800130c <RCC_AHB1PeriphClockCmd>
  /* Configure PF6, PF7, PF8 and PF9 in output push-pull mode */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9;
 8000532:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000536:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000538:	f04f 0300 	mov.w	r3, #0
 800053c:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 800053e:	f04f 0303 	mov.w	r3, #3
 8000542:	737b      	strb	r3, [r7, #13]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000544:	f04f 0300 	mov.w	r3, #0
 8000548:	73fb      	strb	r3, [r7, #15]

  if(state==GPIO)
 800054a:	79fb      	ldrb	r3, [r7, #7]
 800054c:	2b00      	cmp	r3, #0
 800054e:	d109      	bne.n	8000564 <prvLED_Config+0x48>
  {
	  /* standard output pin */
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000550:	f04f 0301 	mov.w	r3, #1
 8000554:	733b      	strb	r3, [r7, #12]
	  GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000556:	f107 0308 	add.w	r3, r7, #8
 800055a:	4818      	ldr	r0, [pc, #96]	; (80005bc <prvLED_Config+0xa0>)
 800055c:	4619      	mov	r1, r3
 800055e:	f000 fddb 	bl	8001118 <GPIO_Init>
 8000562:	e027      	b.n	80005b4 <prvLED_Config+0x98>
  }
  else
  {
	  /*-------------------------- GPIO Configuration ----------------------------*/
	  /* GPIOD Configuration: Pins 6, 7, 8 and 9 in output push-pull - alternative mode */
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9;
 8000564:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000568:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800056a:	f04f 0302 	mov.w	r3, #2
 800056e:	733b      	strb	r3, [r7, #12]
	  GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000570:	f107 0308 	add.w	r3, r7, #8
 8000574:	4811      	ldr	r0, [pc, #68]	; (80005bc <prvLED_Config+0xa0>)
 8000576:	4619      	mov	r1, r3
 8000578:	f000 fdce 	bl	8001118 <GPIO_Init>

	  /* Connect TIM4 pins to AF2 */
	  GPIO_PinAFConfig(GPIOF, GPIO_PinSource6, GPIO_AF_TIM4);
 800057c:	480f      	ldr	r0, [pc, #60]	; (80005bc <prvLED_Config+0xa0>)
 800057e:	f04f 0106 	mov.w	r1, #6
 8000582:	f04f 0202 	mov.w	r2, #2
 8000586:	f000 fe6b 	bl	8001260 <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOF, GPIO_PinSource7, GPIO_AF_TIM4);
 800058a:	480c      	ldr	r0, [pc, #48]	; (80005bc <prvLED_Config+0xa0>)
 800058c:	f04f 0107 	mov.w	r1, #7
 8000590:	f04f 0202 	mov.w	r2, #2
 8000594:	f000 fe64 	bl	8001260 <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOF, GPIO_PinSource8, GPIO_AF_TIM4);
 8000598:	4808      	ldr	r0, [pc, #32]	; (80005bc <prvLED_Config+0xa0>)
 800059a:	f04f 0108 	mov.w	r1, #8
 800059e:	f04f 0202 	mov.w	r2, #2
 80005a2:	f000 fe5d 	bl	8001260 <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOF, GPIO_PinSource9, GPIO_AF_TIM4);
 80005a6:	4805      	ldr	r0, [pc, #20]	; (80005bc <prvLED_Config+0xa0>)
 80005a8:	f04f 0109 	mov.w	r1, #9
 80005ac:	f04f 0202 	mov.w	r2, #2
 80005b0:	f000 fe56 	bl	8001260 <GPIO_PinAFConfig>
  }
}
 80005b4:	f107 0710 	add.w	r7, r7, #16
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	40021400 	.word	0x40021400

080005c0 <prvTIM4_Config>:

void prvTIM4_Config(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b08a      	sub	sp, #40	; 0x28
 80005c4:	af00      	add	r7, sp, #0
  uint16_t PrescalerValue = 0;
 80005c6:	f04f 0300 	mov.w	r3, #0
 80005ca:	84fb      	strh	r3, [r7, #38]	; 0x26
  TIM_OCInitTypeDef  TIM_OCInitStructure;
  TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  /* --------------------------- System Clocks Configuration -----------------*/
  /* TIM4 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 80005cc:	f04f 0004 	mov.w	r0, #4
 80005d0:	f04f 0101 	mov.w	r1, #1
 80005d4:	f000 fede 	bl	8001394 <RCC_APB1PeriphClockCmd>
     function to update SystemCoreClock variable value. Otherwise, any configuration
     based on this variable will be incorrect.
  ----------------------------------------------------------------------- */

  /* Compute the prescaler value */
  PrescalerValue = (uint16_t) ((SystemCoreClock /2) / 2000) - 1;
 80005d8:	4b3c      	ldr	r3, [pc, #240]	; (80006cc <prvTIM4_Config+0x10c>)
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	4b3c      	ldr	r3, [pc, #240]	; (80006d0 <prvTIM4_Config+0x110>)
 80005de:	fba3 1302 	umull	r1, r3, r3, r2
 80005e2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80005e6:	b29b      	uxth	r3, r3
 80005e8:	f103 33ff 	add.w	r3, r3, #4294967295
 80005ec:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = TIM_ARR;
 80005ee:	f240 736c 	movw	r3, #1900	; 0x76c
 80005f2:	60bb      	str	r3, [r7, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 80005f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80005f6:	80bb      	strh	r3, [r7, #4]
  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80005f8:	f04f 0300 	mov.w	r3, #0
 80005fc:	81bb      	strh	r3, [r7, #12]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80005fe:	f04f 0300 	mov.w	r3, #0
 8000602:	80fb      	strh	r3, [r7, #6]
  TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8000604:	f107 0304 	add.w	r3, r7, #4
 8000608:	4832      	ldr	r0, [pc, #200]	; (80006d4 <prvTIM4_Config+0x114>)
 800060a:	4619      	mov	r1, r3
 800060c:	f000 ff54 	bl	80014b8 <TIM_TimeBaseInit>

  /* Enable TIM4 Preload register on ARR */
  TIM_ARRPreloadConfig(TIM4, ENABLE);
 8000610:	4830      	ldr	r0, [pc, #192]	; (80006d4 <prvTIM4_Config+0x114>)
 8000612:	f04f 0101 	mov.w	r1, #1
 8000616:	f000 ffbd 	bl	8001594 <TIM_ARRPreloadConfig>

  /* TIM PWM1 Mode configuration: Channel */
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800061a:	f04f 0360 	mov.w	r3, #96	; 0x60
 800061e:	823b      	strh	r3, [r7, #16]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000620:	f04f 0301 	mov.w	r3, #1
 8000624:	827b      	strh	r3, [r7, #18]
  TIM_OCInitStructure.TIM_Pulse = TIM_CCR;
 8000626:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800062a:	61bb      	str	r3, [r7, #24]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 800062c:	f04f 0300 	mov.w	r3, #0
 8000630:	83bb      	strh	r3, [r7, #28]

  /* Output Compare PWM1 Mode configuration: Channel1 */
  TIM_OC1Init(TIM4, &TIM_OCInitStructure);
 8000632:	f107 0310 	add.w	r3, r7, #16
 8000636:	4827      	ldr	r0, [pc, #156]	; (80006d4 <prvTIM4_Config+0x114>)
 8000638:	4619      	mov	r1, r3
 800063a:	f000 ffeb 	bl	8001614 <TIM_OC1Init>
  TIM_CCxCmd(TIM4, TIM_Channel_1, DISABLE);
 800063e:	4825      	ldr	r0, [pc, #148]	; (80006d4 <prvTIM4_Config+0x114>)
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	f04f 0200 	mov.w	r2, #0
 8000648:	f001 fa84 	bl	8001b54 <TIM_CCxCmd>

  TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 800064c:	4821      	ldr	r0, [pc, #132]	; (80006d4 <prvTIM4_Config+0x114>)
 800064e:	f04f 0108 	mov.w	r1, #8
 8000652:	f001 fa03 	bl	8001a5c <TIM_OC1PreloadConfig>

  /* Output Compare PWM1 Mode configuration: Channel2 */
  TIM_OC2Init(TIM4, &TIM_OCInitStructure);
 8000656:	f107 0310 	add.w	r3, r7, #16
 800065a:	481e      	ldr	r0, [pc, #120]	; (80006d4 <prvTIM4_Config+0x114>)
 800065c:	4619      	mov	r1, r3
 800065e:	f001 f85d 	bl	800171c <TIM_OC2Init>
  TIM_CCxCmd(TIM4, TIM_Channel_2, DISABLE);
 8000662:	481c      	ldr	r0, [pc, #112]	; (80006d4 <prvTIM4_Config+0x114>)
 8000664:	f04f 0104 	mov.w	r1, #4
 8000668:	f04f 0200 	mov.w	r2, #0
 800066c:	f001 fa72 	bl	8001b54 <TIM_CCxCmd>

  TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8000670:	4818      	ldr	r0, [pc, #96]	; (80006d4 <prvTIM4_Config+0x114>)
 8000672:	f04f 0108 	mov.w	r1, #8
 8000676:	f001 fa0f 	bl	8001a98 <TIM_OC2PreloadConfig>

  /* Output Compare PWM1 Mode configuration: Channel3 */
  TIM_OC3Init(TIM4, &TIM_OCInitStructure);
 800067a:	f107 0310 	add.w	r3, r7, #16
 800067e:	4815      	ldr	r0, [pc, #84]	; (80006d4 <prvTIM4_Config+0x114>)
 8000680:	4619      	mov	r1, r3
 8000682:	f001 f8e3 	bl	800184c <TIM_OC3Init>
  TIM_CCxCmd(TIM4, TIM_Channel_3, DISABLE);
 8000686:	4813      	ldr	r0, [pc, #76]	; (80006d4 <prvTIM4_Config+0x114>)
 8000688:	f04f 0108 	mov.w	r1, #8
 800068c:	f04f 0200 	mov.w	r2, #0
 8000690:	f001 fa60 	bl	8001b54 <TIM_CCxCmd>

  TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8000694:	480f      	ldr	r0, [pc, #60]	; (80006d4 <prvTIM4_Config+0x114>)
 8000696:	f04f 0108 	mov.w	r1, #8
 800069a:	f001 fa1d 	bl	8001ad8 <TIM_OC3PreloadConfig>

  /* Output Compare PWM1 Mode configuration: Channel4 */
  TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 800069e:	f107 0310 	add.w	r3, r7, #16
 80006a2:	480c      	ldr	r0, [pc, #48]	; (80006d4 <prvTIM4_Config+0x114>)
 80006a4:	4619      	mov	r1, r3
 80006a6:	f001 f967 	bl	8001978 <TIM_OC4Init>
  TIM_CCxCmd(TIM4, TIM_Channel_4, DISABLE);
 80006aa:	480a      	ldr	r0, [pc, #40]	; (80006d4 <prvTIM4_Config+0x114>)
 80006ac:	f04f 010c 	mov.w	r1, #12
 80006b0:	f04f 0200 	mov.w	r2, #0
 80006b4:	f001 fa4e 	bl	8001b54 <TIM_CCxCmd>

  TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 80006b8:	4806      	ldr	r0, [pc, #24]	; (80006d4 <prvTIM4_Config+0x114>)
 80006ba:	f04f 0108 	mov.w	r1, #8
 80006be:	f001 fa29 	bl	8001b14 <TIM_OC4PreloadConfig>
}
 80006c2:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000014 	.word	0x20000014
 80006d0:	10624dd3 	.word	0x10624dd3
 80006d4:	40000800 	.word	0x40000800

080006d8 <main>:
  * @brief  Main program.
  * @param  None
  * @retval None
  */
int main(void)
{ 
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af04      	add	r7, sp, #16
	/* create a pipe for MEMS->TIM4 data exchange */
	xQueue=xQueueCreate(1,queueSIZE*sizeof(uint8_t));
 80006de:	f04f 0001 	mov.w	r0, #1
 80006e2:	f04f 0106 	mov.w	r1, #6
 80006e6:	f004 f84d 	bl	8004784 <xQueueCreate>
 80006ea:	4602      	mov	r2, r0
 80006ec:	4b50      	ldr	r3, [pc, #320]	; (8000830 <main+0x158>)
 80006ee:	601a      	str	r2, [r3, #0]

	/* create semaphores... */
	vSemaphoreCreateBinary( xSemaphoreSW );
 80006f0:	f04f 0001 	mov.w	r0, #1
 80006f4:	f04f 0100 	mov.w	r1, #0
 80006f8:	f004 f844 	bl	8004784 <xQueueCreate>
 80006fc:	4602      	mov	r2, r0
 80006fe:	4b4d      	ldr	r3, [pc, #308]	; (8000834 <main+0x15c>)
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	4b4c      	ldr	r3, [pc, #304]	; (8000834 <main+0x15c>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d00a      	beq.n	8000720 <main+0x48>
 800070a:	4b4a      	ldr	r3, [pc, #296]	; (8000834 <main+0x15c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4618      	mov	r0, r3
 8000710:	f04f 0100 	mov.w	r1, #0
 8000714:	f04f 0200 	mov.w	r2, #0
 8000718:	f04f 0300 	mov.w	r3, #0
 800071c:	f004 f8a2 	bl	8004864 <xQueueGenericSend>

	/* ...and clean them up */
	if(xSemaphoreTake(xSemaphoreSW, ( portTickType ) 0) == pdTRUE)
 8000720:	4b44      	ldr	r3, [pc, #272]	; (8000834 <main+0x15c>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4618      	mov	r0, r3
 8000726:	f04f 0100 	mov.w	r1, #0
 800072a:	f04f 0200 	mov.w	r2, #0
 800072e:	f04f 0300 	mov.w	r3, #0
 8000732:	f004 f9ab 	bl	8004a8c <xQueueGenericReceive>
	{
	}

	/* initialize hardware... */
	prvSetupHardware();
 8000736:	f7ff fed7 	bl	80004e8 <prvSetupHardware>
	LCD_Initializtion();
 800073a:	f001 fbbf 	bl	8001ebc <LCD_Initializtion>

	LCD_Clear(Red);
 800073e:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8000742:	f003 fba9 	bl	8003e98 <LCD_Clear>
	GUI_Text(0,0,"Open207Z",White,Red);
 8000746:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800074a:	9300      	str	r3, [sp, #0]
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	f04f 0100 	mov.w	r1, #0
 8000754:	4a38      	ldr	r2, [pc, #224]	; (8000838 <main+0x160>)
 8000756:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800075a:	f003 fced 	bl	8004138 <GUI_Text>
	//LCD_Clear(Red);
	//GUI_Text(76,120,"Development Board V1.0",White,Red);

	/* Start the tasks defined within this file/specific to this demo. */
	xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED3", configMINIMAL_STACK_SIZE, (void *)LEDS[0],tskIDLE_PRIORITY, &xLED_Tasks[0] );
 800075e:	4b37      	ldr	r3, [pc, #220]	; (800083c <main+0x164>)
 8000760:	f04f 0200 	mov.w	r2, #0
 8000764:	9200      	str	r2, [sp, #0]
 8000766:	4a36      	ldr	r2, [pc, #216]	; (8000840 <main+0x168>)
 8000768:	9201      	str	r2, [sp, #4]
 800076a:	f04f 0200 	mov.w	r2, #0
 800076e:	9202      	str	r2, [sp, #8]
 8000770:	f04f 0200 	mov.w	r2, #0
 8000774:	9203      	str	r2, [sp, #12]
 8000776:	4833      	ldr	r0, [pc, #204]	; (8000844 <main+0x16c>)
 8000778:	4619      	mov	r1, r3
 800077a:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 800077e:	4b32      	ldr	r3, [pc, #200]	; (8000848 <main+0x170>)
 8000780:	f004 fb74 	bl	8004e6c <xTaskGenericCreate>
	xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED4", configMINIMAL_STACK_SIZE, (void *)LEDS[1],tskIDLE_PRIORITY, &xLED_Tasks[1] );
 8000784:	4a31      	ldr	r2, [pc, #196]	; (800084c <main+0x174>)
 8000786:	4b32      	ldr	r3, [pc, #200]	; (8000850 <main+0x178>)
 8000788:	f04f 0100 	mov.w	r1, #0
 800078c:	9100      	str	r1, [sp, #0]
 800078e:	4931      	ldr	r1, [pc, #196]	; (8000854 <main+0x17c>)
 8000790:	9101      	str	r1, [sp, #4]
 8000792:	f04f 0100 	mov.w	r1, #0
 8000796:	9102      	str	r1, [sp, #8]
 8000798:	f04f 0100 	mov.w	r1, #0
 800079c:	9103      	str	r1, [sp, #12]
 800079e:	4829      	ldr	r0, [pc, #164]	; (8000844 <main+0x16c>)
 80007a0:	4611      	mov	r1, r2
 80007a2:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 80007a6:	f004 fb61 	bl	8004e6c <xTaskGenericCreate>
	xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED5", configMINIMAL_STACK_SIZE, (void *)LEDS[2],tskIDLE_PRIORITY, &xLED_Tasks[2] );
 80007aa:	4a2b      	ldr	r2, [pc, #172]	; (8000858 <main+0x180>)
 80007ac:	4b2b      	ldr	r3, [pc, #172]	; (800085c <main+0x184>)
 80007ae:	f04f 0100 	mov.w	r1, #0
 80007b2:	9100      	str	r1, [sp, #0]
 80007b4:	492a      	ldr	r1, [pc, #168]	; (8000860 <main+0x188>)
 80007b6:	9101      	str	r1, [sp, #4]
 80007b8:	f04f 0100 	mov.w	r1, #0
 80007bc:	9102      	str	r1, [sp, #8]
 80007be:	f04f 0100 	mov.w	r1, #0
 80007c2:	9103      	str	r1, [sp, #12]
 80007c4:	481f      	ldr	r0, [pc, #124]	; (8000844 <main+0x16c>)
 80007c6:	4611      	mov	r1, r2
 80007c8:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 80007cc:	f004 fb4e 	bl	8004e6c <xTaskGenericCreate>
	xTaskCreate( vLEDTask, ( signed portCHAR * ) "LED6", configMINIMAL_STACK_SIZE, (void *)LEDS[3],tskIDLE_PRIORITY, &xLED_Tasks[3] );
 80007d0:	4a24      	ldr	r2, [pc, #144]	; (8000864 <main+0x18c>)
 80007d2:	4b25      	ldr	r3, [pc, #148]	; (8000868 <main+0x190>)
 80007d4:	f04f 0100 	mov.w	r1, #0
 80007d8:	9100      	str	r1, [sp, #0]
 80007da:	4924      	ldr	r1, [pc, #144]	; (800086c <main+0x194>)
 80007dc:	9101      	str	r1, [sp, #4]
 80007de:	f04f 0100 	mov.w	r1, #0
 80007e2:	9102      	str	r1, [sp, #8]
 80007e4:	f04f 0100 	mov.w	r1, #0
 80007e8:	9103      	str	r1, [sp, #12]
 80007ea:	4816      	ldr	r0, [pc, #88]	; (8000844 <main+0x16c>)
 80007ec:	4611      	mov	r1, r2
 80007ee:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 80007f2:	f004 fb3b 	bl	8004e6c <xTaskGenericCreate>
	xTaskCreate( vSWITCHTask, ( signed portCHAR * ) "SWITCH", configMINIMAL_STACK_SIZE, NULL,tskIDLE_PRIORITY, NULL );
 80007f6:	4b1e      	ldr	r3, [pc, #120]	; (8000870 <main+0x198>)
 80007f8:	f04f 0200 	mov.w	r2, #0
 80007fc:	9200      	str	r2, [sp, #0]
 80007fe:	f04f 0200 	mov.w	r2, #0
 8000802:	9201      	str	r2, [sp, #4]
 8000804:	f04f 0200 	mov.w	r2, #0
 8000808:	9202      	str	r2, [sp, #8]
 800080a:	f04f 0200 	mov.w	r2, #0
 800080e:	9203      	str	r2, [sp, #12]
 8000810:	4818      	ldr	r0, [pc, #96]	; (8000874 <main+0x19c>)
 8000812:	4619      	mov	r1, r3
 8000814:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 8000818:	f04f 0300 	mov.w	r3, #0
 800081c:	f004 fb26 	bl	8004e6c <xTaskGenericCreate>

	/* Start the scheduler. */
	vTaskStartScheduler();
 8000820:	f004 fcfc 	bl	800521c <vTaskStartScheduler>

	/* Will only get here if there was not enough heap space to create the idle task. */
	return 0;  
 8000824:	f04f 0300 	mov.w	r3, #0
}
 8000828:	4618      	mov	r0, r3
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	2000c998 	.word	0x2000c998
 8000834:	2000002c 	.word	0x2000002c
 8000838:	08006164 	.word	0x08006164
 800083c:	08006170 	.word	0x08006170
 8000840:	2000c988 	.word	0x2000c988
 8000844:	08000879 	.word	0x08000879
 8000848:	080061a8 	.word	0x080061a8
 800084c:	08006178 	.word	0x08006178
 8000850:	080061b0 	.word	0x080061b0
 8000854:	2000c98c 	.word	0x2000c98c
 8000858:	08006180 	.word	0x08006180
 800085c:	080061b8 	.word	0x080061b8
 8000860:	2000c990 	.word	0x2000c990
 8000864:	08006188 	.word	0x08006188
 8000868:	080061c0 	.word	0x080061c0
 800086c:	2000c994 	.word	0x2000c994
 8000870:	08006190 	.word	0x08006190
 8000874:	080008a1 	.word	0x080008a1

08000878 <vLEDTask>:

/*-----------------------------------------------------------*/

void vLEDTask( void *pvParameters )
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b084      	sub	sp, #16
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
    volatile int *LED;
    LED = (int *) pvParameters;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	60fb      	str	r3, [r7, #12]

	for( ;; )
	{
		STM_EVAL_LEDToggle((Led_TypeDef)LED[0]);
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	b2db      	uxtb	r3, r3
 800088a:	4618      	mov	r0, r3
 800088c:	f000 f8aa 	bl	80009e4 <STM_EVAL_LEDToggle>
	    vTaskDelay(LED[1]/portTICK_RATE_MS);
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	f103 0304 	add.w	r3, r3, #4
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4618      	mov	r0, r3
 800089a:	f004 fbbd 	bl	8005018 <vTaskDelay>
	}
 800089e:	e7f1      	b.n	8000884 <vLEDTask+0xc>

080008a0 <vSWITCHTask>:
}

/*-----------------------------------------------------------*/

void vSWITCHTask( void *pvParameters )
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	static int i=0;
	for( ;; )
	{
		if(xSemaphoreTake(xSemaphoreSW,( portTickType ) 0) == pdTRUE)
 80008a8:	4b2a      	ldr	r3, [pc, #168]	; (8000954 <vSWITCHTask+0xb4>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f04f 0100 	mov.w	r1, #0
 80008b2:	f04f 0200 	mov.w	r2, #0
 80008b6:	f04f 0300 	mov.w	r3, #0
 80008ba:	f004 f8e7 	bl	8004a8c <xQueueGenericReceive>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d144      	bne.n	800094e <vSWITCHTask+0xae>
		{
			i^=1;		//just switch the state if semaphore was given
 80008c4:	4b24      	ldr	r3, [pc, #144]	; (8000958 <vSWITCHTask+0xb8>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f083 0201 	eor.w	r2, r3, #1
 80008cc:	4b22      	ldr	r3, [pc, #136]	; (8000958 <vSWITCHTask+0xb8>)
 80008ce:	601a      	str	r2, [r3, #0]

			if(i==0)	//LED3..LD6 tasks ready, BALANCE, MEMS suspended
 80008d0:	4b21      	ldr	r3, [pc, #132]	; (8000958 <vSWITCHTask+0xb8>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d11d      	bne.n	8000914 <vSWITCHTask+0x74>
			{
				TIM_Cmd(TIM4, DISABLE);
 80008d8:	4820      	ldr	r0, [pc, #128]	; (800095c <vSWITCHTask+0xbc>)
 80008da:	f04f 0100 	mov.w	r1, #0
 80008de:	f000 fe79 	bl	80015d4 <TIM_Cmd>
				prvLED_Config(GPIO);
 80008e2:	f04f 0000 	mov.w	r0, #0
 80008e6:	f7ff fe19 	bl	800051c <prvLED_Config>
				vTaskResume(xLED_Tasks[0]);
 80008ea:	4b1d      	ldr	r3, [pc, #116]	; (8000960 <vSWITCHTask+0xc0>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4618      	mov	r0, r3
 80008f0:	f004 fc3e 	bl	8005170 <vTaskResume>
				vTaskResume(xLED_Tasks[1]);
 80008f4:	4b1a      	ldr	r3, [pc, #104]	; (8000960 <vSWITCHTask+0xc0>)
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	4618      	mov	r0, r3
 80008fa:	f004 fc39 	bl	8005170 <vTaskResume>
				vTaskResume(xLED_Tasks[2]);
 80008fe:	4b18      	ldr	r3, [pc, #96]	; (8000960 <vSWITCHTask+0xc0>)
 8000900:	689b      	ldr	r3, [r3, #8]
 8000902:	4618      	mov	r0, r3
 8000904:	f004 fc34 	bl	8005170 <vTaskResume>
				vTaskResume(xLED_Tasks[3]);
 8000908:	4b15      	ldr	r3, [pc, #84]	; (8000960 <vSWITCHTask+0xc0>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	4618      	mov	r0, r3
 800090e:	f004 fc2f 	bl	8005170 <vTaskResume>
 8000912:	e01c      	b.n	800094e <vSWITCHTask+0xae>
			}
			else		//MEMS and BALANCE ready, LED tasks suspended
			{
				vTaskSuspend(xLED_Tasks[0]);
 8000914:	4b12      	ldr	r3, [pc, #72]	; (8000960 <vSWITCHTask+0xc0>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4618      	mov	r0, r3
 800091a:	f004 fba9 	bl	8005070 <vTaskSuspend>
				vTaskSuspend(xLED_Tasks[1]);
 800091e:	4b10      	ldr	r3, [pc, #64]	; (8000960 <vSWITCHTask+0xc0>)
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	4618      	mov	r0, r3
 8000924:	f004 fba4 	bl	8005070 <vTaskSuspend>
				vTaskSuspend(xLED_Tasks[2]);
 8000928:	4b0d      	ldr	r3, [pc, #52]	; (8000960 <vSWITCHTask+0xc0>)
 800092a:	689b      	ldr	r3, [r3, #8]
 800092c:	4618      	mov	r0, r3
 800092e:	f004 fb9f 	bl	8005070 <vTaskSuspend>
				vTaskSuspend(xLED_Tasks[3]);
 8000932:	4b0b      	ldr	r3, [pc, #44]	; (8000960 <vSWITCHTask+0xc0>)
 8000934:	68db      	ldr	r3, [r3, #12]
 8000936:	4618      	mov	r0, r3
 8000938:	f004 fb9a 	bl	8005070 <vTaskSuspend>
				prvLED_Config(TIMER);
 800093c:	f04f 0001 	mov.w	r0, #1
 8000940:	f7ff fdec 	bl	800051c <prvLED_Config>
				TIM_Cmd(TIM4, ENABLE);
 8000944:	4805      	ldr	r0, [pc, #20]	; (800095c <vSWITCHTask+0xbc>)
 8000946:	f04f 0101 	mov.w	r1, #1
 800094a:	f000 fe43 	bl	80015d4 <TIM_Cmd>
			}
		}
		taskYIELD(); 	//task is going to ready state to allow next one to run
 800094e:	f003 fddd 	bl	800450c <vPortYieldFromISR>
	}
 8000952:	e7a9      	b.n	80008a8 <vSWITCHTask+0x8>
 8000954:	2000002c 	.word	0x2000002c
 8000958:	20000030 	.word	0x20000030
 800095c:	40000800 	.word	0x40000800
 8000960:	2000c988 	.word	0x2000c988

08000964 <vApplicationIdleHook>:
}

/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amout of FreeRTOS heap that 
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 800096a:	f003 fd5d 	bl	8004428 <xPortGetFreeHeapSize>
 800096e:	4603      	mov	r3, r0
 8000970:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 8000972:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 8000974:	f107 0708 	add.w	r7, r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}

0800097c <vApplicationStackOverflowHook>:
	for( ;; );
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( xTaskHandle *pxTask, signed char *pcTaskName )
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
 8000984:	6039      	str	r1, [r7, #0]
	( void ) pxTask;

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	for( ;; );
 8000986:	e7fe      	b.n	8000986 <vApplicationStackOverflowHook+0xa>

08000988 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000988:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800098a:	e003      	b.n	8000994 <LoopCopyDataInit>

0800098c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800098c:	4b0e      	ldr	r3, [pc, #56]	; (80009c8 <LoopFillZerobss+0x20>)
  ldr  r3, [r3, r1]
 800098e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000990:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000992:	3104      	adds	r1, #4

08000994 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000994:	480d      	ldr	r0, [pc, #52]	; (80009cc <LoopFillZerobss+0x24>)
  ldr  r3, =_edata
 8000996:	4b0e      	ldr	r3, [pc, #56]	; (80009d0 <LoopFillZerobss+0x28>)
  adds  r2, r0, r1
 8000998:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800099a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800099c:	d3f6      	bcc.n	800098c <CopyDataInit>
  ldr  r2, =_sbss
 800099e:	4a0d      	ldr	r2, [pc, #52]	; (80009d4 <LoopFillZerobss+0x2c>)
  b  LoopFillZerobss
 80009a0:	e002      	b.n	80009a8 <LoopFillZerobss>

080009a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80009a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009a4:	f842 3b04 	str.w	r3, [r2], #4

080009a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009a8:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <LoopFillZerobss+0x30>)
  cmp  r2, r3
 80009aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009ac:	d3f9      	bcc.n	80009a2 <FillZerobss>
  
  
/*FPU settings*/
 ldr     r0, =0xE000ED88           /* Enable CP10,CP11 */
 80009ae:	480b      	ldr	r0, [pc, #44]	; (80009dc <LoopFillZerobss+0x34>)
 ldr     r1,[r0]
 80009b0:	6801      	ldr	r1, [r0, #0]
 orr     r1,r1,#(0xF << 20)
 80009b2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 str     r1,[r0]
 80009b6:	6001      	str	r1, [r0, #0]
	
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009b8:	f000 f8e4 	bl	8000b84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009bc:	f7ff fbfc 	bl	80001b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009c0:	f7ff fe8a 	bl	80006d8 <main>
  bx  lr    
 80009c4:	4770      	bx	lr
 80009c6:	0000      	.short	0x0000
 80009c8:	08006810 	.word	0x08006810
 80009cc:	20000000 	.word	0x20000000
 80009d0:	20000024 	.word	0x20000024
 80009d4:	20000028 	.word	0x20000028
 80009d8:	2000c9a8 	.word	0x2000c9a8
 80009dc:	e000ed88 	.word	0xe000ed88

080009e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009e0:	e7fe      	b.n	80009e0 <ADC_IRQHandler>
	...

080009e4 <STM_EVAL_LEDToggle>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 80009ee:	79fa      	ldrb	r2, [r7, #7]
 80009f0:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <STM_EVAL_LEDToggle+0x34>)
 80009f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009f6:	79f9      	ldrb	r1, [r7, #7]
 80009f8:	4a07      	ldr	r2, [pc, #28]	; (8000a18 <STM_EVAL_LEDToggle+0x34>)
 80009fa:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80009fe:	6951      	ldr	r1, [r2, #20]
 8000a00:	79f8      	ldrb	r0, [r7, #7]
 8000a02:	4a06      	ldr	r2, [pc, #24]	; (8000a1c <STM_EVAL_LEDToggle+0x38>)
 8000a04:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 8000a08:	ea81 0202 	eor.w	r2, r1, r2
 8000a0c:	615a      	str	r2, [r3, #20]
}
 8000a0e:	f107 070c 	add.w	r7, r7, #12
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bc80      	pop	{r7}
 8000a16:	4770      	bx	lr
 8000a18:	20000000 	.word	0x20000000
 8000a1c:	080061c8 	.word	0x080061c8

08000a20 <STM_EVAL_PBInit>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void STM_EVAL_PBInit(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b088      	sub	sp, #32
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4602      	mov	r2, r0
 8000a28:	460b      	mov	r3, r1
 8000a2a:	71fa      	strb	r2, [r7, #7]
 8000a2c:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStructure;
  EXTI_InitTypeDef EXTI_InitStructure;
  NVIC_InitTypeDef NVIC_InitStructure;

  /* Enable the BUTTON Clock */
  RCC_AHB1PeriphClockCmd(BUTTON_CLK[Button], ENABLE);
 8000a2e:	79fa      	ldrb	r2, [r7, #7]
 8000a30:	4b2c      	ldr	r3, [pc, #176]	; (8000ae4 <STM_EVAL_PBInit+0xc4>)
 8000a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a36:	4618      	mov	r0, r3
 8000a38:	f04f 0101 	mov.w	r1, #1
 8000a3c:	f000 fc66 	bl	800130c <RCC_AHB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8000a40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000a44:	f04f 0101 	mov.w	r1, #1
 8000a48:	f000 fcc6 	bl	80013d8 <RCC_APB2PeriphClockCmd>

  /* Configure Button pin as input */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000a4c:	f04f 0300 	mov.w	r3, #0
 8000a50:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000a52:	f04f 0300 	mov.w	r3, #0
 8000a56:	77fb      	strb	r3, [r7, #31]
  GPIO_InitStructure.GPIO_Pin = BUTTON_PIN[Button];
 8000a58:	79fa      	ldrb	r2, [r7, #7]
 8000a5a:	4b23      	ldr	r3, [pc, #140]	; (8000ae8 <STM_EVAL_PBInit+0xc8>)
 8000a5c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000a60:	61bb      	str	r3, [r7, #24]
  GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStructure);
 8000a62:	79fa      	ldrb	r2, [r7, #7]
 8000a64:	4b21      	ldr	r3, [pc, #132]	; (8000aec <STM_EVAL_PBInit+0xcc>)
 8000a66:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000a6a:	f107 0318 	add.w	r3, r7, #24
 8000a6e:	4610      	mov	r0, r2
 8000a70:	4619      	mov	r1, r3
 8000a72:	f000 fb51 	bl	8001118 <GPIO_Init>

  if (Button_Mode == BUTTON_MODE_EXTI)
 8000a76:	79bb      	ldrb	r3, [r7, #6]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d12e      	bne.n	8000ada <STM_EVAL_PBInit+0xba>
  {
    /* Connect Button EXTI Line to Button GPIO Pin */
    SYSCFG_EXTILineConfig(BUTTON_PORT_SOURCE[Button], BUTTON_PIN_SOURCE[Button]);
 8000a7c:	79fb      	ldrb	r3, [r7, #7]
 8000a7e:	4a1c      	ldr	r2, [pc, #112]	; (8000af0 <STM_EVAL_PBInit+0xd0>)
 8000a80:	5cd2      	ldrb	r2, [r2, r3]
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	491b      	ldr	r1, [pc, #108]	; (8000af4 <STM_EVAL_PBInit+0xd4>)
 8000a86:	5ccb      	ldrb	r3, [r1, r3]
 8000a88:	4610      	mov	r0, r2
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	f000 fcc6 	bl	800141c <SYSCFG_EXTILineConfig>

    /* Configure Button EXTI line */
    EXTI_InitStructure.EXTI_Line = BUTTON_EXTI_LINE[Button];
 8000a90:	79fa      	ldrb	r2, [r7, #7]
 8000a92:	4b19      	ldr	r3, [pc, #100]	; (8000af8 <STM_EVAL_PBInit+0xd8>)
 8000a94:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000a98:	613b      	str	r3, [r7, #16]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8000a9a:	f04f 0300 	mov.w	r3, #0
 8000a9e:	753b      	strb	r3, [r7, #20]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;  
 8000aa0:	f04f 0308 	mov.w	r3, #8
 8000aa4:	757b      	strb	r3, [r7, #21]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8000aa6:	f04f 0301 	mov.w	r3, #1
 8000aaa:	75bb      	strb	r3, [r7, #22]
    EXTI_Init(&EXTI_InitStructure);
 8000aac:	f107 0310 	add.w	r3, r7, #16
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f000 f9a9 	bl	8000e08 <EXTI_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    NVIC_InitStructure.NVIC_IRQChannel = BUTTON_IRQn[Button];
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	4a10      	ldr	r2, [pc, #64]	; (8000afc <STM_EVAL_PBInit+0xdc>)
 8000aba:	5cd3      	ldrb	r3, [r2, r3]
 8000abc:	733b      	strb	r3, [r7, #12]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 8000abe:	f04f 030f 	mov.w	r3, #15
 8000ac2:	737b      	strb	r3, [r7, #13]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 8000ac4:	f04f 030f 	mov.w	r3, #15
 8000ac8:	73bb      	strb	r3, [r7, #14]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000aca:	f04f 0301 	mov.w	r3, #1
 8000ace:	73fb      	strb	r3, [r7, #15]

    NVIC_Init(&NVIC_InitStructure); 
 8000ad0:	f107 030c 	add.w	r3, r7, #12
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f000 f915 	bl	8000d04 <NVIC_Init>
  }
}
 8000ada:	f107 0720 	add.w	r7, r7, #32
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	080061d4 	.word	0x080061d4
 8000ae8:	080061d0 	.word	0x080061d0
 8000aec:	20000010 	.word	0x20000010
 8000af0:	080061dc 	.word	0x080061dc
 8000af4:	080061e0 	.word	0x080061e0
 8000af8:	080061d8 	.word	0x080061d8
 8000afc:	080061e4 	.word	0x080061e4

08000b00 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
}
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bc80      	pop	{r7}
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000b10:	e7fe      	b.n	8000b10 <HardFault_Handler+0x4>
 8000b12:	bf00      	nop

08000b14 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000b18:	e7fe      	b.n	8000b18 <MemManage_Handler+0x4>
 8000b1a:	bf00      	nop

08000b1c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000b20:	e7fe      	b.n	8000b20 <BusFault_Handler+0x4>
 8000b22:	bf00      	nop

08000b24 <UsageFault_Handler>:
}

void UsageFault_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000b28:	e7fe      	b.n	8000b28 <UsageFault_Handler+0x4>
 8000b2a:	bf00      	nop

08000b2c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
}
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bc80      	pop	{r7}
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop

08000b38 <EXTI0_IRQHandler>:
{
}*/

/* User button handler */
void EXTI0_IRQHandler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  xHigherPriorityTaskWoken = pdFALSE;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <EXTI0_IRQHandler+0x44>)
 8000b3e:	f04f 0200 	mov.w	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
  if(EXTI_GetITStatus(EXTI_Line0) != RESET)
 8000b44:	f04f 0001 	mov.w	r0, #1
 8000b48:	f000 f9dc 	bl	8000f04 <EXTI_GetITStatus>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d013      	beq.n	8000b7a <EXTI0_IRQHandler+0x42>
  {
    /* Set binary semaphore */
   	xSemaphoreGiveFromISR(xSemaphoreSW,&xHigherPriorityTaskWoken);
 8000b52:	4b0b      	ldr	r3, [pc, #44]	; (8000b80 <EXTI0_IRQHandler+0x48>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4618      	mov	r0, r3
 8000b58:	f04f 0100 	mov.w	r1, #0
 8000b5c:	4a07      	ldr	r2, [pc, #28]	; (8000b7c <EXTI0_IRQHandler+0x44>)
 8000b5e:	f04f 0300 	mov.w	r3, #0
 8000b62:	f003 ff29 	bl	80049b8 <xQueueGenericSendFromISR>

    /* Clear the Wakeup Button EXTI line pending bit */
    EXTI_ClearITPendingBit(EXTI_Line0);
 8000b66:	f04f 0001 	mov.w	r0, #1
 8000b6a:	f000 f9f5 	bl	8000f58 <EXTI_ClearITPendingBit>
	portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 8000b6e:	4b03      	ldr	r3, [pc, #12]	; (8000b7c <EXTI0_IRQHandler+0x44>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <EXTI0_IRQHandler+0x42>
 8000b76:	f003 fcc9 	bl	800450c <vPortYieldFromISR>
  }
}
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	2000c9a0 	.word	0x2000c9a0
 8000b80:	2000002c 	.word	0x2000002c

08000b84 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000b88:	4b12      	ldr	r3, [pc, #72]	; (8000bd4 <SystemInit+0x50>)
 8000b8a:	4a12      	ldr	r2, [pc, #72]	; (8000bd4 <SystemInit+0x50>)
 8000b8c:	6812      	ldr	r2, [r2, #0]
 8000b8e:	f042 0201 	orr.w	r2, r2, #1
 8000b92:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000b94:	4b0f      	ldr	r3, [pc, #60]	; (8000bd4 <SystemInit+0x50>)
 8000b96:	f04f 0200 	mov.w	r2, #0
 8000b9a:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000b9c:	4a0d      	ldr	r2, [pc, #52]	; (8000bd4 <SystemInit+0x50>)
 8000b9e:	4b0d      	ldr	r3, [pc, #52]	; (8000bd4 <SystemInit+0x50>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000ba6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000baa:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000bac:	4b09      	ldr	r3, [pc, #36]	; (8000bd4 <SystemInit+0x50>)
 8000bae:	4a0a      	ldr	r2, [pc, #40]	; (8000bd8 <SystemInit+0x54>)
 8000bb0:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000bb2:	4b08      	ldr	r3, [pc, #32]	; (8000bd4 <SystemInit+0x50>)
 8000bb4:	4a07      	ldr	r2, [pc, #28]	; (8000bd4 <SystemInit+0x50>)
 8000bb6:	6812      	ldr	r2, [r2, #0]
 8000bb8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000bbc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000bbe:	4b05      	ldr	r3, [pc, #20]	; (8000bd4 <SystemInit+0x50>)
 8000bc0:	f04f 0200 	mov.w	r2, #0
 8000bc4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000bc6:	f000 f80b 	bl	8000be0 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000bca:	4b04      	ldr	r3, [pc, #16]	; (8000bdc <SystemInit+0x58>)
 8000bcc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000bd0:	609a      	str	r2, [r3, #8]
#endif
}
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	24003010 	.word	0x24003010
 8000bdc:	e000ed00 	.word	0xe000ed00

08000be0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000be6:	f04f 0300 	mov.w	r3, #0
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	f04f 0300 	mov.w	r3, #0
 8000bf0:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000bf2:	4b37      	ldr	r3, [pc, #220]	; (8000cd0 <SetSysClock+0xf0>)
 8000bf4:	4a36      	ldr	r2, [pc, #216]	; (8000cd0 <SetSysClock+0xf0>)
 8000bf6:	6812      	ldr	r2, [r2, #0]
 8000bf8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000bfc:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000bfe:	4b34      	ldr	r3, [pc, #208]	; (8000cd0 <SetSysClock+0xf0>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c06:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	f103 0301 	add.w	r3, r3, #1
 8000c0e:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d103      	bne.n	8000c1e <SetSysClock+0x3e>
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000c1c:	d1ef      	bne.n	8000bfe <SetSysClock+0x1e>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000c1e:	4b2c      	ldr	r3, [pc, #176]	; (8000cd0 <SetSysClock+0xf0>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d003      	beq.n	8000c32 <SetSysClock+0x52>
  {
    HSEStatus = (uint32_t)0x01;
 8000c2a:	f04f 0301 	mov.w	r3, #1
 8000c2e:	603b      	str	r3, [r7, #0]
 8000c30:	e002      	b.n	8000c38 <SetSysClock+0x58>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000c32:	f04f 0300 	mov.w	r3, #0
 8000c36:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d142      	bne.n	8000cc4 <SetSysClock+0xe4>
  {
    /* Select regulator voltage output Scale 2 mode, System frequency up to 144 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000c3e:	4b24      	ldr	r3, [pc, #144]	; (8000cd0 <SetSysClock+0xf0>)
 8000c40:	4a23      	ldr	r2, [pc, #140]	; (8000cd0 <SetSysClock+0xf0>)
 8000c42:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000c44:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c48:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR &= (uint32_t)~(PWR_CR_VOS);
 8000c4a:	4b22      	ldr	r3, [pc, #136]	; (8000cd4 <SetSysClock+0xf4>)
 8000c4c:	4a21      	ldr	r2, [pc, #132]	; (8000cd4 <SetSysClock+0xf4>)
 8000c4e:	6812      	ldr	r2, [r2, #0]
 8000c50:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000c54:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000c56:	4b1e      	ldr	r3, [pc, #120]	; (8000cd0 <SetSysClock+0xf0>)
 8000c58:	4a1d      	ldr	r2, [pc, #116]	; (8000cd0 <SetSysClock+0xf0>)
 8000c5a:	6892      	ldr	r2, [r2, #8]
 8000c5c:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000c5e:	4b1c      	ldr	r3, [pc, #112]	; (8000cd0 <SetSysClock+0xf0>)
 8000c60:	4a1b      	ldr	r2, [pc, #108]	; (8000cd0 <SetSysClock+0xf0>)
 8000c62:	6892      	ldr	r2, [r2, #8]
 8000c64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000c68:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000c6a:	4b19      	ldr	r3, [pc, #100]	; (8000cd0 <SetSysClock+0xf0>)
 8000c6c:	4a18      	ldr	r2, [pc, #96]	; (8000cd0 <SetSysClock+0xf0>)
 8000c6e:	6892      	ldr	r2, [r2, #8]
 8000c70:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8000c74:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000c76:	4b16      	ldr	r3, [pc, #88]	; (8000cd0 <SetSysClock+0xf0>)
 8000c78:	4a17      	ldr	r2, [pc, #92]	; (8000cd8 <SetSysClock+0xf8>)
 8000c7a:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000c7c:	4b14      	ldr	r3, [pc, #80]	; (8000cd0 <SetSysClock+0xf0>)
 8000c7e:	4a14      	ldr	r2, [pc, #80]	; (8000cd0 <SetSysClock+0xf0>)
 8000c80:	6812      	ldr	r2, [r2, #0]
 8000c82:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000c86:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000c88:	bf00      	nop
 8000c8a:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <SetSysClock+0xf0>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d0f9      	beq.n	8000c8a <SetSysClock+0xaa>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_3WS;
 8000c96:	4b11      	ldr	r3, [pc, #68]	; (8000cdc <SetSysClock+0xfc>)
 8000c98:	f240 6203 	movw	r2, #1539	; 0x603
 8000c9c:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000c9e:	4b0c      	ldr	r3, [pc, #48]	; (8000cd0 <SetSysClock+0xf0>)
 8000ca0:	4a0b      	ldr	r2, [pc, #44]	; (8000cd0 <SetSysClock+0xf0>)
 8000ca2:	6892      	ldr	r2, [r2, #8]
 8000ca4:	f022 0203 	bic.w	r2, r2, #3
 8000ca8:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000caa:	4b09      	ldr	r3, [pc, #36]	; (8000cd0 <SetSysClock+0xf0>)
 8000cac:	4a08      	ldr	r2, [pc, #32]	; (8000cd0 <SetSysClock+0xf0>)
 8000cae:	6892      	ldr	r2, [r2, #8]
 8000cb0:	f042 0202 	orr.w	r2, r2, #2
 8000cb4:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000cb6:	bf00      	nop
 8000cb8:	4b05      	ldr	r3, [pc, #20]	; (8000cd0 <SetSysClock+0xf0>)
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	f003 030c 	and.w	r3, r3, #12
 8000cc0:	2b08      	cmp	r3, #8
 8000cc2:	d1f9      	bne.n	8000cb8 <SetSysClock+0xd8>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000cc4:	f107 070c 	add.w	r7, r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bc80      	pop	{r7}
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40007000 	.word	0x40007000
 8000cd8:	05403c19 	.word	0x05403c19
 8000cdc:	40023c00 	.word	0x40023c00

08000ce0 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000ce8:	4a05      	ldr	r2, [pc, #20]	; (8000d00 <NVIC_PriorityGroupConfig+0x20>)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	f043 63be 	orr.w	r3, r3, #99614720	; 0x5f00000
 8000cf0:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8000cf4:	60d3      	str	r3, [r2, #12]
}
 8000cf6:	f107 070c 	add.w	r7, r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr
 8000d00:	e000ed00 	.word	0xe000ed00

08000d04 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	73fb      	strb	r3, [r7, #15]
 8000d12:	f04f 0300 	mov.w	r3, #0
 8000d16:	73bb      	strb	r3, [r7, #14]
 8000d18:	f04f 030f 	mov.w	r3, #15
 8000d1c:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	78db      	ldrb	r3, [r3, #3]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d03e      	beq.n	8000da4 <NVIC_Init+0xa0>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000d26:	4b2b      	ldr	r3, [pc, #172]	; (8000dd4 <NVIC_Init+0xd0>)
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	ea6f 0303 	mvn.w	r3, r3
 8000d2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000d32:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000d36:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	f1c3 0304 	rsb	r3, r3, #4
 8000d3e:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000d40:	7b7a      	ldrb	r2, [r7, #13]
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
 8000d44:	fa42 f303 	asr.w	r3, r2, r3
 8000d48:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	785b      	ldrb	r3, [r3, #1]
 8000d4e:	461a      	mov	r2, r3
 8000d50:	7bbb      	ldrb	r3, [r7, #14]
 8000d52:	fa02 f303 	lsl.w	r3, r2, r3
 8000d56:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	789a      	ldrb	r2, [r3, #2]
 8000d5c:	7b7b      	ldrb	r3, [r7, #13]
 8000d5e:	ea02 0303 	and.w	r3, r2, r3
 8000d62:	b2da      	uxtb	r2, r3
 8000d64:	7bfb      	ldrb	r3, [r7, #15]
 8000d66:	ea42 0303 	orr.w	r3, r2, r3
 8000d6a:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000d72:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000d74:	4a18      	ldr	r2, [pc, #96]	; (8000dd8 <NVIC_Init+0xd4>)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	18d3      	adds	r3, r2, r3
 8000d7c:	7bfa      	ldrb	r2, [r7, #15]
 8000d7e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d82:	4b15      	ldr	r3, [pc, #84]	; (8000dd8 <NVIC_Init+0xd4>)
 8000d84:	687a      	ldr	r2, [r7, #4]
 8000d86:	7812      	ldrb	r2, [r2, #0]
 8000d88:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8000d8c:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000d8e:	6879      	ldr	r1, [r7, #4]
 8000d90:	7809      	ldrb	r1, [r1, #0]
 8000d92:	f001 011f 	and.w	r1, r1, #31
 8000d96:	f04f 0001 	mov.w	r0, #1
 8000d9a:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000d9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000da2:	e011      	b.n	8000dc8 <NVIC_Init+0xc4>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000da4:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <NVIC_Init+0xd4>)
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	7812      	ldrb	r2, [r2, #0]
 8000daa:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8000dae:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000db0:	6879      	ldr	r1, [r7, #4]
 8000db2:	7809      	ldrb	r1, [r1, #0]
 8000db4:	f001 011f 	and.w	r1, r1, #31
 8000db8:	f04f 0001 	mov.w	r0, #1
 8000dbc:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000dc0:	f102 0220 	add.w	r2, r2, #32
 8000dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000dc8:	f107 0714 	add.w	r7, r7, #20
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bc80      	pop	{r7}
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000ed00 	.word	0xe000ed00
 8000dd8:	e000e100 	.word	0xe000e100

08000ddc <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8000de6:	4a07      	ldr	r2, [pc, #28]	; (8000e04 <NVIC_SetVectorTable+0x28>)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8000dee:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000df2:	6879      	ldr	r1, [r7, #4]
 8000df4:	430b      	orrs	r3, r1
 8000df6:	6093      	str	r3, [r2, #8]
}
 8000df8:	f107 070c 	add.w	r7, r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b085      	sub	sp, #20
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000e16:	4b3a      	ldr	r3, [pc, #232]	; (8000f00 <EXTI_Init+0xf8>)
 8000e18:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	799b      	ldrb	r3, [r3, #6]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d059      	beq.n	8000ed6 <EXTI_Init+0xce>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000e22:	4b37      	ldr	r3, [pc, #220]	; (8000f00 <EXTI_Init+0xf8>)
 8000e24:	4a36      	ldr	r2, [pc, #216]	; (8000f00 <EXTI_Init+0xf8>)
 8000e26:	6811      	ldr	r1, [r2, #0]
 8000e28:	687a      	ldr	r2, [r7, #4]
 8000e2a:	6812      	ldr	r2, [r2, #0]
 8000e2c:	ea6f 0202 	mvn.w	r2, r2
 8000e30:	ea01 0202 	and.w	r2, r1, r2
 8000e34:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000e36:	4b32      	ldr	r3, [pc, #200]	; (8000f00 <EXTI_Init+0xf8>)
 8000e38:	4a31      	ldr	r2, [pc, #196]	; (8000f00 <EXTI_Init+0xf8>)
 8000e3a:	6851      	ldr	r1, [r2, #4]
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	6812      	ldr	r2, [r2, #0]
 8000e40:	ea6f 0202 	mvn.w	r2, r2
 8000e44:	ea01 0202 	and.w	r2, r1, r2
 8000e48:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	791b      	ldrb	r3, [r3, #4]
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	18d3      	adds	r3, r2, r3
 8000e52:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	6811      	ldr	r1, [r2, #0]
 8000e5a:	687a      	ldr	r2, [r7, #4]
 8000e5c:	6812      	ldr	r2, [r2, #0]
 8000e5e:	ea41 0202 	orr.w	r2, r1, r2
 8000e62:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000e64:	4b26      	ldr	r3, [pc, #152]	; (8000f00 <EXTI_Init+0xf8>)
 8000e66:	4a26      	ldr	r2, [pc, #152]	; (8000f00 <EXTI_Init+0xf8>)
 8000e68:	6891      	ldr	r1, [r2, #8]
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	6812      	ldr	r2, [r2, #0]
 8000e6e:	ea6f 0202 	mvn.w	r2, r2
 8000e72:	ea01 0202 	and.w	r2, r1, r2
 8000e76:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000e78:	4b21      	ldr	r3, [pc, #132]	; (8000f00 <EXTI_Init+0xf8>)
 8000e7a:	4a21      	ldr	r2, [pc, #132]	; (8000f00 <EXTI_Init+0xf8>)
 8000e7c:	68d1      	ldr	r1, [r2, #12]
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	6812      	ldr	r2, [r2, #0]
 8000e82:	ea6f 0202 	mvn.w	r2, r2
 8000e86:	ea01 0202 	and.w	r2, r1, r2
 8000e8a:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	795b      	ldrb	r3, [r3, #5]
 8000e90:	2b10      	cmp	r3, #16
 8000e92:	d110      	bne.n	8000eb6 <EXTI_Init+0xae>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000e94:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <EXTI_Init+0xf8>)
 8000e96:	4a1a      	ldr	r2, [pc, #104]	; (8000f00 <EXTI_Init+0xf8>)
 8000e98:	6891      	ldr	r1, [r2, #8]
 8000e9a:	687a      	ldr	r2, [r7, #4]
 8000e9c:	6812      	ldr	r2, [r2, #0]
 8000e9e:	ea41 0202 	orr.w	r2, r1, r2
 8000ea2:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000ea4:	4b16      	ldr	r3, [pc, #88]	; (8000f00 <EXTI_Init+0xf8>)
 8000ea6:	4a16      	ldr	r2, [pc, #88]	; (8000f00 <EXTI_Init+0xf8>)
 8000ea8:	68d1      	ldr	r1, [r2, #12]
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	6812      	ldr	r2, [r2, #0]
 8000eae:	ea41 0202 	orr.w	r2, r1, r2
 8000eb2:	60da      	str	r2, [r3, #12]
 8000eb4:	e01e      	b.n	8000ef4 <EXTI_Init+0xec>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8000eb6:	4b12      	ldr	r3, [pc, #72]	; (8000f00 <EXTI_Init+0xf8>)
 8000eb8:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	795b      	ldrb	r3, [r3, #5]
 8000ebe:	68fa      	ldr	r2, [r7, #12]
 8000ec0:	18d3      	adds	r3, r2, r3
 8000ec2:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	68fa      	ldr	r2, [r7, #12]
 8000ec8:	6811      	ldr	r1, [r2, #0]
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	6812      	ldr	r2, [r2, #0]
 8000ece:	ea41 0202 	orr.w	r2, r1, r2
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	e00e      	b.n	8000ef4 <EXTI_Init+0xec>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	791b      	ldrb	r3, [r3, #4]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	18d3      	adds	r3, r2, r3
 8000ede:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	68fa      	ldr	r2, [r7, #12]
 8000ee4:	6811      	ldr	r1, [r2, #0]
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	6812      	ldr	r2, [r2, #0]
 8000eea:	ea6f 0202 	mvn.w	r2, r2
 8000eee:	ea01 0202 	and.w	r2, r1, r2
 8000ef2:	601a      	str	r2, [r3, #0]
  }
}
 8000ef4:	f107 0714 	add.w	r7, r7, #20
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bc80      	pop	{r7}
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	40013c00 	.word	0x40013c00

08000f04 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8000f0c:	f04f 0300 	mov.w	r3, #0
 8000f10:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8000f12:	f04f 0300 	mov.w	r3, #0
 8000f16:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000f18:	4b0e      	ldr	r3, [pc, #56]	; (8000f54 <EXTI_GetITStatus+0x50>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	ea02 0303 	and.w	r3, r2, r3
 8000f22:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000f24:	4b0b      	ldr	r3, [pc, #44]	; (8000f54 <EXTI_GetITStatus+0x50>)
 8000f26:	695a      	ldr	r2, [r3, #20]
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	ea02 0303 	and.w	r3, r2, r3
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d006      	beq.n	8000f40 <EXTI_GetITStatus+0x3c>
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d003      	beq.n	8000f40 <EXTI_GetITStatus+0x3c>
  {
    bitstatus = SET;
 8000f38:	f04f 0301 	mov.w	r3, #1
 8000f3c:	73fb      	strb	r3, [r7, #15]
 8000f3e:	e002      	b.n	8000f46 <EXTI_GetITStatus+0x42>
  }
  else
  {
    bitstatus = RESET;
 8000f40:	f04f 0300 	mov.w	r3, #0
 8000f44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f107 0714 	add.w	r7, r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr
 8000f54:	40013c00 	.word	0x40013c00

08000f58 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000f60:	4b03      	ldr	r3, [pc, #12]	; (8000f70 <EXTI_ClearITPendingBit+0x18>)
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	615a      	str	r2, [r3, #20]
}
 8000f66:	f107 070c 	add.w	r7, r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr
 8000f70:	40013c00 	.word	0x40013c00

08000f74 <FSMC_NORSRAMInit>:
  *         that contains the configuration information for the FSMC NOR/SRAM 
  *         specified Banks.                       
  * @retval None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8000f7c:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	6812      	ldr	r2, [r2, #0]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8000f84:	6879      	ldr	r1, [r7, #4]
 8000f86:	6848      	ldr	r0, [r1, #4]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8000f88:	6879      	ldr	r1, [r7, #4]
 8000f8a:	6889      	ldr	r1, [r1, #8]
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8000f8c:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	68c9      	ldr	r1, [r1, #12]
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8000f92:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8000f94:	6879      	ldr	r1, [r7, #4]
 8000f96:	6909      	ldr	r1, [r1, #16]
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8000f98:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 8000f9a:	6879      	ldr	r1, [r7, #4]
 8000f9c:	6949      	ldr	r1, [r1, #20]
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8000f9e:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8000fa0:	6879      	ldr	r1, [r7, #4]
 8000fa2:	6989      	ldr	r1, [r1, #24]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 8000fa4:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8000fa6:	6879      	ldr	r1, [r7, #4]
 8000fa8:	69c9      	ldr	r1, [r1, #28]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8000faa:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8000fac:	6879      	ldr	r1, [r7, #4]
 8000fae:	6a09      	ldr	r1, [r1, #32]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8000fb0:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8000fb2:	6879      	ldr	r1, [r7, #4]
 8000fb4:	6a49      	ldr	r1, [r1, #36]	; 0x24
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8000fb6:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8000fb8:	6879      	ldr	r1, [r7, #4]
 8000fba:	6a89      	ldr	r1, [r1, #40]	; 0x28
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8000fbc:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8000fc2:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 8000fc4:	6879      	ldr	r1, [r7, #4]
 8000fc6:	6b09      	ldr	r1, [r1, #48]	; 0x30
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8000fc8:	ea40 0101 	orr.w	r1, r0, r1
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8000fcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	2b08      	cmp	r3, #8
 8000fd6:	d10d      	bne.n	8000ff4 <FSMC_NORSRAMInit+0x80>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 8000fd8:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	6812      	ldr	r2, [r2, #0]
 8000fe0:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	6800      	ldr	r0, [r0, #0]
 8000fe8:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8000fec:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8000ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 8000ff4:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	6812      	ldr	r2, [r2, #0]
 8000ffc:	f102 0201 	add.w	r2, r2, #1
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8001000:	6879      	ldr	r1, [r7, #4]
 8001002:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8001004:	6808      	ldr	r0, [r1, #0]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8001006:	6879      	ldr	r1, [r7, #4]
 8001008:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800100a:	6849      	ldr	r1, [r1, #4]
 800100c:	ea4f 1101 	mov.w	r1, r1, lsl #4
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8001010:	4308      	orrs	r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8001016:	6889      	ldr	r1, [r1, #8]
 8001018:	ea4f 2101 	mov.w	r1, r1, lsl #8
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 800101c:	4308      	orrs	r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 800101e:	6879      	ldr	r1, [r7, #4]
 8001020:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8001022:	68c9      	ldr	r1, [r1, #12]
 8001024:	ea4f 4101 	mov.w	r1, r1, lsl #16
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8001028:	4308      	orrs	r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 800102a:	6879      	ldr	r1, [r7, #4]
 800102c:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800102e:	6909      	ldr	r1, [r1, #16]
 8001030:	ea4f 5101 	mov.w	r1, r1, lsl #20
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8001034:	4308      	orrs	r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8001036:	6879      	ldr	r1, [r7, #4]
 8001038:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800103a:	6949      	ldr	r1, [r1, #20]
 800103c:	ea4f 6101 	mov.w	r1, r1, lsl #24
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8001040:	4308      	orrs	r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 8001042:	6879      	ldr	r1, [r7, #4]
 8001044:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8001046:	6989      	ldr	r1, [r1, #24]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8001048:	ea40 0101 	orr.w	r1, r0, r1
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 800104c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001054:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001058:	d125      	bne.n	80010a6 <FSMC_NORSRAMInit+0x132>
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 800105a:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <FSMC_NORSRAMInit+0x14c>)
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	6812      	ldr	r2, [r2, #0]
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8001060:	6879      	ldr	r1, [r7, #4]
 8001062:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8001064:	6808      	ldr	r0, [r1, #0]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 8001066:	6879      	ldr	r1, [r7, #4]
 8001068:	6b89      	ldr	r1, [r1, #56]	; 0x38
 800106a:	6849      	ldr	r1, [r1, #4]
 800106c:	ea4f 1101 	mov.w	r1, r1, lsl #4
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8001070:	4308      	orrs	r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8001072:	6879      	ldr	r1, [r7, #4]
 8001074:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8001076:	6889      	ldr	r1, [r1, #8]
 8001078:	ea4f 2101 	mov.w	r1, r1, lsl #8
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 800107c:	4308      	orrs	r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 800107e:	6879      	ldr	r1, [r7, #4]
 8001080:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8001082:	6909      	ldr	r1, [r1, #16]
 8001084:	ea4f 5101 	mov.w	r1, r1, lsl #20
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8001088:	4308      	orrs	r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 800108a:	6879      	ldr	r1, [r7, #4]
 800108c:	6b89      	ldr	r1, [r1, #56]	; 0x38
 800108e:	6949      	ldr	r1, [r1, #20]
 8001090:	ea4f 6101 	mov.w	r1, r1, lsl #24
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 8001094:	4308      	orrs	r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 8001096:	6879      	ldr	r1, [r7, #4]
 8001098:	6b89      	ldr	r1, [r1, #56]	; 0x38
 800109a:	6989      	ldr	r1, [r1, #24]
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 800109c:	ea40 0101 	orr.w	r1, r0, r1
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 80010a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80010a4:	e006      	b.n	80010b4 <FSMC_NORSRAMInit+0x140>
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 80010a6:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <FSMC_NORSRAMInit+0x14c>)
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	6812      	ldr	r2, [r2, #0]
 80010ac:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80010b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
}
 80010b4:	f107 070c 	add.w	r7, r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bc80      	pop	{r7}
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	a0000104 	.word	0xa0000104

080010c4 <FSMC_NORSRAMCmd>:
  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80010d0:	78fb      	ldrb	r3, [r7, #3]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d00c      	beq.n	80010f0 <FSMC_NORSRAMCmd+0x2c>
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
 80010d6:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80010da:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80010de:	6879      	ldr	r1, [r7, #4]
 80010e0:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80010e4:	f042 0101 	orr.w	r1, r2, #1
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80010ee:	e00c      	b.n	800110a <FSMC_NORSRAMCmd+0x46>
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
 80010f0:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80010f4:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80010f8:	6879      	ldr	r1, [r7, #4]
 80010fa:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80010fe:	4b05      	ldr	r3, [pc, #20]	; (8001114 <FSMC_NORSRAMCmd+0x50>)
 8001100:	ea01 0303 	and.w	r3, r1, r3
 8001104:	6879      	ldr	r1, [r7, #4]
 8001106:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  }
}
 800110a:	f107 070c 	add.w	r7, r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr
 8001114:	000ffffe 	.word	0x000ffffe

08001118 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001118:	b480      	push	{r7}
 800111a:	b087      	sub	sp, #28
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001122:	f04f 0300 	mov.w	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
 8001128:	f04f 0300 	mov.w	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
 800112e:	f04f 0300 	mov.w	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001134:	f04f 0300 	mov.w	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	e087      	b.n	800124c <GPIO_Init+0x134>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	f04f 0201 	mov.w	r2, #1
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	ea02 0303 	and.w	r3, r2, r3
 8001152:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001154:	68fa      	ldr	r2, [r7, #12]
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	429a      	cmp	r2, r3
 800115a:	d173      	bne.n	8001244 <GPIO_Init+0x12c>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001166:	f04f 0103 	mov.w	r1, #3
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	ea6f 0303 	mvn.w	r3, r3
 8001172:	401a      	ands	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	791b      	ldrb	r3, [r3, #4]
 8001180:	4619      	mov	r1, r3
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001188:	fa01 f303 	lsl.w	r3, r1, r3
 800118c:	431a      	orrs	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	791b      	ldrb	r3, [r3, #4]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d003      	beq.n	80011a2 <GPIO_Init+0x8a>
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	791b      	ldrb	r3, [r3, #4]
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d134      	bne.n	800120c <GPIO_Init+0xf4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	689a      	ldr	r2, [r3, #8]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80011ac:	f04f 0103 	mov.w	r1, #3
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
 80011b4:	ea6f 0303 	mvn.w	r3, r3
 80011b8:	401a      	ands	r2, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	689a      	ldr	r2, [r3, #8]
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	795b      	ldrb	r3, [r3, #5]
 80011c6:	4619      	mov	r1, r3
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80011ce:	fa01 f303 	lsl.w	r3, r1, r3
 80011d2:	431a      	orrs	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	685a      	ldr	r2, [r3, #4]
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	f04f 0101 	mov.w	r1, #1
 80011e4:	fa01 f303 	lsl.w	r3, r1, r3
 80011e8:	ea6f 0303 	mvn.w	r3, r3
 80011ec:	401a      	ands	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	799b      	ldrb	r3, [r3, #6]
 80011fa:	4619      	mov	r1, r3
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	b29b      	uxth	r3, r3
 8001200:	fa01 f303 	lsl.w	r3, r1, r3
 8001204:	b29b      	uxth	r3, r3
 8001206:	431a      	orrs	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68da      	ldr	r2, [r3, #12]
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	b29b      	uxth	r3, r3
 8001214:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001218:	f04f 0103 	mov.w	r1, #3
 800121c:	fa01 f303 	lsl.w	r3, r1, r3
 8001220:	ea6f 0303 	mvn.w	r3, r3
 8001224:	401a      	ands	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	68da      	ldr	r2, [r3, #12]
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	79db      	ldrb	r3, [r3, #7]
 8001232:	4619      	mov	r1, r3
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800123a:	fa01 f303 	lsl.w	r3, r1, r3
 800123e:	431a      	orrs	r2, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	f103 0301 	add.w	r3, r3, #1
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	2b0f      	cmp	r3, #15
 8001250:	f67f af74 	bls.w	800113c <GPIO_Init+0x24>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8001254:	f107 071c 	add.w	r7, r7, #28
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop

08001260 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	4613      	mov	r3, r2
 800126a:	460a      	mov	r2, r1
 800126c:	807a      	strh	r2, [r7, #2]
 800126e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001270:	f04f 0300 	mov.w	r3, #0
 8001274:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001276:	f04f 0300 	mov.w	r3, #0
 800127a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800127c:	787a      	ldrb	r2, [r7, #1]
 800127e:	887b      	ldrh	r3, [r7, #2]
 8001280:	f003 0307 	and.w	r3, r3, #7
 8001284:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800128e:	887b      	ldrh	r3, [r7, #2]
 8001290:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001294:	b29b      	uxth	r3, r3
 8001296:	461a      	mov	r2, r3
 8001298:	887b      	ldrh	r3, [r7, #2]
 800129a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800129e:	b29b      	uxth	r3, r3
 80012a0:	4619      	mov	r1, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f101 0108 	add.w	r1, r1, #8
 80012a8:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80012ac:	887b      	ldrh	r3, [r7, #2]
 80012ae:	f003 0307 	and.w	r3, r3, #7
 80012b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80012b6:	f04f 000f 	mov.w	r0, #15
 80012ba:	fa00 f303 	lsl.w	r3, r0, r3
 80012be:	ea6f 0303 	mvn.w	r3, r3
 80012c2:	4019      	ands	r1, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f102 0208 	add.w	r2, r2, #8
 80012ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80012ce:	887b      	ldrh	r3, [r7, #2]
 80012d0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	461a      	mov	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f102 0208 	add.w	r2, r2, #8
 80012de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	ea42 0303 	orr.w	r3, r2, r3
 80012e8:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80012ea:	887b      	ldrh	r3, [r7, #2]
 80012ec:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	461a      	mov	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f102 0208 	add.w	r2, r2, #8
 80012fa:	68b9      	ldr	r1, [r7, #8]
 80012fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001300:	f107 0714 	add.w	r7, r7, #20
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop

0800130c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	460b      	mov	r3, r1
 8001316:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001318:	78fb      	ldrb	r3, [r7, #3]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d007      	beq.n	800132e <RCC_AHB1PeriphClockCmd+0x22>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800131e:	4b0b      	ldr	r3, [pc, #44]	; (800134c <RCC_AHB1PeriphClockCmd+0x40>)
 8001320:	4a0a      	ldr	r2, [pc, #40]	; (800134c <RCC_AHB1PeriphClockCmd+0x40>)
 8001322:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001324:	687a      	ldr	r2, [r7, #4]
 8001326:	ea41 0202 	orr.w	r2, r1, r2
 800132a:	631a      	str	r2, [r3, #48]	; 0x30
 800132c:	e008      	b.n	8001340 <RCC_AHB1PeriphClockCmd+0x34>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800132e:	4b07      	ldr	r3, [pc, #28]	; (800134c <RCC_AHB1PeriphClockCmd+0x40>)
 8001330:	4a06      	ldr	r2, [pc, #24]	; (800134c <RCC_AHB1PeriphClockCmd+0x40>)
 8001332:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	ea6f 0202 	mvn.w	r2, r2
 800133a:	ea01 0202 	and.w	r2, r1, r2
 800133e:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8001340:	f107 070c 	add.w	r7, r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40023800 	.word	0x40023800

08001350 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	460b      	mov	r3, r1
 800135a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800135c:	78fb      	ldrb	r3, [r7, #3]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d007      	beq.n	8001372 <RCC_AHB3PeriphClockCmd+0x22>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8001362:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <RCC_AHB3PeriphClockCmd+0x40>)
 8001364:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <RCC_AHB3PeriphClockCmd+0x40>)
 8001366:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	ea41 0202 	orr.w	r2, r1, r2
 800136e:	639a      	str	r2, [r3, #56]	; 0x38
 8001370:	e008      	b.n	8001384 <RCC_AHB3PeriphClockCmd+0x34>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8001372:	4b07      	ldr	r3, [pc, #28]	; (8001390 <RCC_AHB3PeriphClockCmd+0x40>)
 8001374:	4a06      	ldr	r2, [pc, #24]	; (8001390 <RCC_AHB3PeriphClockCmd+0x40>)
 8001376:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	ea6f 0202 	mvn.w	r2, r2
 800137e:	ea01 0202 	and.w	r2, r1, r2
 8001382:	639a      	str	r2, [r3, #56]	; 0x38
  }
}
 8001384:	f107 070c 	add.w	r7, r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	40023800 	.word	0x40023800

08001394 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	460b      	mov	r3, r1
 800139e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80013a0:	78fb      	ldrb	r3, [r7, #3]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d007      	beq.n	80013b6 <RCC_APB1PeriphClockCmd+0x22>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80013a6:	4b0b      	ldr	r3, [pc, #44]	; (80013d4 <RCC_APB1PeriphClockCmd+0x40>)
 80013a8:	4a0a      	ldr	r2, [pc, #40]	; (80013d4 <RCC_APB1PeriphClockCmd+0x40>)
 80013aa:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	ea41 0202 	orr.w	r2, r1, r2
 80013b2:	641a      	str	r2, [r3, #64]	; 0x40
 80013b4:	e008      	b.n	80013c8 <RCC_APB1PeriphClockCmd+0x34>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80013b6:	4b07      	ldr	r3, [pc, #28]	; (80013d4 <RCC_APB1PeriphClockCmd+0x40>)
 80013b8:	4a06      	ldr	r2, [pc, #24]	; (80013d4 <RCC_APB1PeriphClockCmd+0x40>)
 80013ba:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	ea6f 0202 	mvn.w	r2, r2
 80013c2:	ea01 0202 	and.w	r2, r1, r2
 80013c6:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 80013c8:	f107 070c 	add.w	r7, r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	40023800 	.word	0x40023800

080013d8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	460b      	mov	r3, r1
 80013e2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80013e4:	78fb      	ldrb	r3, [r7, #3]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d007      	beq.n	80013fa <RCC_APB2PeriphClockCmd+0x22>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80013ea:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <RCC_APB2PeriphClockCmd+0x40>)
 80013ec:	4a0a      	ldr	r2, [pc, #40]	; (8001418 <RCC_APB2PeriphClockCmd+0x40>)
 80013ee:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	ea41 0202 	orr.w	r2, r1, r2
 80013f6:	645a      	str	r2, [r3, #68]	; 0x44
 80013f8:	e008      	b.n	800140c <RCC_APB2PeriphClockCmd+0x34>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80013fa:	4b07      	ldr	r3, [pc, #28]	; (8001418 <RCC_APB2PeriphClockCmd+0x40>)
 80013fc:	4a06      	ldr	r2, [pc, #24]	; (8001418 <RCC_APB2PeriphClockCmd+0x40>)
 80013fe:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	ea6f 0202 	mvn.w	r2, r2
 8001406:	ea01 0202 	and.w	r2, r1, r2
 800140a:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 800140c:	f107 070c 	add.w	r7, r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	bc80      	pop	{r7}
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	40023800 	.word	0x40023800

0800141c <SYSCFG_EXTILineConfig>:
  *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
  *           for EXTI_PortSourceGPIOI x can be (0..11).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 800141c:	b490      	push	{r4, r7}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	71fa      	strb	r2, [r7, #7]
 8001428:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 800142a:	f04f 0300 	mov.w	r3, #0
 800142e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8001430:	79bb      	ldrb	r3, [r7, #6]
 8001432:	f003 0303 	and.w	r3, r3, #3
 8001436:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800143a:	f04f 020f 	mov.w	r2, #15
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8001444:	4b1b      	ldr	r3, [pc, #108]	; (80014b4 <SYSCFG_EXTILineConfig+0x98>)
 8001446:	79ba      	ldrb	r2, [r7, #6]
 8001448:	ea4f 0292 	mov.w	r2, r2, lsr #2
 800144c:	b2d2      	uxtb	r2, r2
 800144e:	4919      	ldr	r1, [pc, #100]	; (80014b4 <SYSCFG_EXTILineConfig+0x98>)
 8001450:	79b8      	ldrb	r0, [r7, #6]
 8001452:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8001456:	b2c0      	uxtb	r0, r0
 8001458:	f100 0002 	add.w	r0, r0, #2
 800145c:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8001460:	68f9      	ldr	r1, [r7, #12]
 8001462:	ea6f 0101 	mvn.w	r1, r1
 8001466:	ea00 0101 	and.w	r1, r0, r1
 800146a:	f102 0202 	add.w	r2, r2, #2
 800146e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8001472:	4b10      	ldr	r3, [pc, #64]	; (80014b4 <SYSCFG_EXTILineConfig+0x98>)
 8001474:	79ba      	ldrb	r2, [r7, #6]
 8001476:	ea4f 0292 	mov.w	r2, r2, lsr #2
 800147a:	b2d2      	uxtb	r2, r2
 800147c:	490d      	ldr	r1, [pc, #52]	; (80014b4 <SYSCFG_EXTILineConfig+0x98>)
 800147e:	79b8      	ldrb	r0, [r7, #6]
 8001480:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8001484:	b2c0      	uxtb	r0, r0
 8001486:	f100 0002 	add.w	r0, r0, #2
 800148a:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800148e:	79fc      	ldrb	r4, [r7, #7]
 8001490:	79b9      	ldrb	r1, [r7, #6]
 8001492:	f001 0103 	and.w	r1, r1, #3
 8001496:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800149a:	fa04 f101 	lsl.w	r1, r4, r1
 800149e:	ea40 0101 	orr.w	r1, r0, r1
 80014a2:	f102 0202 	add.w	r2, r2, #2
 80014a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80014aa:	f107 0710 	add.w	r7, r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bc90      	pop	{r4, r7}
 80014b2:	4770      	bx	lr
 80014b4:	40013800 	.word	0x40013800

080014b8 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80014c2:	f04f 0300 	mov.w	r3, #0
 80014c6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	4b29      	ldr	r3, [pc, #164]	; (8001578 <TIM_TimeBaseInit+0xc0>)
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d013      	beq.n	80014fe <TIM_TimeBaseInit+0x46>
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	4b28      	ldr	r3, [pc, #160]	; (800157c <TIM_TimeBaseInit+0xc4>)
 80014da:	429a      	cmp	r2, r3
 80014dc:	d00f      	beq.n	80014fe <TIM_TimeBaseInit+0x46>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014e4:	d00b      	beq.n	80014fe <TIM_TimeBaseInit+0x46>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	4b25      	ldr	r3, [pc, #148]	; (8001580 <TIM_TimeBaseInit+0xc8>)
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d007      	beq.n	80014fe <TIM_TimeBaseInit+0x46>
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	4b24      	ldr	r3, [pc, #144]	; (8001584 <TIM_TimeBaseInit+0xcc>)
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d003      	beq.n	80014fe <TIM_TimeBaseInit+0x46>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	4b23      	ldr	r3, [pc, #140]	; (8001588 <TIM_TimeBaseInit+0xd0>)
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d109      	bne.n	8001512 <TIM_TimeBaseInit+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80014fe:	89fb      	ldrh	r3, [r7, #14]
 8001500:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001504:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	885a      	ldrh	r2, [r3, #2]
 800150a:	89fb      	ldrh	r3, [r7, #14]
 800150c:	ea42 0303 	orr.w	r3, r2, r3
 8001510:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	4b1d      	ldr	r3, [pc, #116]	; (800158c <TIM_TimeBaseInit+0xd4>)
 8001516:	429a      	cmp	r2, r3
 8001518:	d00d      	beq.n	8001536 <TIM_TimeBaseInit+0x7e>
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	4b1c      	ldr	r3, [pc, #112]	; (8001590 <TIM_TimeBaseInit+0xd8>)
 800151e:	429a      	cmp	r2, r3
 8001520:	d009      	beq.n	8001536 <TIM_TimeBaseInit+0x7e>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001522:	89fb      	ldrh	r3, [r7, #14]
 8001524:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001528:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	891a      	ldrh	r2, [r3, #8]
 800152e:	89fb      	ldrh	r3, [r7, #14]
 8001530:	ea42 0303 	orr.w	r3, r2, r3
 8001534:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	89fa      	ldrh	r2, [r7, #14]
 800153a:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	685a      	ldr	r2, [r3, #4]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	881a      	ldrh	r2, [r3, #0]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <TIM_TimeBaseInit+0xc0>)
 8001550:	429a      	cmp	r2, r3
 8001552:	d003      	beq.n	800155c <TIM_TimeBaseInit+0xa4>
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	4b09      	ldr	r3, [pc, #36]	; (800157c <TIM_TimeBaseInit+0xc4>)
 8001558:	429a      	cmp	r2, r3
 800155a:	d104      	bne.n	8001566 <TIM_TimeBaseInit+0xae>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	7a9b      	ldrb	r3, [r3, #10]
 8001560:	461a      	mov	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f04f 0201 	mov.w	r2, #1
 800156c:	829a      	strh	r2, [r3, #20]
}
 800156e:	f107 0714 	add.w	r7, r7, #20
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr
 8001578:	40010000 	.word	0x40010000
 800157c:	40010400 	.word	0x40010400
 8001580:	40000400 	.word	0x40000400
 8001584:	40000800 	.word	0x40000800
 8001588:	40000c00 	.word	0x40000c00
 800158c:	40001000 	.word	0x40001000
 8001590:	40001400 	.word	0x40001400

08001594 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	460b      	mov	r3, r1
 800159e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015a0:	78fb      	ldrb	r3, [r7, #3]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d008      	beq.n	80015b8 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	801a      	strh	r2, [r3, #0]
 80015b6:	e007      	b.n	80015c8 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	881b      	ldrh	r3, [r3, #0]
 80015bc:	b29b      	uxth	r3, r3
 80015be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	801a      	strh	r2, [r3, #0]
  }
}
 80015c8:	f107 070c 	add.w	r7, r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop

080015d4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	460b      	mov	r3, r1
 80015de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80015e0:	78fb      	ldrb	r3, [r7, #3]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d008      	beq.n	80015f8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	881b      	ldrh	r3, [r3, #0]
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	f043 0301 	orr.w	r3, r3, #1
 80015f0:	b29a      	uxth	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	801a      	strh	r2, [r3, #0]
 80015f6:	e007      	b.n	8001608 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	f023 0301 	bic.w	r3, r3, #1
 8001602:	b29a      	uxth	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	801a      	strh	r2, [r3, #0]
  }
}
 8001608:	f107 070c 	add.w	r7, r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop

08001614 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	817b      	strh	r3, [r7, #10]
 8001624:	f04f 0300 	mov.w	r3, #0
 8001628:	81fb      	strh	r3, [r7, #14]
 800162a:	f04f 0300 	mov.w	r3, #0
 800162e:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	8c1b      	ldrh	r3, [r3, #32]
 8001634:	b29b      	uxth	r3, r3
 8001636:	f023 0301 	bic.w	r3, r3, #1
 800163a:	b29a      	uxth	r2, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	8c1b      	ldrh	r3, [r3, #32]
 8001644:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	889b      	ldrh	r3, [r3, #4]
 800164a:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	8b1b      	ldrh	r3, [r3, #24]
 8001650:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8001652:	897b      	ldrh	r3, [r7, #10]
 8001654:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001658:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 800165a:	897b      	ldrh	r3, [r7, #10]
 800165c:	f023 0303 	bic.w	r3, r3, #3
 8001660:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	881a      	ldrh	r2, [r3, #0]
 8001666:	897b      	ldrh	r3, [r7, #10]
 8001668:	ea42 0303 	orr.w	r3, r2, r3
 800166c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 800166e:	89fb      	ldrh	r3, [r7, #14]
 8001670:	f023 0302 	bic.w	r3, r3, #2
 8001674:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	899a      	ldrh	r2, [r3, #12]
 800167a:	89fb      	ldrh	r3, [r7, #14]
 800167c:	ea42 0303 	orr.w	r3, r2, r3
 8001680:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	885a      	ldrh	r2, [r3, #2]
 8001686:	89fb      	ldrh	r3, [r7, #14]
 8001688:	ea42 0303 	orr.w	r3, r2, r3
 800168c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	4b20      	ldr	r3, [pc, #128]	; (8001714 <TIM_OC1Init+0x100>)
 8001692:	429a      	cmp	r2, r3
 8001694:	d003      	beq.n	800169e <TIM_OC1Init+0x8a>
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	4b1f      	ldr	r3, [pc, #124]	; (8001718 <TIM_OC1Init+0x104>)
 800169a:	429a      	cmp	r2, r3
 800169c:	d127      	bne.n	80016ee <TIM_OC1Init+0xda>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 800169e:	89fb      	ldrh	r3, [r7, #14]
 80016a0:	f023 0308 	bic.w	r3, r3, #8
 80016a4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	89da      	ldrh	r2, [r3, #14]
 80016aa:	89fb      	ldrh	r3, [r7, #14]
 80016ac:	ea42 0303 	orr.w	r3, r2, r3
 80016b0:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80016b2:	89fb      	ldrh	r3, [r7, #14]
 80016b4:	f023 0304 	bic.w	r3, r3, #4
 80016b8:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	889a      	ldrh	r2, [r3, #4]
 80016be:	89fb      	ldrh	r3, [r7, #14]
 80016c0:	ea42 0303 	orr.w	r3, r2, r3
 80016c4:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 80016c6:	89bb      	ldrh	r3, [r7, #12]
 80016c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80016cc:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80016ce:	89bb      	ldrh	r3, [r7, #12]
 80016d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80016d4:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	8a1a      	ldrh	r2, [r3, #16]
 80016da:	89bb      	ldrh	r3, [r7, #12]
 80016dc:	ea42 0303 	orr.w	r3, r2, r3
 80016e0:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	8a5a      	ldrh	r2, [r3, #18]
 80016e6:	89bb      	ldrh	r3, [r7, #12]
 80016e8:	ea42 0303 	orr.w	r3, r2, r3
 80016ec:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	89ba      	ldrh	r2, [r7, #12]
 80016f2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	897a      	ldrh	r2, [r7, #10]
 80016f8:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	689a      	ldr	r2, [r3, #8]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	89fa      	ldrh	r2, [r7, #14]
 8001706:	841a      	strh	r2, [r3, #32]
}
 8001708:	f107 0714 	add.w	r7, r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	40010000 	.word	0x40010000
 8001718:	40010400 	.word	0x40010400

0800171c <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800171c:	b480      	push	{r7}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001726:	f04f 0300 	mov.w	r3, #0
 800172a:	817b      	strh	r3, [r7, #10]
 800172c:	f04f 0300 	mov.w	r3, #0
 8001730:	81fb      	strh	r3, [r7, #14]
 8001732:	f04f 0300 	mov.w	r3, #0
 8001736:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	8c1b      	ldrh	r3, [r3, #32]
 800173c:	b29b      	uxth	r3, r3
 800173e:	f023 0310 	bic.w	r3, r3, #16
 8001742:	b29a      	uxth	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	8c1b      	ldrh	r3, [r3, #32]
 800174c:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	889b      	ldrh	r3, [r3, #4]
 8001752:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	8b1b      	ldrh	r3, [r3, #24]
 8001758:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 800175a:	897b      	ldrh	r3, [r7, #10]
 800175c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001760:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8001762:	897b      	ldrh	r3, [r7, #10]
 8001764:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001768:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	881b      	ldrh	r3, [r3, #0]
 800176e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001772:	b29a      	uxth	r2, r3
 8001774:	897b      	ldrh	r3, [r7, #10]
 8001776:	ea42 0303 	orr.w	r3, r2, r3
 800177a:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800177c:	89fb      	ldrh	r3, [r7, #14]
 800177e:	f023 0320 	bic.w	r3, r3, #32
 8001782:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	899b      	ldrh	r3, [r3, #12]
 8001788:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800178c:	b29a      	uxth	r2, r3
 800178e:	89fb      	ldrh	r3, [r7, #14]
 8001790:	ea42 0303 	orr.w	r3, r2, r3
 8001794:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	885b      	ldrh	r3, [r3, #2]
 800179a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800179e:	b29a      	uxth	r2, r3
 80017a0:	89fb      	ldrh	r3, [r7, #14]
 80017a2:	ea42 0303 	orr.w	r3, r2, r3
 80017a6:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	4b26      	ldr	r3, [pc, #152]	; (8001844 <TIM_OC2Init+0x128>)
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d003      	beq.n	80017b8 <TIM_OC2Init+0x9c>
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	4b25      	ldr	r3, [pc, #148]	; (8001848 <TIM_OC2Init+0x12c>)
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d133      	bne.n	8001820 <TIM_OC2Init+0x104>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80017b8:	89fb      	ldrh	r3, [r7, #14]
 80017ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80017be:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	89db      	ldrh	r3, [r3, #14]
 80017c4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	89fb      	ldrh	r3, [r7, #14]
 80017cc:	ea42 0303 	orr.w	r3, r2, r3
 80017d0:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80017d2:	89fb      	ldrh	r3, [r7, #14]
 80017d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80017d8:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	889b      	ldrh	r3, [r3, #4]
 80017de:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80017e2:	b29a      	uxth	r2, r3
 80017e4:	89fb      	ldrh	r3, [r7, #14]
 80017e6:	ea42 0303 	orr.w	r3, r2, r3
 80017ea:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 80017ec:	89bb      	ldrh	r3, [r7, #12]
 80017ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80017f2:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 80017f4:	89bb      	ldrh	r3, [r7, #12]
 80017f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80017fa:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	8a1b      	ldrh	r3, [r3, #16]
 8001800:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001804:	b29a      	uxth	r2, r3
 8001806:	89bb      	ldrh	r3, [r7, #12]
 8001808:	ea42 0303 	orr.w	r3, r2, r3
 800180c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	8a5b      	ldrh	r3, [r3, #18]
 8001812:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001816:	b29a      	uxth	r2, r3
 8001818:	89bb      	ldrh	r3, [r7, #12]
 800181a:	ea42 0303 	orr.w	r3, r2, r3
 800181e:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	89ba      	ldrh	r2, [r7, #12]
 8001824:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	897a      	ldrh	r2, [r7, #10]
 800182a:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	689a      	ldr	r2, [r3, #8]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	89fa      	ldrh	r2, [r7, #14]
 8001838:	841a      	strh	r2, [r3, #32]
}
 800183a:	f107 0714 	add.w	r7, r7, #20
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr
 8001844:	40010000 	.word	0x40010000
 8001848:	40010400 	.word	0x40010400

0800184c <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800184c:	b480      	push	{r7}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001856:	f04f 0300 	mov.w	r3, #0
 800185a:	817b      	strh	r3, [r7, #10]
 800185c:	f04f 0300 	mov.w	r3, #0
 8001860:	81fb      	strh	r3, [r7, #14]
 8001862:	f04f 0300 	mov.w	r3, #0
 8001866:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	8c1b      	ldrh	r3, [r3, #32]
 800186c:	b29b      	uxth	r3, r3
 800186e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001872:	b29a      	uxth	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	8c1b      	ldrh	r3, [r3, #32]
 800187c:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	889b      	ldrh	r3, [r3, #4]
 8001882:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	8b9b      	ldrh	r3, [r3, #28]
 8001888:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 800188a:	897b      	ldrh	r3, [r7, #10]
 800188c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001890:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8001892:	897b      	ldrh	r3, [r7, #10]
 8001894:	f023 0303 	bic.w	r3, r3, #3
 8001898:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	881a      	ldrh	r2, [r3, #0]
 800189e:	897b      	ldrh	r3, [r7, #10]
 80018a0:	ea42 0303 	orr.w	r3, r2, r3
 80018a4:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 80018a6:	89fb      	ldrh	r3, [r7, #14]
 80018a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80018ac:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	899b      	ldrh	r3, [r3, #12]
 80018b2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	89fb      	ldrh	r3, [r7, #14]
 80018ba:	ea42 0303 	orr.w	r3, r2, r3
 80018be:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	885b      	ldrh	r3, [r3, #2]
 80018c4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	89fb      	ldrh	r3, [r7, #14]
 80018cc:	ea42 0303 	orr.w	r3, r2, r3
 80018d0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	4b26      	ldr	r3, [pc, #152]	; (8001970 <TIM_OC3Init+0x124>)
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d003      	beq.n	80018e2 <TIM_OC3Init+0x96>
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	4b25      	ldr	r3, [pc, #148]	; (8001974 <TIM_OC3Init+0x128>)
 80018de:	429a      	cmp	r2, r3
 80018e0:	d133      	bne.n	800194a <TIM_OC3Init+0xfe>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80018e2:	89fb      	ldrh	r3, [r7, #14]
 80018e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80018e8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	89db      	ldrh	r3, [r3, #14]
 80018ee:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	89fb      	ldrh	r3, [r7, #14]
 80018f6:	ea42 0303 	orr.w	r3, r2, r3
 80018fa:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80018fc:	89fb      	ldrh	r3, [r7, #14]
 80018fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001902:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	889b      	ldrh	r3, [r3, #4]
 8001908:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800190c:	b29a      	uxth	r2, r3
 800190e:	89fb      	ldrh	r3, [r7, #14]
 8001910:	ea42 0303 	orr.w	r3, r2, r3
 8001914:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8001916:	89bb      	ldrh	r3, [r7, #12]
 8001918:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800191c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 800191e:	89bb      	ldrh	r3, [r7, #12]
 8001920:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001924:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	8a1b      	ldrh	r3, [r3, #16]
 800192a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800192e:	b29a      	uxth	r2, r3
 8001930:	89bb      	ldrh	r3, [r7, #12]
 8001932:	ea42 0303 	orr.w	r3, r2, r3
 8001936:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	8a5b      	ldrh	r3, [r3, #18]
 800193c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001940:	b29a      	uxth	r2, r3
 8001942:	89bb      	ldrh	r3, [r7, #12]
 8001944:	ea42 0303 	orr.w	r3, r2, r3
 8001948:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	89ba      	ldrh	r2, [r7, #12]
 800194e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	897a      	ldrh	r2, [r7, #10]
 8001954:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	689a      	ldr	r2, [r3, #8]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	89fa      	ldrh	r2, [r7, #14]
 8001962:	841a      	strh	r2, [r3, #32]
}
 8001964:	f107 0714 	add.w	r7, r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	40010000 	.word	0x40010000
 8001974:	40010400 	.word	0x40010400

08001978 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	81bb      	strh	r3, [r7, #12]
 8001988:	f04f 0300 	mov.w	r3, #0
 800198c:	817b      	strh	r3, [r7, #10]
 800198e:	f04f 0300 	mov.w	r3, #0
 8001992:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	8c1b      	ldrh	r3, [r3, #32]
 8001998:	b29b      	uxth	r3, r3
 800199a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800199e:	b29a      	uxth	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	8c1b      	ldrh	r3, [r3, #32]
 80019a8:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	889b      	ldrh	r3, [r3, #4]
 80019ae:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	8b9b      	ldrh	r3, [r3, #28]
 80019b4:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 80019b6:	89bb      	ldrh	r3, [r7, #12]
 80019b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80019bc:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80019be:	89bb      	ldrh	r3, [r7, #12]
 80019c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019c4:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	89bb      	ldrh	r3, [r7, #12]
 80019d2:	ea42 0303 	orr.w	r3, r2, r3
 80019d6:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80019d8:	897b      	ldrh	r3, [r7, #10]
 80019da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80019de:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	899b      	ldrh	r3, [r3, #12]
 80019e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80019e8:	b29a      	uxth	r2, r3
 80019ea:	897b      	ldrh	r3, [r7, #10]
 80019ec:	ea42 0303 	orr.w	r3, r2, r3
 80019f0:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	885b      	ldrh	r3, [r3, #2]
 80019f6:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	897b      	ldrh	r3, [r7, #10]
 80019fe:	ea42 0303 	orr.w	r3, r2, r3
 8001a02:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <TIM_OC4Init+0xdc>)
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d003      	beq.n	8001a14 <TIM_OC4Init+0x9c>
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <TIM_OC4Init+0xe0>)
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d10c      	bne.n	8001a2e <TIM_OC4Init+0xb6>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8001a14:	89fb      	ldrh	r3, [r7, #14]
 8001a16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001a1a:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	8a1b      	ldrh	r3, [r3, #16]
 8001a20:	ea4f 1383 	mov.w	r3, r3, lsl #6
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	89fb      	ldrh	r3, [r7, #14]
 8001a28:	ea42 0303 	orr.w	r3, r2, r3
 8001a2c:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	89fa      	ldrh	r2, [r7, #14]
 8001a32:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	89ba      	ldrh	r2, [r7, #12]
 8001a38:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	897a      	ldrh	r2, [r7, #10]
 8001a46:	841a      	strh	r2, [r3, #32]
}
 8001a48:	f107 0714 	add.w	r7, r7, #20
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	40010000 	.word	0x40010000
 8001a58:	40010400 	.word	0x40010400

08001a5c <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	460b      	mov	r3, r1
 8001a66:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001a68:	f04f 0300 	mov.w	r3, #0
 8001a6c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	8b1b      	ldrh	r3, [r3, #24]
 8001a72:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8001a74:	89fb      	ldrh	r3, [r7, #14]
 8001a76:	f023 0308 	bic.w	r3, r3, #8
 8001a7a:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001a7c:	89fa      	ldrh	r2, [r7, #14]
 8001a7e:	887b      	ldrh	r3, [r7, #2]
 8001a80:	ea42 0303 	orr.w	r3, r2, r3
 8001a84:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	89fa      	ldrh	r2, [r7, #14]
 8001a8a:	831a      	strh	r2, [r3, #24]
}
 8001a8c:	f107 0714 	add.w	r7, r7, #20
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop

08001a98 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001aa4:	f04f 0300 	mov.w	r3, #0
 8001aa8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	8b1b      	ldrh	r3, [r3, #24]
 8001aae:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8001ab0:	89fb      	ldrh	r3, [r7, #14]
 8001ab2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001ab6:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8001ab8:	887b      	ldrh	r3, [r7, #2]
 8001aba:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	89fb      	ldrh	r3, [r7, #14]
 8001ac2:	ea42 0303 	orr.w	r3, r2, r3
 8001ac6:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	89fa      	ldrh	r2, [r7, #14]
 8001acc:	831a      	strh	r2, [r3, #24]
}
 8001ace:	f107 0714 	add.w	r7, r7, #20
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bc80      	pop	{r7}
 8001ad6:	4770      	bx	lr

08001ad8 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001ae4:	f04f 0300 	mov.w	r3, #0
 8001ae8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	8b9b      	ldrh	r3, [r3, #28]
 8001aee:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8001af0:	89fb      	ldrh	r3, [r7, #14]
 8001af2:	f023 0308 	bic.w	r3, r3, #8
 8001af6:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8001af8:	89fa      	ldrh	r2, [r7, #14]
 8001afa:	887b      	ldrh	r3, [r7, #2]
 8001afc:	ea42 0303 	orr.w	r3, r2, r3
 8001b00:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	89fa      	ldrh	r2, [r7, #14]
 8001b06:	839a      	strh	r2, [r3, #28]
}
 8001b08:	f107 0714 	add.w	r7, r7, #20
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bc80      	pop	{r7}
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop

08001b14 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001b20:	f04f 0300 	mov.w	r3, #0
 8001b24:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	8b9b      	ldrh	r3, [r3, #28]
 8001b2a:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8001b2c:	89fb      	ldrh	r3, [r7, #14]
 8001b2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001b32:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001b34:	887b      	ldrh	r3, [r7, #2]
 8001b36:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	89fb      	ldrh	r3, [r7, #14]
 8001b3e:	ea42 0303 	orr.w	r3, r2, r3
 8001b42:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	89fa      	ldrh	r2, [r7, #14]
 8001b48:	839a      	strh	r2, [r3, #28]
}
 8001b4a:	f107 0714 	add.w	r7, r7, #20
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr

08001b54 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	460a      	mov	r2, r1
 8001b60:	807a      	strh	r2, [r7, #2]
 8001b62:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 8001b6a:	887b      	ldrh	r3, [r7, #2]
 8001b6c:	f04f 0201 	mov.w	r2, #1
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	8c1b      	ldrh	r3, [r3, #32]
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	89fb      	ldrh	r3, [r7, #14]
 8001b7e:	ea6f 0303 	mvn.w	r3, r3
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	ea02 0303 	and.w	r3, r2, r3
 8001b88:	b29a      	uxth	r2, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	8c1b      	ldrh	r3, [r3, #32]
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	8839      	ldrh	r1, [r7, #0]
 8001b96:	887b      	ldrh	r3, [r7, #2]
 8001b98:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	ea42 0303 	orr.w	r3, r2, r3
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	841a      	strh	r2, [r3, #32]
}
 8001ba8:	f107 0714 	add.w	r7, r7, #20
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop

08001bb4 <GetASCIICode>:
* Output         : 
* Return         : None
* Attention		 : None
*******************************************************************************/
void GetASCIICode(unsigned char* pBuffer,unsigned char ASCII)
{  
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	70fb      	strb	r3, [r7, #3]
   memcpy(pBuffer,AsciiLib[(ASCII - 32)] ,16);
 8001bc0:	78fb      	ldrb	r3, [r7, #3]
 8001bc2:	f1a3 0320 	sub.w	r3, r3, #32
 8001bc6:	ea4f 1203 	mov.w	r2, r3, lsl #4
 8001bca:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <GetASCIICode+0x30>)
 8001bcc:	18d3      	adds	r3, r2, r3
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f04f 0210 	mov.w	r2, #16
 8001bd6:	f7fe fb49 	bl	800026c <memcpy>
}
 8001bda:	f107 0708 	add.w	r7, r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	080061e8 	.word	0x080061e8

08001be8 <LCD_CtrlLinesConfig>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static void LCD_CtrlLinesConfig(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure; 
	
	/* Enable GPIOs clock */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD | RCC_AHB1Periph_GPIOE | RCC_AHB1Periph_GPIOG, ENABLE);
 8001bee:	f04f 0058 	mov.w	r0, #88	; 0x58
 8001bf2:	f04f 0101 	mov.w	r1, #1
 8001bf6:	f7ff fb89 	bl	800130c <RCC_AHB1PeriphClockCmd>
	
	/* Enable FSMC clock */
	RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE); 
 8001bfa:	f04f 0001 	mov.w	r0, #1
 8001bfe:	f04f 0101 	mov.w	r1, #1
 8001c02:	f7ff fba5 	bl	8001350 <RCC_AHB3PeriphClockCmd>
	| PD14 <-> FSMC_D0  | PE14 <-> FSMC_D11  |                  
	| PD15 <-> FSMC_D1  | PE15 <-> FSMC_D12  |
	+-------------------+--------------------+
	*/
	/* GPIOD configuration */
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource0, GPIO_AF_FSMC);
 8001c06:	4861      	ldr	r0, [pc, #388]	; (8001d8c <LCD_CtrlLinesConfig+0x1a4>)
 8001c08:	f04f 0100 	mov.w	r1, #0
 8001c0c:	f04f 020c 	mov.w	r2, #12
 8001c10:	f7ff fb26 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource1, GPIO_AF_FSMC);
 8001c14:	485d      	ldr	r0, [pc, #372]	; (8001d8c <LCD_CtrlLinesConfig+0x1a4>)
 8001c16:	f04f 0101 	mov.w	r1, #1
 8001c1a:	f04f 020c 	mov.w	r2, #12
 8001c1e:	f7ff fb1f 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource4, GPIO_AF_FSMC);
 8001c22:	485a      	ldr	r0, [pc, #360]	; (8001d8c <LCD_CtrlLinesConfig+0x1a4>)
 8001c24:	f04f 0104 	mov.w	r1, #4
 8001c28:	f04f 020c 	mov.w	r2, #12
 8001c2c:	f7ff fb18 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource5, GPIO_AF_FSMC);
 8001c30:	4856      	ldr	r0, [pc, #344]	; (8001d8c <LCD_CtrlLinesConfig+0x1a4>)
 8001c32:	f04f 0105 	mov.w	r1, #5
 8001c36:	f04f 020c 	mov.w	r2, #12
 8001c3a:	f7ff fb11 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_FSMC);
 8001c3e:	4853      	ldr	r0, [pc, #332]	; (8001d8c <LCD_CtrlLinesConfig+0x1a4>)
 8001c40:	f04f 0108 	mov.w	r1, #8
 8001c44:	f04f 020c 	mov.w	r2, #12
 8001c48:	f7ff fb0a 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_FSMC);
 8001c4c:	484f      	ldr	r0, [pc, #316]	; (8001d8c <LCD_CtrlLinesConfig+0x1a4>)
 8001c4e:	f04f 0109 	mov.w	r1, #9
 8001c52:	f04f 020c 	mov.w	r2, #12
 8001c56:	f7ff fb03 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource10, GPIO_AF_FSMC);
 8001c5a:	484c      	ldr	r0, [pc, #304]	; (8001d8c <LCD_CtrlLinesConfig+0x1a4>)
 8001c5c:	f04f 010a 	mov.w	r1, #10
 8001c60:	f04f 020c 	mov.w	r2, #12
 8001c64:	f7ff fafc 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_FSMC);
 8001c68:	4848      	ldr	r0, [pc, #288]	; (8001d8c <LCD_CtrlLinesConfig+0x1a4>)
 8001c6a:	f04f 010e 	mov.w	r1, #14
 8001c6e:	f04f 020c 	mov.w	r2, #12
 8001c72:	f7ff faf5 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_FSMC);
 8001c76:	4845      	ldr	r0, [pc, #276]	; (8001d8c <LCD_CtrlLinesConfig+0x1a4>)
 8001c78:	f04f 010f 	mov.w	r1, #15
 8001c7c:	f04f 020c 	mov.w	r2, #12
 8001c80:	f7ff faee 	bl	8001260 <GPIO_PinAFConfig>
	
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_4 | GPIO_Pin_5 | 
 8001c84:	f24c 7333 	movw	r3, #50995	; 0xc733
 8001c88:	603b      	str	r3, [r7, #0]
	                            GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_14 | GPIO_Pin_15;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001c8a:	f04f 0302 	mov.w	r3, #2
 8001c8e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001c90:	f04f 0303 	mov.w	r3, #3
 8001c94:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001c96:	f04f 0300 	mov.w	r3, #0
 8001c9a:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	71fb      	strb	r3, [r7, #7]
	
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001ca2:	463b      	mov	r3, r7
 8001ca4:	4839      	ldr	r0, [pc, #228]	; (8001d8c <LCD_CtrlLinesConfig+0x1a4>)
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	f7ff fa36 	bl	8001118 <GPIO_Init>
	
	
	/* GPIOE configuration */
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource2 , GPIO_AF_FSMC);
 8001cac:	4838      	ldr	r0, [pc, #224]	; (8001d90 <LCD_CtrlLinesConfig+0x1a8>)
 8001cae:	f04f 0102 	mov.w	r1, #2
 8001cb2:	f04f 020c 	mov.w	r2, #12
 8001cb6:	f7ff fad3 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource7 , GPIO_AF_FSMC);
 8001cba:	4835      	ldr	r0, [pc, #212]	; (8001d90 <LCD_CtrlLinesConfig+0x1a8>)
 8001cbc:	f04f 0107 	mov.w	r1, #7
 8001cc0:	f04f 020c 	mov.w	r2, #12
 8001cc4:	f7ff facc 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource8 , GPIO_AF_FSMC);
 8001cc8:	4831      	ldr	r0, [pc, #196]	; (8001d90 <LCD_CtrlLinesConfig+0x1a8>)
 8001cca:	f04f 0108 	mov.w	r1, #8
 8001cce:	f04f 020c 	mov.w	r2, #12
 8001cd2:	f7ff fac5 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource9 , GPIO_AF_FSMC);
 8001cd6:	482e      	ldr	r0, [pc, #184]	; (8001d90 <LCD_CtrlLinesConfig+0x1a8>)
 8001cd8:	f04f 0109 	mov.w	r1, #9
 8001cdc:	f04f 020c 	mov.w	r2, #12
 8001ce0:	f7ff fabe 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource10 , GPIO_AF_FSMC);
 8001ce4:	482a      	ldr	r0, [pc, #168]	; (8001d90 <LCD_CtrlLinesConfig+0x1a8>)
 8001ce6:	f04f 010a 	mov.w	r1, #10
 8001cea:	f04f 020c 	mov.w	r2, #12
 8001cee:	f7ff fab7 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource11 , GPIO_AF_FSMC);
 8001cf2:	4827      	ldr	r0, [pc, #156]	; (8001d90 <LCD_CtrlLinesConfig+0x1a8>)
 8001cf4:	f04f 010b 	mov.w	r1, #11
 8001cf8:	f04f 020c 	mov.w	r2, #12
 8001cfc:	f7ff fab0 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource12 , GPIO_AF_FSMC);
 8001d00:	4823      	ldr	r0, [pc, #140]	; (8001d90 <LCD_CtrlLinesConfig+0x1a8>)
 8001d02:	f04f 010c 	mov.w	r1, #12
 8001d06:	f04f 020c 	mov.w	r2, #12
 8001d0a:	f7ff faa9 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource13 , GPIO_AF_FSMC);
 8001d0e:	4820      	ldr	r0, [pc, #128]	; (8001d90 <LCD_CtrlLinesConfig+0x1a8>)
 8001d10:	f04f 010d 	mov.w	r1, #13
 8001d14:	f04f 020c 	mov.w	r2, #12
 8001d18:	f7ff faa2 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource14 , GPIO_AF_FSMC);
 8001d1c:	481c      	ldr	r0, [pc, #112]	; (8001d90 <LCD_CtrlLinesConfig+0x1a8>)
 8001d1e:	f04f 010e 	mov.w	r1, #14
 8001d22:	f04f 020c 	mov.w	r2, #12
 8001d26:	f7ff fa9b 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource15 , GPIO_AF_FSMC);
 8001d2a:	4819      	ldr	r0, [pc, #100]	; (8001d90 <LCD_CtrlLinesConfig+0x1a8>)
 8001d2c:	f04f 010f 	mov.w	r1, #15
 8001d30:	f04f 020c 	mov.w	r2, #12
 8001d34:	f7ff fa94 	bl	8001260 <GPIO_PinAFConfig>
	
	GPIO_InitStructure.GPIO_Pin =GPIO_Pin_2 | GPIO_Pin_7 | GPIO_Pin_8  | GPIO_Pin_9  | GPIO_Pin_10 |
 8001d38:	f64f 7384 	movw	r3, #65412	; 0xff84
 8001d3c:	603b      	str	r3, [r7, #0]
	                             GPIO_Pin_11| GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
	
	GPIO_Init(GPIOE, &GPIO_InitStructure);
 8001d3e:	463b      	mov	r3, r7
 8001d40:	4813      	ldr	r0, [pc, #76]	; (8001d90 <LCD_CtrlLinesConfig+0x1a8>)
 8001d42:	4619      	mov	r1, r3
 8001d44:	f7ff f9e8 	bl	8001118 <GPIO_Init>
	

	/* GPIOG configuration */
	GPIO_PinAFConfig(GPIOG, GPIO_PinSource5 , GPIO_AF_FSMC);
 8001d48:	4812      	ldr	r0, [pc, #72]	; (8001d94 <LCD_CtrlLinesConfig+0x1ac>)
 8001d4a:	f04f 0105 	mov.w	r1, #5
 8001d4e:	f04f 020c 	mov.w	r2, #12
 8001d52:	f7ff fa85 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOG, GPIO_PinSource9 , GPIO_AF_FSMC);
 8001d56:	480f      	ldr	r0, [pc, #60]	; (8001d94 <LCD_CtrlLinesConfig+0x1ac>)
 8001d58:	f04f 0109 	mov.w	r1, #9
 8001d5c:	f04f 020c 	mov.w	r2, #12
 8001d60:	f7ff fa7e 	bl	8001260 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOG, GPIO_PinSource13 , GPIO_AF_FSMC);
 8001d64:	480b      	ldr	r0, [pc, #44]	; (8001d94 <LCD_CtrlLinesConfig+0x1ac>)
 8001d66:	f04f 010d 	mov.w	r1, #13
 8001d6a:	f04f 020c 	mov.w	r2, #12
 8001d6e:	f7ff fa77 	bl	8001260 <GPIO_PinAFConfig>
	
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_9 | GPIO_Pin_13;      
 8001d72:	f242 2320 	movw	r3, #8736	; 0x2220
 8001d76:	603b      	str	r3, [r7, #0]
	
	GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001d78:	463b      	mov	r3, r7
 8001d7a:	4806      	ldr	r0, [pc, #24]	; (8001d94 <LCD_CtrlLinesConfig+0x1ac>)
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	f7ff f9cb 	bl	8001118 <GPIO_Init>
}
 8001d82:	f107 0708 	add.w	r7, r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40020c00 	.word	0x40020c00
 8001d90:	40021000 	.word	0x40021000
 8001d94:	40021800 	.word	0x40021800

08001d98 <LCD_FSMCConfig>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static void LCD_FSMCConfig(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b096      	sub	sp, #88	; 0x58
 8001d9c:	af00      	add	r7, sp, #0
	FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
	FSMC_NORSRAMTimingInitTypeDef FSMC_NORSRAMTimingInitStructure;
	
	FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM4;
 8001d9e:	f04f 0306 	mov.w	r3, #6
 8001da2:	61fb      	str	r3, [r7, #28]
	FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;
 8001da4:	f04f 0300 	mov.w	r3, #0
 8001da8:	623b      	str	r3, [r7, #32]
	FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM;
 8001daa:	f04f 0300 	mov.w	r3, #0
 8001dae:	627b      	str	r3, [r7, #36]	; 0x24
	FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;
 8001db0:	f04f 0310 	mov.w	r3, #16
 8001db4:	62bb      	str	r3, [r7, #40]	; 0x28
	FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	62fb      	str	r3, [r7, #44]	; 0x2c
	FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 8001dbc:	f04f 0300 	mov.w	r3, #0
 8001dc0:	637b      	str	r3, [r7, #52]	; 0x34
	FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;
 8001dc2:	f04f 0300 	mov.w	r3, #0
 8001dc6:	63bb      	str	r3, [r7, #56]	; 0x38
	FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8001dc8:	f04f 0300 	mov.w	r3, #0
 8001dcc:	63fb      	str	r3, [r7, #60]	; 0x3c
	FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 8001dce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dd2:	643b      	str	r3, [r7, #64]	; 0x40
	FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;
 8001dd4:	f04f 0300 	mov.w	r3, #0
 8001dd8:	647b      	str	r3, [r7, #68]	; 0x44
	FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 8001dda:	f04f 0300 	mov.w	r3, #0
 8001dde:	633b      	str	r3, [r7, #48]	; 0x30
	FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 8001de0:	f04f 0300 	mov.w	r3, #0
 8001de4:	64bb      	str	r3, [r7, #72]	; 0x48
	FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 8001de6:	f04f 0300 	mov.w	r3, #0
 8001dea:	64fb      	str	r3, [r7, #76]	; 0x4c
	FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &FSMC_NORSRAMTimingInitStructure;
 8001dec:	463b      	mov	r3, r7
 8001dee:	653b      	str	r3, [r7, #80]	; 0x50
	//FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure); 
	/* FSMC Write Timing */
	FSMC_NORSRAMTimingInitStructure.FSMC_AddressSetupTime = 7;   /* Address Setup Time */
 8001df0:	f04f 0307 	mov.w	r3, #7
 8001df4:	603b      	str	r3, [r7, #0]
	FSMC_NORSRAMTimingInitStructure.FSMC_AddressHoldTime = 0;	   
 8001df6:	f04f 0300 	mov.w	r3, #0
 8001dfa:	607b      	str	r3, [r7, #4]
	FSMC_NORSRAMTimingInitStructure.FSMC_DataSetupTime = 5;	     /* Data Setup Time */
 8001dfc:	f04f 0305 	mov.w	r3, #5
 8001e00:	60bb      	str	r3, [r7, #8]
	FSMC_NORSRAMTimingInitStructure.FSMC_BusTurnAroundDuration = 0x00;
 8001e02:	f04f 0300 	mov.w	r3, #0
 8001e06:	60fb      	str	r3, [r7, #12]
	FSMC_NORSRAMTimingInitStructure.FSMC_CLKDivision = 0x00;
 8001e08:	f04f 0300 	mov.w	r3, #0
 8001e0c:	613b      	str	r3, [r7, #16]
	FSMC_NORSRAMTimingInitStructure.FSMC_DataLatency = 0x00;
 8001e0e:	f04f 0300 	mov.w	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]
	FSMC_NORSRAMTimingInitStructure.FSMC_AccessMode = FSMC_AccessMode_A;	/* FSMC Access Mode */
 8001e14:	f04f 0300 	mov.w	r3, #0
 8001e18:	61bb      	str	r3, [r7, #24]
	FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &FSMC_NORSRAMTimingInitStructure;	  
 8001e1a:	463b      	mov	r3, r7
 8001e1c:	657b      	str	r3, [r7, #84]	; 0x54
	
	FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure); 
 8001e1e:	f107 031c 	add.w	r3, r7, #28
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff f8a6 	bl	8000f74 <FSMC_NORSRAMInit>
	
	/* Enable FSMC Bank4_SRAM Bank */
	FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM4, ENABLE);  
 8001e28:	f04f 0006 	mov.w	r0, #6
 8001e2c:	f04f 0101 	mov.w	r1, #1
 8001e30:	f7ff f948 	bl	80010c4 <FSMC_NORSRAMCmd>
}
 8001e34:	f107 0758 	add.w	r7, r7, #88	; 0x58
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <LCD_Configuration>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static void LCD_Configuration(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
	u32 i=0x1fffff;
 8001e42:	4b0b      	ldr	r3, [pc, #44]	; (8001e70 <LCD_Configuration+0x34>)
 8001e44:	607b      	str	r3, [r7, #4]
	/* Configure the LCD Control pins --------------------------------------------*/
	LCD_CtrlLinesConfig();
 8001e46:	f7ff fecf 	bl	8001be8 <LCD_CtrlLinesConfig>
	while(i--);
 8001e4a:	bf00      	nop
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	bf0c      	ite	eq
 8001e52:	2300      	moveq	r3, #0
 8001e54:	2301      	movne	r3, #1
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	f102 32ff 	add.w	r2, r2, #4294967295
 8001e5e:	607a      	str	r2, [r7, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1f3      	bne.n	8001e4c <LCD_Configuration+0x10>
	/* Configure the FSMC Parallel interface -------------------------------------*/
	LCD_FSMCConfig();
 8001e64:	f7ff ff98 	bl	8001d98 <LCD_FSMCConfig>
}
 8001e68:	f107 0708 	add.w	r7, r7, #8
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	001fffff 	.word	0x001fffff

08001e74 <delay_ms>:
* Return         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void delay_ms(uint16_t ms)    
{ 
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j; 
	for( i = 0; i < ms; i++ )
 8001e7e:	f04f 0300 	mov.w	r3, #0
 8001e82:	81fb      	strh	r3, [r7, #14]
 8001e84:	e010      	b.n	8001ea8 <delay_ms+0x34>
	{ 
		for( j = 0; j < 1141; j++ );
 8001e86:	f04f 0300 	mov.w	r3, #0
 8001e8a:	81bb      	strh	r3, [r7, #12]
 8001e8c:	e003      	b.n	8001e96 <delay_ms+0x22>
 8001e8e:	89bb      	ldrh	r3, [r7, #12]
 8001e90:	f103 0301 	add.w	r3, r3, #1
 8001e94:	81bb      	strh	r3, [r7, #12]
 8001e96:	89ba      	ldrh	r2, [r7, #12]
 8001e98:	f240 4374 	movw	r3, #1140	; 0x474
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d9f6      	bls.n	8001e8e <delay_ms+0x1a>
* Attention		 : None
*******************************************************************************/
void delay_ms(uint16_t ms)    
{ 
	uint16_t i,j; 
	for( i = 0; i < ms; i++ )
 8001ea0:	89fb      	ldrh	r3, [r7, #14]
 8001ea2:	f103 0301 	add.w	r3, r3, #1
 8001ea6:	81fb      	strh	r3, [r7, #14]
 8001ea8:	89fa      	ldrh	r2, [r7, #14]
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d3ea      	bcc.n	8001e86 <delay_ms+0x12>
	{ 
		for( j = 0; j < 1141; j++ );
	}
} 
 8001eb0:	f107 0714 	add.w	r7, r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bc80      	pop	{r7}
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop

08001ebc <LCD_Initializtion>:
*******************************************************************************/
	uint16_t DeviceCode;
	uint16_t i;

void LCD_Initializtion(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
	/*LCD RESET PIN init*/
																			
	LCD_Configuration();
 8001ec0:	f7ff ffbc 	bl	8001e3c <LCD_Configuration>
	/* Set MN(multipliers) of PLL, VCO = crystal freq * (N+1) */
	/* PLL freq = VCO/M with 250MHz < VCO < 800MHz */
	/* The max PLL freq is around 120MHz. To obtain 120MHz as the PLL freq */

	DeviceCode = 0x0123;
 8001ec4:	4bc3      	ldr	r3, [pc, #780]	; (80021d4 <LCD_Initializtion+0x318>)
 8001ec6:	f240 1223 	movw	r2, #291	; 0x123
 8001eca:	801a      	strh	r2, [r3, #0]
	DeviceCode = LCD_ReadReg(0x0000);		/* Read LCD ID	*/	
 8001ecc:	f04f 0000 	mov.w	r0, #0
 8001ed0:	f002 f9ac 	bl	800422c <LCD_ReadReg>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	4bbe      	ldr	r3, [pc, #760]	; (80021d4 <LCD_Initializtion+0x318>)
 8001eda:	801a      	strh	r2, [r3, #0]

	if( DeviceCode == 0x9325 || DeviceCode == 0x9328 )	
 8001edc:	4bbd      	ldr	r3, [pc, #756]	; (80021d4 <LCD_Initializtion+0x318>)
 8001ede:	881a      	ldrh	r2, [r3, #0]
 8001ee0:	f249 3325 	movw	r3, #37669	; 0x9325
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d006      	beq.n	8001ef6 <LCD_Initializtion+0x3a>
 8001ee8:	4bba      	ldr	r3, [pc, #744]	; (80021d4 <LCD_Initializtion+0x318>)
 8001eea:	881a      	ldrh	r2, [r3, #0]
 8001eec:	f249 3328 	movw	r3, #37672	; 0x9328
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	f040 8173 	bne.w	80021dc <LCD_Initializtion+0x320>
	{
		LCD_Code = ILI9325;
 8001ef6:	4bb8      	ldr	r3, [pc, #736]	; (80021d8 <LCD_Initializtion+0x31c>)
 8001ef8:	f04f 0201 	mov.w	r2, #1
 8001efc:	701a      	strb	r2, [r3, #0]
		LCD_WriteReg(0x00e7,0x0010);      
 8001efe:	f04f 00e7 	mov.w	r0, #231	; 0xe7
 8001f02:	f04f 0110 	mov.w	r1, #16
 8001f06:	f002 f97d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0001);  	/* start internal osc */
 8001f0a:	f04f 0000 	mov.w	r0, #0
 8001f0e:	f04f 0101 	mov.w	r1, #1
 8001f12:	f002 f977 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0001,0x0100);     
 8001f16:	f04f 0001 	mov.w	r0, #1
 8001f1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f1e:	f002 f971 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0002,0x0700); 	/* power on sequence */
 8001f22:	f04f 0002 	mov.w	r0, #2
 8001f26:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8001f2a:	f002 f96b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0003,(1<<12)|(1<<5)|(1<<4)|(0<<3) ); 	/* importance */
 8001f2e:	f04f 0003 	mov.w	r0, #3
 8001f32:	f241 0130 	movw	r1, #4144	; 0x1030
 8001f36:	f002 f965 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0004,0x0000);                                   
 8001f3a:	f04f 0004 	mov.w	r0, #4
 8001f3e:	f04f 0100 	mov.w	r1, #0
 8001f42:	f002 f95f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0207);	           
 8001f46:	f04f 0008 	mov.w	r0, #8
 8001f4a:	f240 2107 	movw	r1, #519	; 0x207
 8001f4e:	f002 f959 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0009,0x0000);         
 8001f52:	f04f 0009 	mov.w	r0, #9
 8001f56:	f04f 0100 	mov.w	r1, #0
 8001f5a:	f002 f953 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000a,0x0000); 	/* display setting */        
 8001f5e:	f04f 000a 	mov.w	r0, #10
 8001f62:	f04f 0100 	mov.w	r1, #0
 8001f66:	f002 f94d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000c,0x0001);	/* display setting */        
 8001f6a:	f04f 000c 	mov.w	r0, #12
 8001f6e:	f04f 0101 	mov.w	r1, #1
 8001f72:	f002 f947 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000d,0x0000); 			        
 8001f76:	f04f 000d 	mov.w	r0, #13
 8001f7a:	f04f 0100 	mov.w	r1, #0
 8001f7e:	f002 f941 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000f,0x0000);
 8001f82:	f04f 000f 	mov.w	r0, #15
 8001f86:	f04f 0100 	mov.w	r1, #0
 8001f8a:	f002 f93b 	bl	8004204 <LCD_WriteReg>
		/* Power On sequence */
		LCD_WriteReg(0x0010,0x0000);   
 8001f8e:	f04f 0010 	mov.w	r0, #16
 8001f92:	f04f 0100 	mov.w	r1, #0
 8001f96:	f002 f935 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0007);
 8001f9a:	f04f 0011 	mov.w	r0, #17
 8001f9e:	f04f 0107 	mov.w	r1, #7
 8001fa2:	f002 f92f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0012,0x0000);                                                                 
 8001fa6:	f04f 0012 	mov.w	r0, #18
 8001faa:	f04f 0100 	mov.w	r1, #0
 8001fae:	f002 f929 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0013,0x0000);                 
 8001fb2:	f04f 0013 	mov.w	r0, #19
 8001fb6:	f04f 0100 	mov.w	r1, #0
 8001fba:	f002 f923 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);  /* delay 50 ms */		
 8001fbe:	f04f 0032 	mov.w	r0, #50	; 0x32
 8001fc2:	f7ff ff57 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0010,0x1590);   
 8001fc6:	f04f 0010 	mov.w	r0, #16
 8001fca:	f241 5190 	movw	r1, #5520	; 0x1590
 8001fce:	f002 f919 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0227);
 8001fd2:	f04f 0011 	mov.w	r0, #17
 8001fd6:	f240 2127 	movw	r1, #551	; 0x227
 8001fda:	f002 f913 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);  /* delay 50 ms */		
 8001fde:	f04f 0032 	mov.w	r0, #50	; 0x32
 8001fe2:	f7ff ff47 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0012,0x009c);                  
 8001fe6:	f04f 0012 	mov.w	r0, #18
 8001fea:	f04f 019c 	mov.w	r1, #156	; 0x9c
 8001fee:	f002 f909 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);  /* delay 50 ms */		
 8001ff2:	f04f 0032 	mov.w	r0, #50	; 0x32
 8001ff6:	f7ff ff3d 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0013,0x1900);   
 8001ffa:	f04f 0013 	mov.w	r0, #19
 8001ffe:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 8002002:	f002 f8ff 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0029,0x0023);
 8002006:	f04f 0029 	mov.w	r0, #41	; 0x29
 800200a:	f04f 0123 	mov.w	r1, #35	; 0x23
 800200e:	f002 f8f9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x002b,0x000e);
 8002012:	f04f 002b 	mov.w	r0, #43	; 0x2b
 8002016:	f04f 010e 	mov.w	r1, #14
 800201a:	f002 f8f3 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);  /* delay 50 ms */		
 800201e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002022:	f7ff ff27 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0020,0x0000);                                                            
 8002026:	f04f 0020 	mov.w	r0, #32
 800202a:	f04f 0100 	mov.w	r1, #0
 800202e:	f002 f8e9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0021,0x0000);           
 8002032:	f04f 0021 	mov.w	r0, #33	; 0x21
 8002036:	f04f 0100 	mov.w	r1, #0
 800203a:	f002 f8e3 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);  /* delay 50 ms */		
 800203e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002042:	f7ff ff17 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0030,0x0007); 
 8002046:	f04f 0030 	mov.w	r0, #48	; 0x30
 800204a:	f04f 0107 	mov.w	r1, #7
 800204e:	f002 f8d9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x0707);   
 8002052:	f04f 0031 	mov.w	r0, #49	; 0x31
 8002056:	f240 7107 	movw	r1, #1799	; 0x707
 800205a:	f002 f8d3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0006);
 800205e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002062:	f04f 0106 	mov.w	r1, #6
 8002066:	f002 f8cd 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x0704);
 800206a:	f04f 0035 	mov.w	r0, #53	; 0x35
 800206e:	f240 7104 	movw	r1, #1796	; 0x704
 8002072:	f002 f8c7 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x1f04); 
 8002076:	f04f 0036 	mov.w	r0, #54	; 0x36
 800207a:	f641 7104 	movw	r1, #7940	; 0x1f04
 800207e:	f002 f8c1 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x0004);
 8002082:	f04f 0037 	mov.w	r0, #55	; 0x37
 8002086:	f04f 0104 	mov.w	r1, #4
 800208a:	f002 f8bb 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0038,0x0000);        
 800208e:	f04f 0038 	mov.w	r0, #56	; 0x38
 8002092:	f04f 0100 	mov.w	r1, #0
 8002096:	f002 f8b5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0039,0x0706);     
 800209a:	f04f 0039 	mov.w	r0, #57	; 0x39
 800209e:	f240 7106 	movw	r1, #1798	; 0x706
 80020a2:	f002 f8af 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x003c,0x0701);
 80020a6:	f04f 003c 	mov.w	r0, #60	; 0x3c
 80020aa:	f240 7101 	movw	r1, #1793	; 0x701
 80020ae:	f002 f8a9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x003d,0x000f);
 80020b2:	f04f 003d 	mov.w	r0, #61	; 0x3d
 80020b6:	f04f 010f 	mov.w	r1, #15
 80020ba:	f002 f8a3 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);  /* delay 50 ms */		
 80020be:	f04f 0032 	mov.w	r0, #50	; 0x32
 80020c2:	f7ff fed7 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0050,0x0000);        
 80020c6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80020ca:	f04f 0100 	mov.w	r1, #0
 80020ce:	f002 f899 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0051,0x00ef);   
 80020d2:	f04f 0051 	mov.w	r0, #81	; 0x51
 80020d6:	f04f 01ef 	mov.w	r1, #239	; 0xef
 80020da:	f002 f893 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0052,0x0000);     
 80020de:	f04f 0052 	mov.w	r0, #82	; 0x52
 80020e2:	f04f 0100 	mov.w	r1, #0
 80020e6:	f002 f88d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0053,0x013f);
 80020ea:	f04f 0053 	mov.w	r0, #83	; 0x53
 80020ee:	f240 113f 	movw	r1, #319	; 0x13f
 80020f2:	f002 f887 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0060,0xa700);        
 80020f6:	f04f 0060 	mov.w	r0, #96	; 0x60
 80020fa:	f44f 4127 	mov.w	r1, #42752	; 0xa700
 80020fe:	f002 f881 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0061,0x0001); 
 8002102:	f04f 0061 	mov.w	r0, #97	; 0x61
 8002106:	f04f 0101 	mov.w	r1, #1
 800210a:	f002 f87b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x006a,0x0000);
 800210e:	f04f 006a 	mov.w	r0, #106	; 0x6a
 8002112:	f04f 0100 	mov.w	r1, #0
 8002116:	f002 f875 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0080,0x0000);
 800211a:	f04f 0080 	mov.w	r0, #128	; 0x80
 800211e:	f04f 0100 	mov.w	r1, #0
 8002122:	f002 f86f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0081,0x0000);
 8002126:	f04f 0081 	mov.w	r0, #129	; 0x81
 800212a:	f04f 0100 	mov.w	r1, #0
 800212e:	f002 f869 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0082,0x0000);
 8002132:	f04f 0082 	mov.w	r0, #130	; 0x82
 8002136:	f04f 0100 	mov.w	r1, #0
 800213a:	f002 f863 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0083,0x0000);
 800213e:	f04f 0083 	mov.w	r0, #131	; 0x83
 8002142:	f04f 0100 	mov.w	r1, #0
 8002146:	f002 f85d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0084,0x0000);
 800214a:	f04f 0084 	mov.w	r0, #132	; 0x84
 800214e:	f04f 0100 	mov.w	r1, #0
 8002152:	f002 f857 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0085,0x0000);
 8002156:	f04f 0085 	mov.w	r0, #133	; 0x85
 800215a:	f04f 0100 	mov.w	r1, #0
 800215e:	f002 f851 	bl	8004204 <LCD_WriteReg>
		  
		LCD_WriteReg(0x0090,0x0010);     
 8002162:	f04f 0090 	mov.w	r0, #144	; 0x90
 8002166:	f04f 0110 	mov.w	r1, #16
 800216a:	f002 f84b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0092,0x0000);  
 800216e:	f04f 0092 	mov.w	r0, #146	; 0x92
 8002172:	f04f 0100 	mov.w	r1, #0
 8002176:	f002 f845 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0093,0x0003);
 800217a:	f04f 0093 	mov.w	r0, #147	; 0x93
 800217e:	f04f 0103 	mov.w	r1, #3
 8002182:	f002 f83f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0095,0x0110);
 8002186:	f04f 0095 	mov.w	r0, #149	; 0x95
 800218a:	f44f 7188 	mov.w	r1, #272	; 0x110
 800218e:	f002 f839 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0097,0x0000);        
 8002192:	f04f 0097 	mov.w	r0, #151	; 0x97
 8002196:	f04f 0100 	mov.w	r1, #0
 800219a:	f002 f833 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0098,0x0000);  
 800219e:	f04f 0098 	mov.w	r0, #152	; 0x98
 80021a2:	f04f 0100 	mov.w	r1, #0
 80021a6:	f002 f82d 	bl	8004204 <LCD_WriteReg>
		/* display on sequence */    
		LCD_WriteReg(0x0007,0x0133);
 80021aa:	f04f 0007 	mov.w	r0, #7
 80021ae:	f240 1133 	movw	r1, #307	; 0x133
 80021b2:	f002 f827 	bl	8004204 <LCD_WriteReg>
		
		LCD_WriteReg(0x0020,0x0000);
 80021b6:	f04f 0020 	mov.w	r0, #32
 80021ba:	f04f 0100 	mov.w	r1, #0
 80021be:	f002 f821 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0021,0x0000);
 80021c2:	f04f 0021 	mov.w	r0, #33	; 0x21
 80021c6:	f04f 0100 	mov.w	r1, #0
 80021ca:	f002 f81b 	bl	8004204 <LCD_WriteReg>
 80021ce:	f001 be5a 	b.w	8003e86 <LCD_Initializtion+0x1fca>
 80021d2:	bf00      	nop
 80021d4:	2000c9a6 	.word	0x2000c9a6
 80021d8:	20000034 	.word	0x20000034
	}
	else if( DeviceCode == 0x9320 || DeviceCode == 0x9300 )
 80021dc:	4b7e      	ldr	r3, [pc, #504]	; (80023d8 <LCD_Initializtion+0x51c>)
 80021de:	881a      	ldrh	r2, [r3, #0]
 80021e0:	f249 3320 	movw	r3, #37664	; 0x9320
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d005      	beq.n	80021f4 <LCD_Initializtion+0x338>
 80021e8:	4b7b      	ldr	r3, [pc, #492]	; (80023d8 <LCD_Initializtion+0x51c>)
 80021ea:	881b      	ldrh	r3, [r3, #0]
 80021ec:	f5b3 4f13 	cmp.w	r3, #37632	; 0x9300
 80021f0:	f040 80f6 	bne.w	80023e0 <LCD_Initializtion+0x524>
	{
	    LCD_Code = ILI9320;
 80021f4:	4b79      	ldr	r3, [pc, #484]	; (80023dc <LCD_Initializtion+0x520>)
 80021f6:	f04f 0200 	mov.w	r2, #0
 80021fa:	701a      	strb	r2, [r3, #0]
	    LCD_WriteReg(0x00,0x0000);
 80021fc:	f04f 0000 	mov.w	r0, #0
 8002200:	f04f 0100 	mov.w	r1, #0
 8002204:	f001 fffe 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x01,0x0100);	/* Driver Output Contral */
 8002208:	f04f 0001 	mov.w	r0, #1
 800220c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002210:	f001 fff8 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x02,0x0700);	/* LCD Driver Waveform Contral */
 8002214:	f04f 0002 	mov.w	r0, #2
 8002218:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 800221c:	f001 fff2 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x03,0x1018);	/* Entry Mode Set */
 8002220:	f04f 0003 	mov.w	r0, #3
 8002224:	f241 0118 	movw	r1, #4120	; 0x1018
 8002228:	f001 ffec 	bl	8004204 <LCD_WriteReg>
		
		LCD_WriteReg(0x04,0x0000);	/* Scalling Contral */
 800222c:	f04f 0004 	mov.w	r0, #4
 8002230:	f04f 0100 	mov.w	r1, #0
 8002234:	f001 ffe6 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x08,0x0202);	/* Display Contral */
 8002238:	f04f 0008 	mov.w	r0, #8
 800223c:	f240 2102 	movw	r1, #514	; 0x202
 8002240:	f001 ffe0 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x09,0x0000);	/* Display Contral 3.(0x0000) */
 8002244:	f04f 0009 	mov.w	r0, #9
 8002248:	f04f 0100 	mov.w	r1, #0
 800224c:	f001 ffda 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0a,0x0000);	/* Frame Cycle Contal.(0x0000) */
 8002250:	f04f 000a 	mov.w	r0, #10
 8002254:	f04f 0100 	mov.w	r1, #0
 8002258:	f001 ffd4 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0c,(1<<0));	/* Extern Display Interface Contral */
 800225c:	f04f 000c 	mov.w	r0, #12
 8002260:	f04f 0101 	mov.w	r1, #1
 8002264:	f001 ffce 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0d,0x0000);	/* Frame Maker Position */
 8002268:	f04f 000d 	mov.w	r0, #13
 800226c:	f04f 0100 	mov.w	r1, #0
 8002270:	f001 ffc8 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0f,0x0000);	/* Extern Display Interface Contral 2. */
 8002274:	f04f 000f 	mov.w	r0, #15
 8002278:	f04f 0100 	mov.w	r1, #0
 800227c:	f001 ffc2 	bl	8004204 <LCD_WriteReg>
		
	    delay_ms(100);  /* delay 100 ms */		
 8002280:	f04f 0064 	mov.w	r0, #100	; 0x64
 8002284:	f7ff fdf6 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x07,0x0101);	/* Display Contral */
 8002288:	f04f 0007 	mov.w	r0, #7
 800228c:	f240 1101 	movw	r1, #257	; 0x101
 8002290:	f001 ffb8 	bl	8004204 <LCD_WriteReg>
	    delay_ms(100);  /* delay 100 ms */		
 8002294:	f04f 0064 	mov.w	r0, #100	; 0x64
 8002298:	f7ff fdec 	bl	8001e74 <delay_ms>
	
		LCD_WriteReg(0x10,(1<<12)|(0<<8)|(1<<7)|(1<<6)|(0<<4));	/* Power Control 1.(0x16b0)	*/
 800229c:	f04f 0010 	mov.w	r0, #16
 80022a0:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
 80022a4:	f001 ffae 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x11,0x0007);								/* Power Control 2 */
 80022a8:	f04f 0011 	mov.w	r0, #17
 80022ac:	f04f 0107 	mov.w	r1, #7
 80022b0:	f001 ffa8 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x12,(1<<8)|(1<<4)|(0<<0));				/* Power Control 3.(0x0138)	*/
 80022b4:	f04f 0012 	mov.w	r0, #18
 80022b8:	f44f 7188 	mov.w	r1, #272	; 0x110
 80022bc:	f001 ffa2 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x13,0x0b00);								/* Power Control 4 */
 80022c0:	f04f 0013 	mov.w	r0, #19
 80022c4:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 80022c8:	f001 ff9c 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x29,0x0000);								/* Power Control 7 */
 80022cc:	f04f 0029 	mov.w	r0, #41	; 0x29
 80022d0:	f04f 0100 	mov.w	r1, #0
 80022d4:	f001 ff96 	bl	8004204 <LCD_WriteReg>
		
		LCD_WriteReg(0x2b,(1<<14)|(1<<4));
 80022d8:	f04f 002b 	mov.w	r0, #43	; 0x2b
 80022dc:	f244 0110 	movw	r1, #16400	; 0x4010
 80022e0:	f001 ff90 	bl	8004204 <LCD_WriteReg>
			
		LCD_WriteReg(0x50,0);       /* Set X Start */
 80022e4:	f04f 0050 	mov.w	r0, #80	; 0x50
 80022e8:	f04f 0100 	mov.w	r1, #0
 80022ec:	f001 ff8a 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x51,239);	    /* Set X End */
 80022f0:	f04f 0051 	mov.w	r0, #81	; 0x51
 80022f4:	f04f 01ef 	mov.w	r1, #239	; 0xef
 80022f8:	f001 ff84 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x52,0);	    /* Set Y Start */
 80022fc:	f04f 0052 	mov.w	r0, #82	; 0x52
 8002300:	f04f 0100 	mov.w	r1, #0
 8002304:	f001 ff7e 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x53,319);	    /* Set Y End */
 8002308:	f04f 0053 	mov.w	r0, #83	; 0x53
 800230c:	f240 113f 	movw	r1, #319	; 0x13f
 8002310:	f001 ff78 	bl	8004204 <LCD_WriteReg>
		
		LCD_WriteReg(0x60,0x2700);	/* Driver Output Control */
 8002314:	f04f 0060 	mov.w	r0, #96	; 0x60
 8002318:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 800231c:	f001 ff72 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x61,0x0001);	/* Driver Output Control */
 8002320:	f04f 0061 	mov.w	r0, #97	; 0x61
 8002324:	f04f 0101 	mov.w	r1, #1
 8002328:	f001 ff6c 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x6a,0x0000);	/* Vertical Srcoll Control */
 800232c:	f04f 006a 	mov.w	r0, #106	; 0x6a
 8002330:	f04f 0100 	mov.w	r1, #0
 8002334:	f001 ff66 	bl	8004204 <LCD_WriteReg>
		
		LCD_WriteReg(0x80,0x0000);	/* Display Position? Partial Display 1 */
 8002338:	f04f 0080 	mov.w	r0, #128	; 0x80
 800233c:	f04f 0100 	mov.w	r1, #0
 8002340:	f001 ff60 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x81,0x0000);	/* RAM Address Start? Partial Display 1 */
 8002344:	f04f 0081 	mov.w	r0, #129	; 0x81
 8002348:	f04f 0100 	mov.w	r1, #0
 800234c:	f001 ff5a 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x82,0x0000);	/* RAM Address End-Partial Display 1 */
 8002350:	f04f 0082 	mov.w	r0, #130	; 0x82
 8002354:	f04f 0100 	mov.w	r1, #0
 8002358:	f001 ff54 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x83,0x0000);	/* Displsy Position? Partial Display 2 */
 800235c:	f04f 0083 	mov.w	r0, #131	; 0x83
 8002360:	f04f 0100 	mov.w	r1, #0
 8002364:	f001 ff4e 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x84,0x0000);	/* RAM Address Start? Partial Display 2 */
 8002368:	f04f 0084 	mov.w	r0, #132	; 0x84
 800236c:	f04f 0100 	mov.w	r1, #0
 8002370:	f001 ff48 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x85,0x0000);	/* RAM Address End? Partial Display 2 */
 8002374:	f04f 0085 	mov.w	r0, #133	; 0x85
 8002378:	f04f 0100 	mov.w	r1, #0
 800237c:	f001 ff42 	bl	8004204 <LCD_WriteReg>
		
	    LCD_WriteReg(0x90,(0<<7)|(16<<0));	/* Frame Cycle Contral.(0x0013)	*/
 8002380:	f04f 0090 	mov.w	r0, #144	; 0x90
 8002384:	f04f 0110 	mov.w	r1, #16
 8002388:	f001 ff3c 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x92,0x0000);	/* Panel Interface Contral 2.(0x0000) */
 800238c:	f04f 0092 	mov.w	r0, #146	; 0x92
 8002390:	f04f 0100 	mov.w	r1, #0
 8002394:	f001 ff36 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x93,0x0001);	/* Panel Interface Contral 3. */
 8002398:	f04f 0093 	mov.w	r0, #147	; 0x93
 800239c:	f04f 0101 	mov.w	r1, #1
 80023a0:	f001 ff30 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x95,0x0110);	/* Frame Cycle Contral.(0x0110)	*/
 80023a4:	f04f 0095 	mov.w	r0, #149	; 0x95
 80023a8:	f44f 7188 	mov.w	r1, #272	; 0x110
 80023ac:	f001 ff2a 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x97,(0<<8));	
 80023b0:	f04f 0097 	mov.w	r0, #151	; 0x97
 80023b4:	f04f 0100 	mov.w	r1, #0
 80023b8:	f001 ff24 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x98,0x0000);	/* Frame Cycle Contral */
 80023bc:	f04f 0098 	mov.w	r0, #152	; 0x98
 80023c0:	f04f 0100 	mov.w	r1, #0
 80023c4:	f001 ff1e 	bl	8004204 <LCD_WriteReg>
	
	    LCD_WriteReg(0x07,0x0173);
 80023c8:	f04f 0007 	mov.w	r0, #7
 80023cc:	f240 1173 	movw	r1, #371	; 0x173
 80023d0:	f001 ff18 	bl	8004204 <LCD_WriteReg>
 80023d4:	f001 bd57 	b.w	8003e86 <LCD_Initializtion+0x1fca>
 80023d8:	2000c9a6 	.word	0x2000c9a6
 80023dc:	20000034 	.word	0x20000034
	}
	else if( DeviceCode == 0x9331 )
 80023e0:	4ba8      	ldr	r3, [pc, #672]	; (8002684 <LCD_Initializtion+0x7c8>)
 80023e2:	881a      	ldrh	r2, [r3, #0]
 80023e4:	f249 3331 	movw	r3, #37681	; 0x9331
 80023e8:	429a      	cmp	r2, r3
 80023ea:	f040 814f 	bne.w	800268c <LCD_Initializtion+0x7d0>
	{
	    LCD_Code = ILI9331;
 80023ee:	4ba6      	ldr	r3, [pc, #664]	; (8002688 <LCD_Initializtion+0x7cc>)
 80023f0:	f04f 0203 	mov.w	r2, #3
 80023f4:	701a      	strb	r2, [r3, #0]
		LCD_WriteReg(0x00E7, 0x1014);
 80023f6:	f04f 00e7 	mov.w	r0, #231	; 0xe7
 80023fa:	f241 0114 	movw	r1, #4116	; 0x1014
 80023fe:	f001 ff01 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0001, 0x0100);   /* set SS and SM bit */
 8002402:	f04f 0001 	mov.w	r0, #1
 8002406:	f44f 7180 	mov.w	r1, #256	; 0x100
 800240a:	f001 fefb 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0002, 0x0200);   /* set 1 line inversion */
 800240e:	f04f 0002 	mov.w	r0, #2
 8002412:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002416:	f001 fef5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0003, 0x1030);   /* set GRAM write direction and BGR=1 */
 800241a:	f04f 0003 	mov.w	r0, #3
 800241e:	f241 0130 	movw	r1, #4144	; 0x1030
 8002422:	f001 feef 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0008, 0x0202);   /* set the back porch and front porch */
 8002426:	f04f 0008 	mov.w	r0, #8
 800242a:	f240 2102 	movw	r1, #514	; 0x202
 800242e:	f001 fee9 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0009, 0x0000);   /* set non-display area refresh cycle ISC[3:0] */
 8002432:	f04f 0009 	mov.w	r0, #9
 8002436:	f04f 0100 	mov.w	r1, #0
 800243a:	f001 fee3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000A, 0x0000);   /* FMARK function */
 800243e:	f04f 000a 	mov.w	r0, #10
 8002442:	f04f 0100 	mov.w	r1, #0
 8002446:	f001 fedd 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000C, 0x0000);   /* RGB interface setting */
 800244a:	f04f 000c 	mov.w	r0, #12
 800244e:	f04f 0100 	mov.w	r1, #0
 8002452:	f001 fed7 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000D, 0x0000);   /* Frame marker Position */
 8002456:	f04f 000d 	mov.w	r0, #13
 800245a:	f04f 0100 	mov.w	r1, #0
 800245e:	f001 fed1 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000F, 0x0000);   /* RGB interface polarity */
 8002462:	f04f 000f 	mov.w	r0, #15
 8002466:	f04f 0100 	mov.w	r1, #0
 800246a:	f001 fecb 	bl	8004204 <LCD_WriteReg>
		/* Power On sequence */
		LCD_WriteReg(0x0010, 0x0000);   /* SAP, BT[3:0], AP, DSTB, SLP, STB	*/
 800246e:	f04f 0010 	mov.w	r0, #16
 8002472:	f04f 0100 	mov.w	r1, #0
 8002476:	f001 fec5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0011, 0x0007);   /* DC1[2:0], DC0[2:0], VC[2:0] */
 800247a:	f04f 0011 	mov.w	r0, #17
 800247e:	f04f 0107 	mov.w	r1, #7
 8002482:	f001 febf 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0012, 0x0000);   /* VREG1OUT voltage	*/
 8002486:	f04f 0012 	mov.w	r0, #18
 800248a:	f04f 0100 	mov.w	r1, #0
 800248e:	f001 feb9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0013, 0x0000);   /* VDV[4:0] for VCOM amplitude */
 8002492:	f04f 0013 	mov.w	r0, #19
 8002496:	f04f 0100 	mov.w	r1, #0
 800249a:	f001 feb3 	bl	8004204 <LCD_WriteReg>
	    delay_ms(200);  /* delay 200 ms */		
 800249e:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 80024a2:	f7ff fce7 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0010, 0x1690);   /* SAP, BT[3:0], AP, DSTB, SLP, STB	*/
 80024a6:	f04f 0010 	mov.w	r0, #16
 80024aa:	f241 6190 	movw	r1, #5776	; 0x1690
 80024ae:	f001 fea9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0011, 0x0227);   /* DC1[2:0], DC0[2:0], VC[2:0] */
 80024b2:	f04f 0011 	mov.w	r0, #17
 80024b6:	f240 2127 	movw	r1, #551	; 0x227
 80024ba:	f001 fea3 	bl	8004204 <LCD_WriteReg>
	    delay_ms(50);  /* delay 50 ms */		
 80024be:	f04f 0032 	mov.w	r0, #50	; 0x32
 80024c2:	f7ff fcd7 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0012, 0x000C);   /* Internal reference voltage= Vci	*/
 80024c6:	f04f 0012 	mov.w	r0, #18
 80024ca:	f04f 010c 	mov.w	r1, #12
 80024ce:	f001 fe99 	bl	8004204 <LCD_WriteReg>
	    delay_ms(50);  /* delay 50 ms */		
 80024d2:	f04f 0032 	mov.w	r0, #50	; 0x32
 80024d6:	f7ff fccd 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0013, 0x0800);   /* Set VDV[4:0] for VCOM amplitude */
 80024da:	f04f 0013 	mov.w	r0, #19
 80024de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024e2:	f001 fe8f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0029, 0x0011);   /* Set VCM[5:0] for VCOMH */
 80024e6:	f04f 0029 	mov.w	r0, #41	; 0x29
 80024ea:	f04f 0111 	mov.w	r1, #17
 80024ee:	f001 fe89 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x002B, 0x000B);   /* Set Frame Rate */
 80024f2:	f04f 002b 	mov.w	r0, #43	; 0x2b
 80024f6:	f04f 010b 	mov.w	r1, #11
 80024fa:	f001 fe83 	bl	8004204 <LCD_WriteReg>
	    delay_ms(50);  /* delay 50 ms */		
 80024fe:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002502:	f7ff fcb7 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0020, 0x0000);   /* GRAM horizontal Address */
 8002506:	f04f 0020 	mov.w	r0, #32
 800250a:	f04f 0100 	mov.w	r1, #0
 800250e:	f001 fe79 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0021, 0x0000);   /* GRAM Vertical Address */
 8002512:	f04f 0021 	mov.w	r0, #33	; 0x21
 8002516:	f04f 0100 	mov.w	r1, #0
 800251a:	f001 fe73 	bl	8004204 <LCD_WriteReg>
		/* Adjust the Gamma Curve */
		LCD_WriteReg(0x0030, 0x0000);
 800251e:	f04f 0030 	mov.w	r0, #48	; 0x30
 8002522:	f04f 0100 	mov.w	r1, #0
 8002526:	f001 fe6d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0031, 0x0106);
 800252a:	f04f 0031 	mov.w	r0, #49	; 0x31
 800252e:	f44f 7183 	mov.w	r1, #262	; 0x106
 8002532:	f001 fe67 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0032, 0x0000);
 8002536:	f04f 0032 	mov.w	r0, #50	; 0x32
 800253a:	f04f 0100 	mov.w	r1, #0
 800253e:	f001 fe61 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0035, 0x0204);
 8002542:	f04f 0035 	mov.w	r0, #53	; 0x35
 8002546:	f44f 7101 	mov.w	r1, #516	; 0x204
 800254a:	f001 fe5b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0036, 0x160A);
 800254e:	f04f 0036 	mov.w	r0, #54	; 0x36
 8002552:	f241 610a 	movw	r1, #5642	; 0x160a
 8002556:	f001 fe55 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0037, 0x0707);
 800255a:	f04f 0037 	mov.w	r0, #55	; 0x37
 800255e:	f240 7107 	movw	r1, #1799	; 0x707
 8002562:	f001 fe4f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0038, 0x0106);
 8002566:	f04f 0038 	mov.w	r0, #56	; 0x38
 800256a:	f44f 7183 	mov.w	r1, #262	; 0x106
 800256e:	f001 fe49 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0039, 0x0707);
 8002572:	f04f 0039 	mov.w	r0, #57	; 0x39
 8002576:	f240 7107 	movw	r1, #1799	; 0x707
 800257a:	f001 fe43 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x003C, 0x0402);
 800257e:	f04f 003c 	mov.w	r0, #60	; 0x3c
 8002582:	f240 4102 	movw	r1, #1026	; 0x402
 8002586:	f001 fe3d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x003D, 0x0C0F);
 800258a:	f04f 003d 	mov.w	r0, #61	; 0x3d
 800258e:	f640 410f 	movw	r1, #3087	; 0xc0f
 8002592:	f001 fe37 	bl	8004204 <LCD_WriteReg>
		/* Set GRAM area */
		LCD_WriteReg(0x0050, 0x0000);   /* Horizontal GRAM Start Address */
 8002596:	f04f 0050 	mov.w	r0, #80	; 0x50
 800259a:	f04f 0100 	mov.w	r1, #0
 800259e:	f001 fe31 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0051, 0x00EF);   /* Horizontal GRAM End Address */
 80025a2:	f04f 0051 	mov.w	r0, #81	; 0x51
 80025a6:	f04f 01ef 	mov.w	r1, #239	; 0xef
 80025aa:	f001 fe2b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0052, 0x0000);   /* Vertical GRAM Start Address */
 80025ae:	f04f 0052 	mov.w	r0, #82	; 0x52
 80025b2:	f04f 0100 	mov.w	r1, #0
 80025b6:	f001 fe25 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0053, 0x013F);   /* Vertical GRAM Start Address */
 80025ba:	f04f 0053 	mov.w	r0, #83	; 0x53
 80025be:	f240 113f 	movw	r1, #319	; 0x13f
 80025c2:	f001 fe1f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0060, 0x2700);   /* Gate Scan Line */
 80025c6:	f04f 0060 	mov.w	r0, #96	; 0x60
 80025ca:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 80025ce:	f001 fe19 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0061, 0x0001);   /*  NDL,VLE, REV */
 80025d2:	f04f 0061 	mov.w	r0, #97	; 0x61
 80025d6:	f04f 0101 	mov.w	r1, #1
 80025da:	f001 fe13 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x006A, 0x0000);   /* set scrolling line */
 80025de:	f04f 006a 	mov.w	r0, #106	; 0x6a
 80025e2:	f04f 0100 	mov.w	r1, #0
 80025e6:	f001 fe0d 	bl	8004204 <LCD_WriteReg>
		/* Partial Display Control */
		LCD_WriteReg(0x0080, 0x0000);
 80025ea:	f04f 0080 	mov.w	r0, #128	; 0x80
 80025ee:	f04f 0100 	mov.w	r1, #0
 80025f2:	f001 fe07 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0081, 0x0000);
 80025f6:	f04f 0081 	mov.w	r0, #129	; 0x81
 80025fa:	f04f 0100 	mov.w	r1, #0
 80025fe:	f001 fe01 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0082, 0x0000);
 8002602:	f04f 0082 	mov.w	r0, #130	; 0x82
 8002606:	f04f 0100 	mov.w	r1, #0
 800260a:	f001 fdfb 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0083, 0x0000);
 800260e:	f04f 0083 	mov.w	r0, #131	; 0x83
 8002612:	f04f 0100 	mov.w	r1, #0
 8002616:	f001 fdf5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0084, 0x0000);
 800261a:	f04f 0084 	mov.w	r0, #132	; 0x84
 800261e:	f04f 0100 	mov.w	r1, #0
 8002622:	f001 fdef 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0085, 0x0000);
 8002626:	f04f 0085 	mov.w	r0, #133	; 0x85
 800262a:	f04f 0100 	mov.w	r1, #0
 800262e:	f001 fde9 	bl	8004204 <LCD_WriteReg>
		/* Panel Control */
		LCD_WriteReg(0x0090, 0x0010);
 8002632:	f04f 0090 	mov.w	r0, #144	; 0x90
 8002636:	f04f 0110 	mov.w	r1, #16
 800263a:	f001 fde3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0092, 0x0600);
 800263e:	f04f 0092 	mov.w	r0, #146	; 0x92
 8002642:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002646:	f001 fddd 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0007,0x0021);		
 800264a:	f04f 0007 	mov.w	r0, #7
 800264e:	f04f 0121 	mov.w	r1, #33	; 0x21
 8002652:	f001 fdd7 	bl	8004204 <LCD_WriteReg>
	    delay_ms(50);  /* delay 50 ms */		
 8002656:	f04f 0032 	mov.w	r0, #50	; 0x32
 800265a:	f7ff fc0b 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0007,0x0061);
 800265e:	f04f 0007 	mov.w	r0, #7
 8002662:	f04f 0161 	mov.w	r1, #97	; 0x61
 8002666:	f001 fdcd 	bl	8004204 <LCD_WriteReg>
	    delay_ms(50);  /* delay 50 ms */		
 800266a:	f04f 0032 	mov.w	r0, #50	; 0x32
 800266e:	f7ff fc01 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0007,0x0133);    /* 262K color and display ON */
 8002672:	f04f 0007 	mov.w	r0, #7
 8002676:	f240 1133 	movw	r1, #307	; 0x133
 800267a:	f001 fdc3 	bl	8004204 <LCD_WriteReg>
 800267e:	f001 bc02 	b.w	8003e86 <LCD_Initializtion+0x1fca>
 8002682:	bf00      	nop
 8002684:	2000c9a6 	.word	0x2000c9a6
 8002688:	20000034 	.word	0x20000034
	}
	else if( DeviceCode == 0x9919 )
 800268c:	4b60      	ldr	r3, [pc, #384]	; (8002810 <LCD_Initializtion+0x954>)
 800268e:	881a      	ldrh	r2, [r3, #0]
 8002690:	f649 1319 	movw	r3, #39193	; 0x9919
 8002694:	429a      	cmp	r2, r3
 8002696:	f040 80bf 	bne.w	8002818 <LCD_Initializtion+0x95c>
	{
	    LCD_Code = SSD2119;
 800269a:	4b5e      	ldr	r3, [pc, #376]	; (8002814 <LCD_Initializtion+0x958>)
 800269c:	f04f 020d 	mov.w	r2, #13
 80026a0:	701a      	strb	r2, [r3, #0]
	    /* POWER ON &RESET DISPLAY OFF */
		LCD_WriteReg(0x28,0x0006);
 80026a2:	f04f 0028 	mov.w	r0, #40	; 0x28
 80026a6:	f04f 0106 	mov.w	r1, #6
 80026aa:	f001 fdab 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x00,0x0001);		
 80026ae:	f04f 0000 	mov.w	r0, #0
 80026b2:	f04f 0101 	mov.w	r1, #1
 80026b6:	f001 fda5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x10,0x0000);		
 80026ba:	f04f 0010 	mov.w	r0, #16
 80026be:	f04f 0100 	mov.w	r1, #0
 80026c2:	f001 fd9f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x01,0x72ef);
 80026c6:	f04f 0001 	mov.w	r0, #1
 80026ca:	f247 21ef 	movw	r1, #29423	; 0x72ef
 80026ce:	f001 fd99 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x02,0x0600);
 80026d2:	f04f 0002 	mov.w	r0, #2
 80026d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80026da:	f001 fd93 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x03,0x6a38);	
 80026de:	f04f 0003 	mov.w	r0, #3
 80026e2:	f646 2138 	movw	r1, #27192	; 0x6a38
 80026e6:	f001 fd8d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x11,0x6874);
 80026ea:	f04f 0011 	mov.w	r0, #17
 80026ee:	f646 0174 	movw	r1, #26740	; 0x6874
 80026f2:	f001 fd87 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0f,0x0000);    /* RAM WRITE DATA MASK */
 80026f6:	f04f 000f 	mov.w	r0, #15
 80026fa:	f04f 0100 	mov.w	r1, #0
 80026fe:	f001 fd81 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0b,0x5308);    /* RAM WRITE DATA MASK */
 8002702:	f04f 000b 	mov.w	r0, #11
 8002706:	f245 3108 	movw	r1, #21256	; 0x5308
 800270a:	f001 fd7b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0c,0x0003);
 800270e:	f04f 000c 	mov.w	r0, #12
 8002712:	f04f 0103 	mov.w	r1, #3
 8002716:	f001 fd75 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0d,0x000a);
 800271a:	f04f 000d 	mov.w	r0, #13
 800271e:	f04f 010a 	mov.w	r1, #10
 8002722:	f001 fd6f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0e,0x2e00);  
 8002726:	f04f 000e 	mov.w	r0, #14
 800272a:	f44f 5138 	mov.w	r1, #11776	; 0x2e00
 800272e:	f001 fd69 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x1e,0x00be);
 8002732:	f04f 001e 	mov.w	r0, #30
 8002736:	f04f 01be 	mov.w	r1, #190	; 0xbe
 800273a:	f001 fd63 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x25,0x8000);
 800273e:	f04f 0025 	mov.w	r0, #37	; 0x25
 8002742:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002746:	f001 fd5d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x26,0x7800);
 800274a:	f04f 0026 	mov.w	r0, #38	; 0x26
 800274e:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8002752:	f001 fd57 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x27,0x0078);
 8002756:	f04f 0027 	mov.w	r0, #39	; 0x27
 800275a:	f04f 0178 	mov.w	r1, #120	; 0x78
 800275e:	f001 fd51 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x4e,0x0000);
 8002762:	f04f 004e 	mov.w	r0, #78	; 0x4e
 8002766:	f04f 0100 	mov.w	r1, #0
 800276a:	f001 fd4b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x4f,0x0000);
 800276e:	f04f 004f 	mov.w	r0, #79	; 0x4f
 8002772:	f04f 0100 	mov.w	r1, #0
 8002776:	f001 fd45 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x12,0x08d9);
 800277a:	f04f 0012 	mov.w	r0, #18
 800277e:	f640 01d9 	movw	r1, #2265	; 0x8d9
 8002782:	f001 fd3f 	bl	8004204 <LCD_WriteReg>
		/* Adjust the Gamma Curve */
		LCD_WriteReg(0x30,0x0000);
 8002786:	f04f 0030 	mov.w	r0, #48	; 0x30
 800278a:	f04f 0100 	mov.w	r1, #0
 800278e:	f001 fd39 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x31,0x0104);	 
 8002792:	f04f 0031 	mov.w	r0, #49	; 0x31
 8002796:	f44f 7182 	mov.w	r1, #260	; 0x104
 800279a:	f001 fd33 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x32,0x0100);	
 800279e:	f04f 0032 	mov.w	r0, #50	; 0x32
 80027a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027a6:	f001 fd2d 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x33,0x0305);	
 80027aa:	f04f 0033 	mov.w	r0, #51	; 0x33
 80027ae:	f240 3105 	movw	r1, #773	; 0x305
 80027b2:	f001 fd27 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x34,0x0505);	 
 80027b6:	f04f 0034 	mov.w	r0, #52	; 0x34
 80027ba:	f240 5105 	movw	r1, #1285	; 0x505
 80027be:	f001 fd21 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x35,0x0305);	
 80027c2:	f04f 0035 	mov.w	r0, #53	; 0x35
 80027c6:	f240 3105 	movw	r1, #773	; 0x305
 80027ca:	f001 fd1b 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x36,0x0707);	
 80027ce:	f04f 0036 	mov.w	r0, #54	; 0x36
 80027d2:	f240 7107 	movw	r1, #1799	; 0x707
 80027d6:	f001 fd15 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x37,0x0300);	
 80027da:	f04f 0037 	mov.w	r0, #55	; 0x37
 80027de:	f44f 7140 	mov.w	r1, #768	; 0x300
 80027e2:	f001 fd0f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x3a,0x1200);	
 80027e6:	f04f 003a 	mov.w	r0, #58	; 0x3a
 80027ea:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 80027ee:	f001 fd09 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x3b,0x0800);		 
 80027f2:	f04f 003b 	mov.w	r0, #59	; 0x3b
 80027f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027fa:	f001 fd03 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x07,0x0033);
 80027fe:	f04f 0007 	mov.w	r0, #7
 8002802:	f04f 0133 	mov.w	r1, #51	; 0x33
 8002806:	f001 fcfd 	bl	8004204 <LCD_WriteReg>
 800280a:	f001 bb3c 	b.w	8003e86 <LCD_Initializtion+0x1fca>
 800280e:	bf00      	nop
 8002810:	2000c9a6 	.word	0x2000c9a6
 8002814:	20000034 	.word	0x20000034
	}
	else if( DeviceCode == 0x1505 || DeviceCode == 0x0505 )
 8002818:	4bc4      	ldr	r3, [pc, #784]	; (8002b2c <LCD_Initializtion+0xc70>)
 800281a:	881a      	ldrh	r2, [r3, #0]
 800281c:	f241 5305 	movw	r3, #5381	; 0x1505
 8002820:	429a      	cmp	r2, r3
 8002822:	d006      	beq.n	8002832 <LCD_Initializtion+0x976>
 8002824:	4bc1      	ldr	r3, [pc, #772]	; (8002b2c <LCD_Initializtion+0xc70>)
 8002826:	881a      	ldrh	r2, [r3, #0]
 8002828:	f240 5305 	movw	r3, #1285	; 0x505
 800282c:	429a      	cmp	r2, r3
 800282e:	f040 8181 	bne.w	8002b34 <LCD_Initializtion+0xc78>
	{
	    LCD_Code = R61505U;
 8002832:	4bbf      	ldr	r3, [pc, #764]	; (8002b30 <LCD_Initializtion+0xc74>)
 8002834:	f04f 0209 	mov.w	r2, #9
 8002838:	701a      	strb	r2, [r3, #0]
	   /* second release on 3/5  ,luminance is acceptable,water wave appear during camera preview */
	    LCD_WriteReg(0x0007,0x0000);
 800283a:	f04f 0007 	mov.w	r0, #7
 800283e:	f04f 0100 	mov.w	r1, #0
 8002842:	f001 fcdf 	bl	8004204 <LCD_WriteReg>
	    delay_ms(50);  /* delay 50 ms */		
 8002846:	f04f 0032 	mov.w	r0, #50	; 0x32
 800284a:	f7ff fb13 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0012,0x011C);    /* why need to set several times?	*/
 800284e:	f04f 0012 	mov.w	r0, #18
 8002852:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8002856:	f001 fcd5 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x00A4,0x0001);    /* NVM */
 800285a:	f04f 00a4 	mov.w	r0, #164	; 0xa4
 800285e:	f04f 0101 	mov.w	r1, #1
 8002862:	f001 fccf 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0008,0x000F);
 8002866:	f04f 0008 	mov.w	r0, #8
 800286a:	f04f 010f 	mov.w	r1, #15
 800286e:	f001 fcc9 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x000A,0x0008);
 8002872:	f04f 000a 	mov.w	r0, #10
 8002876:	f04f 0108 	mov.w	r1, #8
 800287a:	f001 fcc3 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x000D,0x0008);    
 800287e:	f04f 000d 	mov.w	r0, #13
 8002882:	f04f 0108 	mov.w	r1, #8
 8002886:	f001 fcbd 	bl	8004204 <LCD_WriteReg>
	    /* GAMMA CONTROL */
	    LCD_WriteReg(0x0030,0x0707);
 800288a:	f04f 0030 	mov.w	r0, #48	; 0x30
 800288e:	f240 7107 	movw	r1, #1799	; 0x707
 8002892:	f001 fcb7 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0031,0x0007); 
 8002896:	f04f 0031 	mov.w	r0, #49	; 0x31
 800289a:	f04f 0107 	mov.w	r1, #7
 800289e:	f001 fcb1 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0032,0x0603); 
 80028a2:	f04f 0032 	mov.w	r0, #50	; 0x32
 80028a6:	f240 6103 	movw	r1, #1539	; 0x603
 80028aa:	f001 fcab 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0033,0x0700); 
 80028ae:	f04f 0033 	mov.w	r0, #51	; 0x33
 80028b2:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80028b6:	f001 fca5 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0034,0x0202); 
 80028ba:	f04f 0034 	mov.w	r0, #52	; 0x34
 80028be:	f240 2102 	movw	r1, #514	; 0x202
 80028c2:	f001 fc9f 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0035,0x0002); 
 80028c6:	f04f 0035 	mov.w	r0, #53	; 0x35
 80028ca:	f04f 0102 	mov.w	r1, #2
 80028ce:	f001 fc99 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0036,0x1F0F);
 80028d2:	f04f 0036 	mov.w	r0, #54	; 0x36
 80028d6:	f641 710f 	movw	r1, #7951	; 0x1f0f
 80028da:	f001 fc93 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0037,0x0707); 
 80028de:	f04f 0037 	mov.w	r0, #55	; 0x37
 80028e2:	f240 7107 	movw	r1, #1799	; 0x707
 80028e6:	f001 fc8d 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0038,0x0000); 
 80028ea:	f04f 0038 	mov.w	r0, #56	; 0x38
 80028ee:	f04f 0100 	mov.w	r1, #0
 80028f2:	f001 fc87 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0039,0x0000); 
 80028f6:	f04f 0039 	mov.w	r0, #57	; 0x39
 80028fa:	f04f 0100 	mov.w	r1, #0
 80028fe:	f001 fc81 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x003A,0x0707); 
 8002902:	f04f 003a 	mov.w	r0, #58	; 0x3a
 8002906:	f240 7107 	movw	r1, #1799	; 0x707
 800290a:	f001 fc7b 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x003B,0x0000); 
 800290e:	f04f 003b 	mov.w	r0, #59	; 0x3b
 8002912:	f04f 0100 	mov.w	r1, #0
 8002916:	f001 fc75 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x003C,0x0007); 
 800291a:	f04f 003c 	mov.w	r0, #60	; 0x3c
 800291e:	f04f 0107 	mov.w	r1, #7
 8002922:	f001 fc6f 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x003D,0x0000); 
 8002926:	f04f 003d 	mov.w	r0, #61	; 0x3d
 800292a:	f04f 0100 	mov.w	r1, #0
 800292e:	f001 fc69 	bl	8004204 <LCD_WriteReg>
	    delay_ms(50);  /* delay 50 ms */		
 8002932:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002936:	f7ff fa9d 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0007,0x0001);
 800293a:	f04f 0007 	mov.w	r0, #7
 800293e:	f04f 0101 	mov.w	r1, #1
 8002942:	f001 fc5f 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0017,0x0001);    /* Power supply startup enable */
 8002946:	f04f 0017 	mov.w	r0, #23
 800294a:	f04f 0101 	mov.w	r1, #1
 800294e:	f001 fc59 	bl	8004204 <LCD_WriteReg>
	    delay_ms(50);  /* delay 50 ms */		
 8002952:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002956:	f7ff fa8d 	bl	8001e74 <delay_ms>
	    /* power control */
	    LCD_WriteReg(0x0010,0x17A0); 
 800295a:	f04f 0010 	mov.w	r0, #16
 800295e:	f44f 51bd 	mov.w	r1, #6048	; 0x17a0
 8002962:	f001 fc4f 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0011,0x0217);    /* reference voltage VC[2:0]   Vciout = 1.00*Vcivl */
 8002966:	f04f 0011 	mov.w	r0, #17
 800296a:	f240 2117 	movw	r1, #535	; 0x217
 800296e:	f001 fc49 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0012,0x011E);    /* Vreg1out = Vcilvl*1.80   is it the same as Vgama1out ?	*/
 8002972:	f04f 0012 	mov.w	r0, #18
 8002976:	f44f 718f 	mov.w	r1, #286	; 0x11e
 800297a:	f001 fc43 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0013,0x0F00);    /* VDV[4:0]-->VCOM Amplitude VcomL = VcomH - Vcom Ampl */
 800297e:	f04f 0013 	mov.w	r0, #19
 8002982:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8002986:	f001 fc3d 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x002A,0x0000);  
 800298a:	f04f 002a 	mov.w	r0, #42	; 0x2a
 800298e:	f04f 0100 	mov.w	r1, #0
 8002992:	f001 fc37 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0029,0x000A);    /* Vcomh = VCM1[4:0]*Vreg1out    gate source voltage?? */
 8002996:	f04f 0029 	mov.w	r0, #41	; 0x29
 800299a:	f04f 010a 	mov.w	r1, #10
 800299e:	f001 fc31 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0012,0x013E);    /* power supply on */
 80029a2:	f04f 0012 	mov.w	r0, #18
 80029a6:	f44f 719f 	mov.w	r1, #318	; 0x13e
 80029aa:	f001 fc2b 	bl	8004204 <LCD_WriteReg>
	    /* Coordinates Control */
	    LCD_WriteReg(0x0050,0x0000);
 80029ae:	f04f 0050 	mov.w	r0, #80	; 0x50
 80029b2:	f04f 0100 	mov.w	r1, #0
 80029b6:	f001 fc25 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0051,0x00EF); 
 80029ba:	f04f 0051 	mov.w	r0, #81	; 0x51
 80029be:	f04f 01ef 	mov.w	r1, #239	; 0xef
 80029c2:	f001 fc1f 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0052,0x0000); 
 80029c6:	f04f 0052 	mov.w	r0, #82	; 0x52
 80029ca:	f04f 0100 	mov.w	r1, #0
 80029ce:	f001 fc19 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0053,0x013F); 
 80029d2:	f04f 0053 	mov.w	r0, #83	; 0x53
 80029d6:	f240 113f 	movw	r1, #319	; 0x13f
 80029da:	f001 fc13 	bl	8004204 <LCD_WriteReg>
	    /* Pannel Image Control */
	    LCD_WriteReg(0x0060,0x2700); 
 80029de:	f04f 0060 	mov.w	r0, #96	; 0x60
 80029e2:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 80029e6:	f001 fc0d 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0061,0x0001); 
 80029ea:	f04f 0061 	mov.w	r0, #97	; 0x61
 80029ee:	f04f 0101 	mov.w	r1, #1
 80029f2:	f001 fc07 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x006A,0x0000); 
 80029f6:	f04f 006a 	mov.w	r0, #106	; 0x6a
 80029fa:	f04f 0100 	mov.w	r1, #0
 80029fe:	f001 fc01 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0080,0x0000); 
 8002a02:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002a06:	f04f 0100 	mov.w	r1, #0
 8002a0a:	f001 fbfb 	bl	8004204 <LCD_WriteReg>
	    /* Partial Image Control */
	    LCD_WriteReg(0x0081,0x0000); 
 8002a0e:	f04f 0081 	mov.w	r0, #129	; 0x81
 8002a12:	f04f 0100 	mov.w	r1, #0
 8002a16:	f001 fbf5 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0082,0x0000); 
 8002a1a:	f04f 0082 	mov.w	r0, #130	; 0x82
 8002a1e:	f04f 0100 	mov.w	r1, #0
 8002a22:	f001 fbef 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0083,0x0000); 
 8002a26:	f04f 0083 	mov.w	r0, #131	; 0x83
 8002a2a:	f04f 0100 	mov.w	r1, #0
 8002a2e:	f001 fbe9 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0084,0x0000); 
 8002a32:	f04f 0084 	mov.w	r0, #132	; 0x84
 8002a36:	f04f 0100 	mov.w	r1, #0
 8002a3a:	f001 fbe3 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0085,0x0000); 
 8002a3e:	f04f 0085 	mov.w	r0, #133	; 0x85
 8002a42:	f04f 0100 	mov.w	r1, #0
 8002a46:	f001 fbdd 	bl	8004204 <LCD_WriteReg>
	    /* Panel Interface Control */
	    LCD_WriteReg(0x0090,0x0013);      /* frenqucy */	
 8002a4a:	f04f 0090 	mov.w	r0, #144	; 0x90
 8002a4e:	f04f 0113 	mov.w	r1, #19
 8002a52:	f001 fbd7 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0092,0x0300); 
 8002a56:	f04f 0092 	mov.w	r0, #146	; 0x92
 8002a5a:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002a5e:	f001 fbd1 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0093,0x0005); 
 8002a62:	f04f 0093 	mov.w	r0, #147	; 0x93
 8002a66:	f04f 0105 	mov.w	r1, #5
 8002a6a:	f001 fbcb 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0095,0x0000); 
 8002a6e:	f04f 0095 	mov.w	r0, #149	; 0x95
 8002a72:	f04f 0100 	mov.w	r1, #0
 8002a76:	f001 fbc5 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0097,0x0000); 
 8002a7a:	f04f 0097 	mov.w	r0, #151	; 0x97
 8002a7e:	f04f 0100 	mov.w	r1, #0
 8002a82:	f001 fbbf 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0098,0x0000); 
 8002a86:	f04f 0098 	mov.w	r0, #152	; 0x98
 8002a8a:	f04f 0100 	mov.w	r1, #0
 8002a8e:	f001 fbb9 	bl	8004204 <LCD_WriteReg>
	  
	    LCD_WriteReg(0x0001,0x0100); 
 8002a92:	f04f 0001 	mov.w	r0, #1
 8002a96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a9a:	f001 fbb3 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0002,0x0700); 
 8002a9e:	f04f 0002 	mov.w	r0, #2
 8002aa2:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8002aa6:	f001 fbad 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0003,0x1030); 
 8002aaa:	f04f 0003 	mov.w	r0, #3
 8002aae:	f241 0130 	movw	r1, #4144	; 0x1030
 8002ab2:	f001 fba7 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0004,0x0000); 
 8002ab6:	f04f 0004 	mov.w	r0, #4
 8002aba:	f04f 0100 	mov.w	r1, #0
 8002abe:	f001 fba1 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x000C,0x0000); 
 8002ac2:	f04f 000c 	mov.w	r0, #12
 8002ac6:	f04f 0100 	mov.w	r1, #0
 8002aca:	f001 fb9b 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x000F,0x0000); 
 8002ace:	f04f 000f 	mov.w	r0, #15
 8002ad2:	f04f 0100 	mov.w	r1, #0
 8002ad6:	f001 fb95 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0020,0x0000); 
 8002ada:	f04f 0020 	mov.w	r0, #32
 8002ade:	f04f 0100 	mov.w	r1, #0
 8002ae2:	f001 fb8f 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0021,0x0000); 
 8002ae6:	f04f 0021 	mov.w	r0, #33	; 0x21
 8002aea:	f04f 0100 	mov.w	r1, #0
 8002aee:	f001 fb89 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x0007,0x0021); 
 8002af2:	f04f 0007 	mov.w	r0, #7
 8002af6:	f04f 0121 	mov.w	r1, #33	; 0x21
 8002afa:	f001 fb83 	bl	8004204 <LCD_WriteReg>
	    delay_ms(200);  /* delay 200 ms */		
 8002afe:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8002b02:	f7ff f9b7 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0007,0x0061); 
 8002b06:	f04f 0007 	mov.w	r0, #7
 8002b0a:	f04f 0161 	mov.w	r1, #97	; 0x61
 8002b0e:	f001 fb79 	bl	8004204 <LCD_WriteReg>
	    delay_ms(200);  /* delay 200 ms */		
 8002b12:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8002b16:	f7ff f9ad 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0007,0x0173); 
 8002b1a:	f04f 0007 	mov.w	r0, #7
 8002b1e:	f240 1173 	movw	r1, #371	; 0x173
 8002b22:	f001 fb6f 	bl	8004204 <LCD_WriteReg>
 8002b26:	f001 b9ae 	b.w	8003e86 <LCD_Initializtion+0x1fca>
 8002b2a:	bf00      	nop
 8002b2c:	2000c9a6 	.word	0x2000c9a6
 8002b30:	20000034 	.word	0x20000034
	}							 
	else if( DeviceCode == 0x8989 )
 8002b34:	4bcf      	ldr	r3, [pc, #828]	; (8002e74 <LCD_Initializtion+0xfb8>)
 8002b36:	881a      	ldrh	r2, [r3, #0]
 8002b38:	f648 1389 	movw	r3, #35209	; 0x8989
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	f040 819d 	bne.w	8002e7c <LCD_Initializtion+0xfc0>
	{
	    LCD_Code = SSD1289;
 8002b42:	4bcd      	ldr	r3, [pc, #820]	; (8002e78 <LCD_Initializtion+0xfbc>)
 8002b44:	f04f 0205 	mov.w	r2, #5
 8002b48:	701a      	strb	r2, [r3, #0]
	    LCD_WriteReg(0x0000,0x0001);    delay_ms(50);   /* Enable LCD Oscillator */
 8002b4a:	f04f 0000 	mov.w	r0, #0
 8002b4e:	f04f 0101 	mov.w	r1, #1
 8002b52:	f001 fb57 	bl	8004204 <LCD_WriteReg>
 8002b56:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002b5a:	f7ff f98b 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0003,0xA8A4);    delay_ms(50);   
 8002b5e:	f04f 0003 	mov.w	r0, #3
 8002b62:	f64a 01a4 	movw	r1, #43172	; 0xa8a4
 8002b66:	f001 fb4d 	bl	8004204 <LCD_WriteReg>
 8002b6a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002b6e:	f7ff f981 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x000C,0x0000);    delay_ms(50);   
 8002b72:	f04f 000c 	mov.w	r0, #12
 8002b76:	f04f 0100 	mov.w	r1, #0
 8002b7a:	f001 fb43 	bl	8004204 <LCD_WriteReg>
 8002b7e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002b82:	f7ff f977 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x000D,0x080C);    delay_ms(50);   
 8002b86:	f04f 000d 	mov.w	r0, #13
 8002b8a:	f640 010c 	movw	r1, #2060	; 0x80c
 8002b8e:	f001 fb39 	bl	8004204 <LCD_WriteReg>
 8002b92:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002b96:	f7ff f96d 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x000E,0x2B00);    delay_ms(50);   
 8002b9a:	f04f 000e 	mov.w	r0, #14
 8002b9e:	f44f 512c 	mov.w	r1, #11008	; 0x2b00
 8002ba2:	f001 fb2f 	bl	8004204 <LCD_WriteReg>
 8002ba6:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002baa:	f7ff f963 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x001E,0x00B0);    delay_ms(50);   
 8002bae:	f04f 001e 	mov.w	r0, #30
 8002bb2:	f04f 01b0 	mov.w	r1, #176	; 0xb0
 8002bb6:	f001 fb25 	bl	8004204 <LCD_WriteReg>
 8002bba:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002bbe:	f7ff f959 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0001,0x2B3F);    delay_ms(50);   /* 320*240 0x2B3F */
 8002bc2:	f04f 0001 	mov.w	r0, #1
 8002bc6:	f642 313f 	movw	r1, #11071	; 0x2b3f
 8002bca:	f001 fb1b 	bl	8004204 <LCD_WriteReg>
 8002bce:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002bd2:	f7ff f94f 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0002,0x0600);    delay_ms(50);
 8002bd6:	f04f 0002 	mov.w	r0, #2
 8002bda:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002bde:	f001 fb11 	bl	8004204 <LCD_WriteReg>
 8002be2:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002be6:	f7ff f945 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0010,0x0000);    delay_ms(50);
 8002bea:	f04f 0010 	mov.w	r0, #16
 8002bee:	f04f 0100 	mov.w	r1, #0
 8002bf2:	f001 fb07 	bl	8004204 <LCD_WriteReg>
 8002bf6:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002bfa:	f7ff f93b 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0011,0x6070);    delay_ms(50);
 8002bfe:	f04f 0011 	mov.w	r0, #17
 8002c02:	f246 0170 	movw	r1, #24688	; 0x6070
 8002c06:	f001 fafd 	bl	8004204 <LCD_WriteReg>
 8002c0a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002c0e:	f7ff f931 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0005,0x0000);    delay_ms(50);
 8002c12:	f04f 0005 	mov.w	r0, #5
 8002c16:	f04f 0100 	mov.w	r1, #0
 8002c1a:	f001 faf3 	bl	8004204 <LCD_WriteReg>
 8002c1e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002c22:	f7ff f927 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0006,0x0000);    delay_ms(50);
 8002c26:	f04f 0006 	mov.w	r0, #6
 8002c2a:	f04f 0100 	mov.w	r1, #0
 8002c2e:	f001 fae9 	bl	8004204 <LCD_WriteReg>
 8002c32:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002c36:	f7ff f91d 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0016,0xEF1C);    delay_ms(50);
 8002c3a:	f04f 0016 	mov.w	r0, #22
 8002c3e:	f64e 711c 	movw	r1, #61212	; 0xef1c
 8002c42:	f001 fadf 	bl	8004204 <LCD_WriteReg>
 8002c46:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002c4a:	f7ff f913 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0017,0x0003);    delay_ms(50);
 8002c4e:	f04f 0017 	mov.w	r0, #23
 8002c52:	f04f 0103 	mov.w	r1, #3
 8002c56:	f001 fad5 	bl	8004204 <LCD_WriteReg>
 8002c5a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002c5e:	f7ff f909 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0007,0x0133);    delay_ms(50);         
 8002c62:	f04f 0007 	mov.w	r0, #7
 8002c66:	f240 1133 	movw	r1, #307	; 0x133
 8002c6a:	f001 facb 	bl	8004204 <LCD_WriteReg>
 8002c6e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002c72:	f7ff f8ff 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x000B,0x0000);    delay_ms(50);
 8002c76:	f04f 000b 	mov.w	r0, #11
 8002c7a:	f04f 0100 	mov.w	r1, #0
 8002c7e:	f001 fac1 	bl	8004204 <LCD_WriteReg>
 8002c82:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002c86:	f7ff f8f5 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x000F,0x0000);    delay_ms(50);
 8002c8a:	f04f 000f 	mov.w	r0, #15
 8002c8e:	f04f 0100 	mov.w	r1, #0
 8002c92:	f001 fab7 	bl	8004204 <LCD_WriteReg>
 8002c96:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002c9a:	f7ff f8eb 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0041,0x0000);    delay_ms(50);
 8002c9e:	f04f 0041 	mov.w	r0, #65	; 0x41
 8002ca2:	f04f 0100 	mov.w	r1, #0
 8002ca6:	f001 faad 	bl	8004204 <LCD_WriteReg>
 8002caa:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002cae:	f7ff f8e1 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0042,0x0000);    delay_ms(50);
 8002cb2:	f04f 0042 	mov.w	r0, #66	; 0x42
 8002cb6:	f04f 0100 	mov.w	r1, #0
 8002cba:	f001 faa3 	bl	8004204 <LCD_WriteReg>
 8002cbe:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002cc2:	f7ff f8d7 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0048,0x0000);    delay_ms(50);
 8002cc6:	f04f 0048 	mov.w	r0, #72	; 0x48
 8002cca:	f04f 0100 	mov.w	r1, #0
 8002cce:	f001 fa99 	bl	8004204 <LCD_WriteReg>
 8002cd2:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002cd6:	f7ff f8cd 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0049,0x013F);    delay_ms(50);
 8002cda:	f04f 0049 	mov.w	r0, #73	; 0x49
 8002cde:	f240 113f 	movw	r1, #319	; 0x13f
 8002ce2:	f001 fa8f 	bl	8004204 <LCD_WriteReg>
 8002ce6:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002cea:	f7ff f8c3 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x004A,0x0000);    delay_ms(50);
 8002cee:	f04f 004a 	mov.w	r0, #74	; 0x4a
 8002cf2:	f04f 0100 	mov.w	r1, #0
 8002cf6:	f001 fa85 	bl	8004204 <LCD_WriteReg>
 8002cfa:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002cfe:	f7ff f8b9 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x004B,0x0000);    delay_ms(50);
 8002d02:	f04f 004b 	mov.w	r0, #75	; 0x4b
 8002d06:	f04f 0100 	mov.w	r1, #0
 8002d0a:	f001 fa7b 	bl	8004204 <LCD_WriteReg>
 8002d0e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002d12:	f7ff f8af 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0044,0xEF00);    delay_ms(50);
 8002d16:	f04f 0044 	mov.w	r0, #68	; 0x44
 8002d1a:	f44f 416f 	mov.w	r1, #61184	; 0xef00
 8002d1e:	f001 fa71 	bl	8004204 <LCD_WriteReg>
 8002d22:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002d26:	f7ff f8a5 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0045,0x0000);    delay_ms(50);
 8002d2a:	f04f 0045 	mov.w	r0, #69	; 0x45
 8002d2e:	f04f 0100 	mov.w	r1, #0
 8002d32:	f001 fa67 	bl	8004204 <LCD_WriteReg>
 8002d36:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002d3a:	f7ff f89b 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0046,0x013F);    delay_ms(50);
 8002d3e:	f04f 0046 	mov.w	r0, #70	; 0x46
 8002d42:	f240 113f 	movw	r1, #319	; 0x13f
 8002d46:	f001 fa5d 	bl	8004204 <LCD_WriteReg>
 8002d4a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002d4e:	f7ff f891 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0030,0x0707);    delay_ms(50);
 8002d52:	f04f 0030 	mov.w	r0, #48	; 0x30
 8002d56:	f240 7107 	movw	r1, #1799	; 0x707
 8002d5a:	f001 fa53 	bl	8004204 <LCD_WriteReg>
 8002d5e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002d62:	f7ff f887 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0031,0x0204);    delay_ms(50);
 8002d66:	f04f 0031 	mov.w	r0, #49	; 0x31
 8002d6a:	f44f 7101 	mov.w	r1, #516	; 0x204
 8002d6e:	f001 fa49 	bl	8004204 <LCD_WriteReg>
 8002d72:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002d76:	f7ff f87d 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0032,0x0204);    delay_ms(50);
 8002d7a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002d7e:	f44f 7101 	mov.w	r1, #516	; 0x204
 8002d82:	f001 fa3f 	bl	8004204 <LCD_WriteReg>
 8002d86:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002d8a:	f7ff f873 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0033,0x0502);    delay_ms(50);
 8002d8e:	f04f 0033 	mov.w	r0, #51	; 0x33
 8002d92:	f240 5102 	movw	r1, #1282	; 0x502
 8002d96:	f001 fa35 	bl	8004204 <LCD_WriteReg>
 8002d9a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002d9e:	f7ff f869 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0034,0x0507);    delay_ms(50);
 8002da2:	f04f 0034 	mov.w	r0, #52	; 0x34
 8002da6:	f240 5107 	movw	r1, #1287	; 0x507
 8002daa:	f001 fa2b 	bl	8004204 <LCD_WriteReg>
 8002dae:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002db2:	f7ff f85f 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0035,0x0204);    delay_ms(50);
 8002db6:	f04f 0035 	mov.w	r0, #53	; 0x35
 8002dba:	f44f 7101 	mov.w	r1, #516	; 0x204
 8002dbe:	f001 fa21 	bl	8004204 <LCD_WriteReg>
 8002dc2:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002dc6:	f7ff f855 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0036,0x0204);    delay_ms(50);
 8002dca:	f04f 0036 	mov.w	r0, #54	; 0x36
 8002dce:	f44f 7101 	mov.w	r1, #516	; 0x204
 8002dd2:	f001 fa17 	bl	8004204 <LCD_WriteReg>
 8002dd6:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002dda:	f7ff f84b 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0037,0x0502);    delay_ms(50);
 8002dde:	f04f 0037 	mov.w	r0, #55	; 0x37
 8002de2:	f240 5102 	movw	r1, #1282	; 0x502
 8002de6:	f001 fa0d 	bl	8004204 <LCD_WriteReg>
 8002dea:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002dee:	f7ff f841 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x003A,0x0302);    delay_ms(50);
 8002df2:	f04f 003a 	mov.w	r0, #58	; 0x3a
 8002df6:	f240 3102 	movw	r1, #770	; 0x302
 8002dfa:	f001 fa03 	bl	8004204 <LCD_WriteReg>
 8002dfe:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002e02:	f7ff f837 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x003B,0x0302);    delay_ms(50);
 8002e06:	f04f 003b 	mov.w	r0, #59	; 0x3b
 8002e0a:	f240 3102 	movw	r1, #770	; 0x302
 8002e0e:	f001 f9f9 	bl	8004204 <LCD_WriteReg>
 8002e12:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002e16:	f7ff f82d 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0023,0x0000);    delay_ms(50);
 8002e1a:	f04f 0023 	mov.w	r0, #35	; 0x23
 8002e1e:	f04f 0100 	mov.w	r1, #0
 8002e22:	f001 f9ef 	bl	8004204 <LCD_WriteReg>
 8002e26:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002e2a:	f7ff f823 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0024,0x0000);    delay_ms(50);
 8002e2e:	f04f 0024 	mov.w	r0, #36	; 0x24
 8002e32:	f04f 0100 	mov.w	r1, #0
 8002e36:	f001 f9e5 	bl	8004204 <LCD_WriteReg>
 8002e3a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002e3e:	f7ff f819 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x0025,0x8000);    delay_ms(50);
 8002e42:	f04f 0025 	mov.w	r0, #37	; 0x25
 8002e46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e4a:	f001 f9db 	bl	8004204 <LCD_WriteReg>
 8002e4e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002e52:	f7ff f80f 	bl	8001e74 <delay_ms>
	    LCD_WriteReg(0x004f,0);
 8002e56:	f04f 004f 	mov.w	r0, #79	; 0x4f
 8002e5a:	f04f 0100 	mov.w	r1, #0
 8002e5e:	f001 f9d1 	bl	8004204 <LCD_WriteReg>
	    LCD_WriteReg(0x004e,0);
 8002e62:	f04f 004e 	mov.w	r0, #78	; 0x4e
 8002e66:	f04f 0100 	mov.w	r1, #0
 8002e6a:	f001 f9cb 	bl	8004204 <LCD_WriteReg>
 8002e6e:	f001 b80a 	b.w	8003e86 <LCD_Initializtion+0x1fca>
 8002e72:	bf00      	nop
 8002e74:	2000c9a6 	.word	0x2000c9a6
 8002e78:	20000034 	.word	0x20000034
	}
	else if( DeviceCode == 0x8999 )
 8002e7c:	4b8a      	ldr	r3, [pc, #552]	; (80030a8 <LCD_Initializtion+0x11ec>)
 8002e7e:	881a      	ldrh	r2, [r3, #0]
 8002e80:	f648 1399 	movw	r3, #35225	; 0x8999
 8002e84:	429a      	cmp	r2, r3
 8002e86:	f040 8113 	bne.w	80030b0 <LCD_Initializtion+0x11f4>
	{
		LCD_Code = SSD1298;		
 8002e8a:	4b88      	ldr	r3, [pc, #544]	; (80030ac <LCD_Initializtion+0x11f0>)
 8002e8c:	f04f 0204 	mov.w	r2, #4
 8002e90:	701a      	strb	r2, [r3, #0]
		LCD_WriteReg(0x0028,0x0006);
 8002e92:	f04f 0028 	mov.w	r0, #40	; 0x28
 8002e96:	f04f 0106 	mov.w	r1, #6
 8002e9a:	f001 f9b3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0001);
 8002e9e:	f04f 0000 	mov.w	r0, #0
 8002ea2:	f04f 0101 	mov.w	r1, #1
 8002ea6:	f001 f9ad 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0003,0xaea4);    /* power control 1---line frequency and VHG,VGL voltage */
 8002eaa:	f04f 0003 	mov.w	r0, #3
 8002eae:	f64a 61a4 	movw	r1, #44708	; 0xaea4
 8002eb2:	f001 f9a7 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000c,0x0004);    /* power control 2---VCIX2 output voltage */
 8002eb6:	f04f 000c 	mov.w	r0, #12
 8002eba:	f04f 0104 	mov.w	r1, #4
 8002ebe:	f001 f9a1 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000d,0x000c);    /* power control 3---Vlcd63 voltage */
 8002ec2:	f04f 000d 	mov.w	r0, #13
 8002ec6:	f04f 010c 	mov.w	r1, #12
 8002eca:	f001 f99b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000e,0x2800);    /* power control 4---VCOMA voltage VCOML=VCOMH*0.9475-VCOMA */
 8002ece:	f04f 000e 	mov.w	r0, #14
 8002ed2:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 8002ed6:	f001 f995 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x001e,0x00b5);    /* POWER CONTROL 5---VCOMH voltage */   
 8002eda:	f04f 001e 	mov.w	r0, #30
 8002ede:	f04f 01b5 	mov.w	r1, #181	; 0xb5
 8002ee2:	f001 f98f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0001,0x3b3f);     
 8002ee6:	f04f 0001 	mov.w	r0, #1
 8002eea:	f643 313f 	movw	r1, #15167	; 0x3b3f
 8002eee:	f001 f989 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0002,0x0600);
 8002ef2:	f04f 0002 	mov.w	r0, #2
 8002ef6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002efa:	f001 f983 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0010,0x0000);
 8002efe:	f04f 0010 	mov.w	r0, #16
 8002f02:	f04f 0100 	mov.w	r1, #0
 8002f06:	f001 f97d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x6830);
 8002f0a:	f04f 0011 	mov.w	r0, #17
 8002f0e:	f646 0130 	movw	r1, #26672	; 0x6830
 8002f12:	f001 f977 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0005,0x0000);
 8002f16:	f04f 0005 	mov.w	r0, #5
 8002f1a:	f04f 0100 	mov.w	r1, #0
 8002f1e:	f001 f971 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0006,0x0000);
 8002f22:	f04f 0006 	mov.w	r0, #6
 8002f26:	f04f 0100 	mov.w	r1, #0
 8002f2a:	f001 f96b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0016,0xef1c);  
 8002f2e:	f04f 0016 	mov.w	r0, #22
 8002f32:	f64e 711c 	movw	r1, #61212	; 0xef1c
 8002f36:	f001 f965 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0007,0x0033);    /* Display control 1 */
 8002f3a:	f04f 0007 	mov.w	r0, #7
 8002f3e:	f04f 0133 	mov.w	r1, #51	; 0x33
 8002f42:	f001 f95f 	bl	8004204 <LCD_WriteReg>
		/* when GON=1 and DTE=0,all gate outputs become VGL */
		/* when GON=1 and DTE=0,all gate outputs become VGH */
		/* non-selected gate wires become VGL */     
		LCD_WriteReg(0x000b,0x0000);
 8002f46:	f04f 000b 	mov.w	r0, #11
 8002f4a:	f04f 0100 	mov.w	r1, #0
 8002f4e:	f001 f959 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000f,0x0000);
 8002f52:	f04f 000f 	mov.w	r0, #15
 8002f56:	f04f 0100 	mov.w	r1, #0
 8002f5a:	f001 f953 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0041,0x0000);
 8002f5e:	f04f 0041 	mov.w	r0, #65	; 0x41
 8002f62:	f04f 0100 	mov.w	r1, #0
 8002f66:	f001 f94d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0042,0x0000);
 8002f6a:	f04f 0042 	mov.w	r0, #66	; 0x42
 8002f6e:	f04f 0100 	mov.w	r1, #0
 8002f72:	f001 f947 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0048,0x0000);
 8002f76:	f04f 0048 	mov.w	r0, #72	; 0x48
 8002f7a:	f04f 0100 	mov.w	r1, #0
 8002f7e:	f001 f941 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0049,0x013f);
 8002f82:	f04f 0049 	mov.w	r0, #73	; 0x49
 8002f86:	f240 113f 	movw	r1, #319	; 0x13f
 8002f8a:	f001 f93b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x004a,0x0000);
 8002f8e:	f04f 004a 	mov.w	r0, #74	; 0x4a
 8002f92:	f04f 0100 	mov.w	r1, #0
 8002f96:	f001 f935 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x004b,0x0000); 
 8002f9a:	f04f 004b 	mov.w	r0, #75	; 0x4b
 8002f9e:	f04f 0100 	mov.w	r1, #0
 8002fa2:	f001 f92f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0044,0xef00);	/* Horizontal RAM start and end address */
 8002fa6:	f04f 0044 	mov.w	r0, #68	; 0x44
 8002faa:	f44f 416f 	mov.w	r1, #61184	; 0xef00
 8002fae:	f001 f929 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0045,0x0000);	/* Vretical RAM start address */
 8002fb2:	f04f 0045 	mov.w	r0, #69	; 0x45
 8002fb6:	f04f 0100 	mov.w	r1, #0
 8002fba:	f001 f923 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0046,0x013f);	/* Vretical RAM end address */ 
 8002fbe:	f04f 0046 	mov.w	r0, #70	; 0x46
 8002fc2:	f240 113f 	movw	r1, #319	; 0x13f
 8002fc6:	f001 f91d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x004e,0x0000);	/* set GDDRAM x address counter */
 8002fca:	f04f 004e 	mov.w	r0, #78	; 0x4e
 8002fce:	f04f 0100 	mov.w	r1, #0
 8002fd2:	f001 f917 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x004f,0x0000);    /* set GDDRAM y address counter */   
 8002fd6:	f04f 004f 	mov.w	r0, #79	; 0x4f
 8002fda:	f04f 0100 	mov.w	r1, #0
 8002fde:	f001 f911 	bl	8004204 <LCD_WriteReg>
		/* y control */
		LCD_WriteReg(0x0030,0x0707);
 8002fe2:	f04f 0030 	mov.w	r0, #48	; 0x30
 8002fe6:	f240 7107 	movw	r1, #1799	; 0x707
 8002fea:	f001 f90b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x0202);
 8002fee:	f04f 0031 	mov.w	r0, #49	; 0x31
 8002ff2:	f240 2102 	movw	r1, #514	; 0x202
 8002ff6:	f001 f905 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0204);
 8002ffa:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002ffe:	f44f 7101 	mov.w	r1, #516	; 0x204
 8003002:	f001 f8ff 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0033,0x0502);
 8003006:	f04f 0033 	mov.w	r0, #51	; 0x33
 800300a:	f240 5102 	movw	r1, #1282	; 0x502
 800300e:	f001 f8f9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0034,0x0507);
 8003012:	f04f 0034 	mov.w	r0, #52	; 0x34
 8003016:	f240 5107 	movw	r1, #1287	; 0x507
 800301a:	f001 f8f3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x0204);
 800301e:	f04f 0035 	mov.w	r0, #53	; 0x35
 8003022:	f44f 7101 	mov.w	r1, #516	; 0x204
 8003026:	f001 f8ed 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x0204);
 800302a:	f04f 0036 	mov.w	r0, #54	; 0x36
 800302e:	f44f 7101 	mov.w	r1, #516	; 0x204
 8003032:	f001 f8e7 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x0502);
 8003036:	f04f 0037 	mov.w	r0, #55	; 0x37
 800303a:	f240 5102 	movw	r1, #1282	; 0x502
 800303e:	f001 f8e1 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x003a,0x0302);
 8003042:	f04f 003a 	mov.w	r0, #58	; 0x3a
 8003046:	f240 3102 	movw	r1, #770	; 0x302
 800304a:	f001 f8db 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x003b,0x0302); 
 800304e:	f04f 003b 	mov.w	r0, #59	; 0x3b
 8003052:	f240 3102 	movw	r1, #770	; 0x302
 8003056:	f001 f8d5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0023,0x0000);
 800305a:	f04f 0023 	mov.w	r0, #35	; 0x23
 800305e:	f04f 0100 	mov.w	r1, #0
 8003062:	f001 f8cf 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0024,0x0000);
 8003066:	f04f 0024 	mov.w	r0, #36	; 0x24
 800306a:	f04f 0100 	mov.w	r1, #0
 800306e:	f001 f8c9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0025,0x8000);
 8003072:	f04f 0025 	mov.w	r0, #37	; 0x25
 8003076:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800307a:	f001 f8c3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0026,0x7000);
 800307e:	f04f 0026 	mov.w	r0, #38	; 0x26
 8003082:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8003086:	f001 f8bd 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0020,0xb0eb);
 800308a:	f04f 0020 	mov.w	r0, #32
 800308e:	f24b 01eb 	movw	r1, #45291	; 0xb0eb
 8003092:	f001 f8b7 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0027,0x007c);
 8003096:	f04f 0027 	mov.w	r0, #39	; 0x27
 800309a:	f04f 017c 	mov.w	r1, #124	; 0x7c
 800309e:	f001 f8b1 	bl	8004204 <LCD_WriteReg>
 80030a2:	f000 bef0 	b.w	8003e86 <LCD_Initializtion+0x1fca>
 80030a6:	bf00      	nop
 80030a8:	2000c9a6 	.word	0x2000c9a6
 80030ac:	20000034 	.word	0x20000034
	}
	else if( DeviceCode == 0x5408 )
 80030b0:	4bec      	ldr	r3, [pc, #944]	; (8003464 <LCD_Initializtion+0x15a8>)
 80030b2:	881a      	ldrh	r2, [r3, #0]
 80030b4:	f245 4308 	movw	r3, #21512	; 0x5408
 80030b8:	429a      	cmp	r2, r3
 80030ba:	f040 80ec 	bne.w	8003296 <LCD_Initializtion+0x13da>
	{
		LCD_Code = SPFD5408B;
 80030be:	4bea      	ldr	r3, [pc, #936]	; (8003468 <LCD_Initializtion+0x15ac>)
 80030c0:	f04f 0208 	mov.w	r2, #8
 80030c4:	701a      	strb	r2, [r3, #0]
		
		LCD_WriteReg(0x0001,0x0100);	  /* Driver Output Contral Register */ 
 80030c6:	f04f 0001 	mov.w	r0, #1
 80030ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030ce:	f001 f899 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0002,0x0700);      /* LCD Driving Waveform Contral */
 80030d2:	f04f 0002 	mov.w	r0, #2
 80030d6:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80030da:	f001 f893 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0003,0x1030);
 80030de:	f04f 0003 	mov.w	r0, #3
 80030e2:	f241 0130 	movw	r1, #4144	; 0x1030
 80030e6:	f001 f88d 	bl	8004204 <LCD_WriteReg>
		
		LCD_WriteReg(0x0004,0x0000);	  /* Scalling Control register */
 80030ea:	f04f 0004 	mov.w	r0, #4
 80030ee:	f04f 0100 	mov.w	r1, #0
 80030f2:	f001 f887 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0207);	  /* Display Control 2 */
 80030f6:	f04f 0008 	mov.w	r0, #8
 80030fa:	f240 2107 	movw	r1, #519	; 0x207
 80030fe:	f001 f881 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0009,0x0000);	  /* Display Control 3 */
 8003102:	f04f 0009 	mov.w	r0, #9
 8003106:	f04f 0100 	mov.w	r1, #0
 800310a:	f001 f87b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000A,0x0000);	  /* Frame Cycle Control */
 800310e:	f04f 000a 	mov.w	r0, #10
 8003112:	f04f 0100 	mov.w	r1, #0
 8003116:	f001 f875 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000C,0x0000);	  /* External Display Interface Control 1 */
 800311a:	f04f 000c 	mov.w	r0, #12
 800311e:	f04f 0100 	mov.w	r1, #0
 8003122:	f001 f86f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000D,0x0000);      /* Frame Maker Position */
 8003126:	f04f 000d 	mov.w	r0, #13
 800312a:	f04f 0100 	mov.w	r1, #0
 800312e:	f001 f869 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000F,0x0000);	  /* External Display Interface Control 2 */
 8003132:	f04f 000f 	mov.w	r0, #15
 8003136:	f04f 0100 	mov.w	r1, #0
 800313a:	f001 f863 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 800313e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003142:	f7fe fe97 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0007,0x0101);	  /* Display Control */
 8003146:	f04f 0007 	mov.w	r0, #7
 800314a:	f240 1101 	movw	r1, #257	; 0x101
 800314e:	f001 f859 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 8003152:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003156:	f7fe fe8d 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0010,0x16B0);      /* Power Control 1 */
 800315a:	f04f 0010 	mov.w	r0, #16
 800315e:	f241 61b0 	movw	r1, #5808	; 0x16b0
 8003162:	f001 f84f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0001);      /* Power Control 2 */
 8003166:	f04f 0011 	mov.w	r0, #17
 800316a:	f04f 0101 	mov.w	r1, #1
 800316e:	f001 f849 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0017,0x0001);      /* Power Control 3 */
 8003172:	f04f 0017 	mov.w	r0, #23
 8003176:	f04f 0101 	mov.w	r1, #1
 800317a:	f001 f843 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0012,0x0138);      /* Power Control 4 */
 800317e:	f04f 0012 	mov.w	r0, #18
 8003182:	f44f 719c 	mov.w	r1, #312	; 0x138
 8003186:	f001 f83d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0013,0x0800);      /* Power Control 5 */
 800318a:	f04f 0013 	mov.w	r0, #19
 800318e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003192:	f001 f837 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0029,0x0009);	  /* NVM read data 2 */
 8003196:	f04f 0029 	mov.w	r0, #41	; 0x29
 800319a:	f04f 0109 	mov.w	r1, #9
 800319e:	f001 f831 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x002a,0x0009);	  /* NVM read data 3 */
 80031a2:	f04f 002a 	mov.w	r0, #42	; 0x2a
 80031a6:	f04f 0109 	mov.w	r1, #9
 80031aa:	f001 f82b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x00a4,0x0000);  
 80031ae:	f04f 00a4 	mov.w	r0, #164	; 0xa4
 80031b2:	f04f 0100 	mov.w	r1, #0
 80031b6:	f001 f825 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0050,0x0000);
 80031ba:	f04f 0050 	mov.w	r0, #80	; 0x50
 80031be:	f04f 0100 	mov.w	r1, #0
 80031c2:	f001 f81f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0051,0x00EF);
 80031c6:	f04f 0051 	mov.w	r0, #81	; 0x51
 80031ca:	f04f 01ef 	mov.w	r1, #239	; 0xef
 80031ce:	f001 f819 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0052,0x0000);
 80031d2:	f04f 0052 	mov.w	r0, #82	; 0x52
 80031d6:	f04f 0100 	mov.w	r1, #0
 80031da:	f001 f813 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0053,0x013F);
 80031de:	f04f 0053 	mov.w	r0, #83	; 0x53
 80031e2:	f240 113f 	movw	r1, #319	; 0x13f
 80031e6:	f001 f80d 	bl	8004204 <LCD_WriteReg>
		   
		LCD_WriteReg(0x0060,0x2700);	  /* Driver Output Control */
 80031ea:	f04f 0060 	mov.w	r0, #96	; 0x60
 80031ee:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 80031f2:	f001 f807 	bl	8004204 <LCD_WriteReg>

		LCD_WriteReg(0x0061,0x0003);	  /* Driver Output Control */
 80031f6:	f04f 0061 	mov.w	r0, #97	; 0x61
 80031fa:	f04f 0103 	mov.w	r1, #3
 80031fe:	f001 f801 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x006A,0x0000);	  /* Vertical Scroll Control */
 8003202:	f04f 006a 	mov.w	r0, #106	; 0x6a
 8003206:	f04f 0100 	mov.w	r1, #0
 800320a:	f000 fffb 	bl	8004204 <LCD_WriteReg>
		
		LCD_WriteReg(0x0080,0x0000);	  /* Display Position C Partial Display 1 */
 800320e:	f04f 0080 	mov.w	r0, #128	; 0x80
 8003212:	f04f 0100 	mov.w	r1, #0
 8003216:	f000 fff5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0081,0x0000);	  /* RAM Address Start C Partial Display 1 */
 800321a:	f04f 0081 	mov.w	r0, #129	; 0x81
 800321e:	f04f 0100 	mov.w	r1, #0
 8003222:	f000 ffef 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0082,0x0000);	  /* RAM address End - Partial Display 1 */
 8003226:	f04f 0082 	mov.w	r0, #130	; 0x82
 800322a:	f04f 0100 	mov.w	r1, #0
 800322e:	f000 ffe9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0083,0x0000);	  /* Display Position C Partial Display 2 */
 8003232:	f04f 0083 	mov.w	r0, #131	; 0x83
 8003236:	f04f 0100 	mov.w	r1, #0
 800323a:	f000 ffe3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0084,0x0000);	  /* RAM Address Start C Partial Display 2 */
 800323e:	f04f 0084 	mov.w	r0, #132	; 0x84
 8003242:	f04f 0100 	mov.w	r1, #0
 8003246:	f000 ffdd 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0085,0x0000);	  /* RAM address End C Partail Display2 */
 800324a:	f04f 0085 	mov.w	r0, #133	; 0x85
 800324e:	f04f 0100 	mov.w	r1, #0
 8003252:	f000 ffd7 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0090,0x0013);	  /* Frame Cycle Control */
 8003256:	f04f 0090 	mov.w	r0, #144	; 0x90
 800325a:	f04f 0113 	mov.w	r1, #19
 800325e:	f000 ffd1 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0092,0x0000); 	  /* Panel Interface Control 2 */
 8003262:	f04f 0092 	mov.w	r0, #146	; 0x92
 8003266:	f04f 0100 	mov.w	r1, #0
 800326a:	f000 ffcb 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0093,0x0003);	  /* Panel Interface control 3 */
 800326e:	f04f 0093 	mov.w	r0, #147	; 0x93
 8003272:	f04f 0103 	mov.w	r1, #3
 8003276:	f000 ffc5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0095,0x0110);	  /* Frame Cycle Control */
 800327a:	f04f 0095 	mov.w	r0, #149	; 0x95
 800327e:	f44f 7188 	mov.w	r1, #272	; 0x110
 8003282:	f000 ffbf 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0007,0x0173);
 8003286:	f04f 0007 	mov.w	r0, #7
 800328a:	f240 1173 	movw	r1, #371	; 0x173
 800328e:	f000 ffb9 	bl	8004204 <LCD_WriteReg>
 8003292:	f000 bdf8 	b.w	8003e86 <LCD_Initializtion+0x1fca>
	}
	else if( DeviceCode == 0x4531 )
 8003296:	4b73      	ldr	r3, [pc, #460]	; (8003464 <LCD_Initializtion+0x15a8>)
 8003298:	881a      	ldrh	r2, [r3, #0]
 800329a:	f244 5331 	movw	r3, #17713	; 0x4531
 800329e:	429a      	cmp	r2, r3
 80032a0:	f040 80e4 	bne.w	800346c <LCD_Initializtion+0x15b0>
	{	
		LCD_Code = LGDP4531;
 80032a4:	4b70      	ldr	r3, [pc, #448]	; (8003468 <LCD_Initializtion+0x15ac>)
 80032a6:	f04f 0207 	mov.w	r2, #7
 80032aa:	701a      	strb	r2, [r3, #0]
		/* Setup display */
		LCD_WriteReg(0x00,0x0001);
 80032ac:	f04f 0000 	mov.w	r0, #0
 80032b0:	f04f 0101 	mov.w	r1, #1
 80032b4:	f000 ffa6 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x10,0x0628);
 80032b8:	f04f 0010 	mov.w	r0, #16
 80032bc:	f44f 61c5 	mov.w	r1, #1576	; 0x628
 80032c0:	f000 ffa0 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x12,0x0006);
 80032c4:	f04f 0012 	mov.w	r0, #18
 80032c8:	f04f 0106 	mov.w	r1, #6
 80032cc:	f000 ff9a 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x13,0x0A32);
 80032d0:	f04f 0013 	mov.w	r0, #19
 80032d4:	f640 2132 	movw	r1, #2610	; 0xa32
 80032d8:	f000 ff94 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x11,0x0040);
 80032dc:	f04f 0011 	mov.w	r0, #17
 80032e0:	f04f 0140 	mov.w	r1, #64	; 0x40
 80032e4:	f000 ff8e 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x15,0x0050);
 80032e8:	f04f 0015 	mov.w	r0, #21
 80032ec:	f04f 0150 	mov.w	r1, #80	; 0x50
 80032f0:	f000 ff88 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x12,0x0016);
 80032f4:	f04f 0012 	mov.w	r0, #18
 80032f8:	f04f 0116 	mov.w	r1, #22
 80032fc:	f000 ff82 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 8003300:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003304:	f7fe fdb6 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x10,0x5660);
 8003308:	f04f 0010 	mov.w	r0, #16
 800330c:	f245 6160 	movw	r1, #22112	; 0x5660
 8003310:	f000 ff78 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 8003314:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003318:	f7fe fdac 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x13,0x2A4E);
 800331c:	f04f 0013 	mov.w	r0, #19
 8003320:	f642 214e 	movw	r1, #10830	; 0x2a4e
 8003324:	f000 ff6e 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x01,0x0100);
 8003328:	f04f 0001 	mov.w	r0, #1
 800332c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003330:	f000 ff68 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x02,0x0300);	
 8003334:	f04f 0002 	mov.w	r0, #2
 8003338:	f44f 7140 	mov.w	r1, #768	; 0x300
 800333c:	f000 ff62 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x03,0x1030);		
 8003340:	f04f 0003 	mov.w	r0, #3
 8003344:	f241 0130 	movw	r1, #4144	; 0x1030
 8003348:	f000 ff5c 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x08,0x0202);
 800334c:	f04f 0008 	mov.w	r0, #8
 8003350:	f240 2102 	movw	r1, #514	; 0x202
 8003354:	f000 ff56 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0A,0x0000);
 8003358:	f04f 000a 	mov.w	r0, #10
 800335c:	f04f 0100 	mov.w	r1, #0
 8003360:	f000 ff50 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x30,0x0000);
 8003364:	f04f 0030 	mov.w	r0, #48	; 0x30
 8003368:	f04f 0100 	mov.w	r1, #0
 800336c:	f000 ff4a 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x31,0x0402);
 8003370:	f04f 0031 	mov.w	r0, #49	; 0x31
 8003374:	f240 4102 	movw	r1, #1026	; 0x402
 8003378:	f000 ff44 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x32,0x0106);
 800337c:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003380:	f44f 7183 	mov.w	r1, #262	; 0x106
 8003384:	f000 ff3e 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x33,0x0700);
 8003388:	f04f 0033 	mov.w	r0, #51	; 0x33
 800338c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8003390:	f000 ff38 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x34,0x0104);
 8003394:	f04f 0034 	mov.w	r0, #52	; 0x34
 8003398:	f44f 7182 	mov.w	r1, #260	; 0x104
 800339c:	f000 ff32 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x35,0x0301);
 80033a0:	f04f 0035 	mov.w	r0, #53	; 0x35
 80033a4:	f240 3101 	movw	r1, #769	; 0x301
 80033a8:	f000 ff2c 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x36,0x0707);
 80033ac:	f04f 0036 	mov.w	r0, #54	; 0x36
 80033b0:	f240 7107 	movw	r1, #1799	; 0x707
 80033b4:	f000 ff26 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x37,0x0305);
 80033b8:	f04f 0037 	mov.w	r0, #55	; 0x37
 80033bc:	f240 3105 	movw	r1, #773	; 0x305
 80033c0:	f000 ff20 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x38,0x0208);
 80033c4:	f04f 0038 	mov.w	r0, #56	; 0x38
 80033c8:	f44f 7102 	mov.w	r1, #520	; 0x208
 80033cc:	f000 ff1a 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x39,0x0F0B);
 80033d0:	f04f 0039 	mov.w	r0, #57	; 0x39
 80033d4:	f640 710b 	movw	r1, #3851	; 0xf0b
 80033d8:	f000 ff14 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 80033dc:	f04f 0032 	mov.w	r0, #50	; 0x32
 80033e0:	f7fe fd48 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x41,0x0002);
 80033e4:	f04f 0041 	mov.w	r0, #65	; 0x41
 80033e8:	f04f 0102 	mov.w	r1, #2
 80033ec:	f000 ff0a 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x60,0x2700);
 80033f0:	f04f 0060 	mov.w	r0, #96	; 0x60
 80033f4:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 80033f8:	f000 ff04 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x61,0x0001);
 80033fc:	f04f 0061 	mov.w	r0, #97	; 0x61
 8003400:	f04f 0101 	mov.w	r1, #1
 8003404:	f000 fefe 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x90,0x0119);
 8003408:	f04f 0090 	mov.w	r0, #144	; 0x90
 800340c:	f240 1119 	movw	r1, #281	; 0x119
 8003410:	f000 fef8 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x92,0x010A);
 8003414:	f04f 0092 	mov.w	r0, #146	; 0x92
 8003418:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800341c:	f000 fef2 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x93,0x0004);
 8003420:	f04f 0093 	mov.w	r0, #147	; 0x93
 8003424:	f04f 0104 	mov.w	r1, #4
 8003428:	f000 feec 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0xA0,0x0100);
 800342c:	f04f 00a0 	mov.w	r0, #160	; 0xa0
 8003430:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003434:	f000 fee6 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 8003438:	f04f 0032 	mov.w	r0, #50	; 0x32
 800343c:	f7fe fd1a 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x07,0x0133);
 8003440:	f04f 0007 	mov.w	r0, #7
 8003444:	f240 1133 	movw	r1, #307	; 0x133
 8003448:	f000 fedc 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 800344c:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003450:	f7fe fd10 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0xA0,0x0000);
 8003454:	f04f 00a0 	mov.w	r0, #160	; 0xa0
 8003458:	f04f 0100 	mov.w	r1, #0
 800345c:	f000 fed2 	bl	8004204 <LCD_WriteReg>
 8003460:	f000 bd11 	b.w	8003e86 <LCD_Initializtion+0x1fca>
 8003464:	2000c9a6 	.word	0x2000c9a6
 8003468:	20000034 	.word	0x20000034
	}
	else if( DeviceCode == 0x4535 )
 800346c:	4b78      	ldr	r3, [pc, #480]	; (8003650 <LCD_Initializtion+0x1794>)
 800346e:	881a      	ldrh	r2, [r3, #0]
 8003470:	f244 5335 	movw	r3, #17717	; 0x4535
 8003474:	429a      	cmp	r2, r3
 8003476:	f040 80ef 	bne.w	8003658 <LCD_Initializtion+0x179c>
	{	
		LCD_Code = LGDP4535;	
 800347a:	4b76      	ldr	r3, [pc, #472]	; (8003654 <LCD_Initializtion+0x1798>)
 800347c:	f04f 020c 	mov.w	r2, #12
 8003480:	701a      	strb	r2, [r3, #0]
		LCD_WriteReg(0x15, 0x0030); 	 /* Set the internal vcore voltage */                                              
 8003482:	f04f 0015 	mov.w	r0, #21
 8003486:	f04f 0130 	mov.w	r1, #48	; 0x30
 800348a:	f000 febb 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x9A, 0x0010); 	 /* Start internal OSC */
 800348e:	f04f 009a 	mov.w	r0, #154	; 0x9a
 8003492:	f04f 0110 	mov.w	r1, #16
 8003496:	f000 feb5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x11, 0x0020);	     /* set SS and SM bit */
 800349a:	f04f 0011 	mov.w	r0, #17
 800349e:	f04f 0120 	mov.w	r1, #32
 80034a2:	f000 feaf 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x10, 0x3428);	     /* set 1 line inversion */
 80034a6:	f04f 0010 	mov.w	r0, #16
 80034aa:	f243 4128 	movw	r1, #13352	; 0x3428
 80034ae:	f000 fea9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x12, 0x0002);	     /* set GRAM write direction and BGR=1 */ 
 80034b2:	f04f 0012 	mov.w	r0, #18
 80034b6:	f04f 0102 	mov.w	r1, #2
 80034ba:	f000 fea3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x13, 0x1038);	     /* Resize register */
 80034be:	f04f 0013 	mov.w	r0, #19
 80034c2:	f241 0138 	movw	r1, #4152	; 0x1038
 80034c6:	f000 fe9d 	bl	8004204 <LCD_WriteReg>
		delay_ms(40); 
 80034ca:	f04f 0028 	mov.w	r0, #40	; 0x28
 80034ce:	f7fe fcd1 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x12, 0x0012);	     /* set the back porch and front porch */
 80034d2:	f04f 0012 	mov.w	r0, #18
 80034d6:	f04f 0112 	mov.w	r1, #18
 80034da:	f000 fe93 	bl	8004204 <LCD_WriteReg>
		delay_ms(40); 
 80034de:	f04f 0028 	mov.w	r0, #40	; 0x28
 80034e2:	f7fe fcc7 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x10, 0x3420);	     /* set non-display area refresh cycle ISC[3:0] */
 80034e6:	f04f 0010 	mov.w	r0, #16
 80034ea:	f243 4120 	movw	r1, #13344	; 0x3420
 80034ee:	f000 fe89 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x13, 0x3045);	     /* FMARK function */
 80034f2:	f04f 0013 	mov.w	r0, #19
 80034f6:	f243 0145 	movw	r1, #12357	; 0x3045
 80034fa:	f000 fe83 	bl	8004204 <LCD_WriteReg>
		delay_ms(70); 
 80034fe:	f04f 0046 	mov.w	r0, #70	; 0x46
 8003502:	f7fe fcb7 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x30, 0x0000);      /* RGB interface setting */
 8003506:	f04f 0030 	mov.w	r0, #48	; 0x30
 800350a:	f04f 0100 	mov.w	r1, #0
 800350e:	f000 fe79 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x31, 0x0402);	     /* Frame marker Position */
 8003512:	f04f 0031 	mov.w	r0, #49	; 0x31
 8003516:	f240 4102 	movw	r1, #1026	; 0x402
 800351a:	f000 fe73 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x32, 0x0307);      /* RGB interface polarity */
 800351e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003522:	f240 3107 	movw	r1, #775	; 0x307
 8003526:	f000 fe6d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x33, 0x0304);      /* SAP, BT[3:0], AP, DSTB, SLP, STB */
 800352a:	f04f 0033 	mov.w	r0, #51	; 0x33
 800352e:	f44f 7141 	mov.w	r1, #772	; 0x304
 8003532:	f000 fe67 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x34, 0x0004);      /* DC1[2:0], DC0[2:0], VC[2:0] */
 8003536:	f04f 0034 	mov.w	r0, #52	; 0x34
 800353a:	f04f 0104 	mov.w	r1, #4
 800353e:	f000 fe61 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x35, 0x0401);      /* VREG1OUT voltage */
 8003542:	f04f 0035 	mov.w	r0, #53	; 0x35
 8003546:	f240 4101 	movw	r1, #1025	; 0x401
 800354a:	f000 fe5b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x36, 0x0707);      /* VDV[4:0] for VCOM amplitude */
 800354e:	f04f 0036 	mov.w	r0, #54	; 0x36
 8003552:	f240 7107 	movw	r1, #1799	; 0x707
 8003556:	f000 fe55 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x37, 0x0305);      /* SAP, BT[3:0], AP, DSTB, SLP, STB */
 800355a:	f04f 0037 	mov.w	r0, #55	; 0x37
 800355e:	f240 3105 	movw	r1, #773	; 0x305
 8003562:	f000 fe4f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x38, 0x0610);      /* DC1[2:0], DC0[2:0], VC[2:0] */
 8003566:	f04f 0038 	mov.w	r0, #56	; 0x38
 800356a:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 800356e:	f000 fe49 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x39, 0x0610);      /* VREG1OUT voltage */
 8003572:	f04f 0039 	mov.w	r0, #57	; 0x39
 8003576:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 800357a:	f000 fe43 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x01, 0x0100);      /* VDV[4:0] for VCOM amplitude */
 800357e:	f04f 0001 	mov.w	r0, #1
 8003582:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003586:	f000 fe3d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x02, 0x0300);      /* VCM[4:0] for VCOMH */
 800358a:	f04f 0002 	mov.w	r0, #2
 800358e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8003592:	f000 fe37 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x03, 0x1030);      /* GRAM horizontal Address */
 8003596:	f04f 0003 	mov.w	r0, #3
 800359a:	f241 0130 	movw	r1, #4144	; 0x1030
 800359e:	f000 fe31 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x08, 0x0808);      /* GRAM Vertical Address */
 80035a2:	f04f 0008 	mov.w	r0, #8
 80035a6:	f640 0108 	movw	r1, #2056	; 0x808
 80035aa:	f000 fe2b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0A, 0x0008);		
 80035ae:	f04f 000a 	mov.w	r0, #10
 80035b2:	f04f 0108 	mov.w	r1, #8
 80035b6:	f000 fe25 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x60, 0x2700);	     /* Gate Scan Line */
 80035ba:	f04f 0060 	mov.w	r0, #96	; 0x60
 80035be:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 80035c2:	f000 fe1f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x61, 0x0001);	     /* NDL,VLE, REV */
 80035c6:	f04f 0061 	mov.w	r0, #97	; 0x61
 80035ca:	f04f 0101 	mov.w	r1, #1
 80035ce:	f000 fe19 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x90, 0x013E);
 80035d2:	f04f 0090 	mov.w	r0, #144	; 0x90
 80035d6:	f44f 719f 	mov.w	r1, #318	; 0x13e
 80035da:	f000 fe13 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x92, 0x0100);
 80035de:	f04f 0092 	mov.w	r0, #146	; 0x92
 80035e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035e6:	f000 fe0d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x93, 0x0100);
 80035ea:	f04f 0093 	mov.w	r0, #147	; 0x93
 80035ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035f2:	f000 fe07 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0xA0, 0x3000);
 80035f6:	f04f 00a0 	mov.w	r0, #160	; 0xa0
 80035fa:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80035fe:	f000 fe01 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0xA3, 0x0010);
 8003602:	f04f 00a3 	mov.w	r0, #163	; 0xa3
 8003606:	f04f 0110 	mov.w	r1, #16
 800360a:	f000 fdfb 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x07, 0x0001);
 800360e:	f04f 0007 	mov.w	r0, #7
 8003612:	f04f 0101 	mov.w	r1, #1
 8003616:	f000 fdf5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x07, 0x0021);
 800361a:	f04f 0007 	mov.w	r0, #7
 800361e:	f04f 0121 	mov.w	r1, #33	; 0x21
 8003622:	f000 fdef 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x07, 0x0023);
 8003626:	f04f 0007 	mov.w	r0, #7
 800362a:	f04f 0123 	mov.w	r1, #35	; 0x23
 800362e:	f000 fde9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x07, 0x0033);
 8003632:	f04f 0007 	mov.w	r0, #7
 8003636:	f04f 0133 	mov.w	r1, #51	; 0x33
 800363a:	f000 fde3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x07, 0x0133);
 800363e:	f04f 0007 	mov.w	r0, #7
 8003642:	f240 1133 	movw	r1, #307	; 0x133
 8003646:	f000 fddd 	bl	8004204 <LCD_WriteReg>
 800364a:	f000 bc1c 	b.w	8003e86 <LCD_Initializtion+0x1fca>
 800364e:	bf00      	nop
 8003650:	2000c9a6 	.word	0x2000c9a6
 8003654:	20000034 	.word	0x20000034
	} 		 		
	else if( DeviceCode == 0x0047 )
 8003658:	4baa      	ldr	r3, [pc, #680]	; (8003904 <LCD_Initializtion+0x1a48>)
 800365a:	881b      	ldrh	r3, [r3, #0]
 800365c:	2b47      	cmp	r3, #71	; 0x47
 800365e:	f040 8155 	bne.w	800390c <LCD_Initializtion+0x1a50>
	{
		LCD_Code = HX8347D;
 8003662:	4ba9      	ldr	r3, [pc, #676]	; (8003908 <LCD_Initializtion+0x1a4c>)
 8003664:	f04f 020a 	mov.w	r2, #10
 8003668:	701a      	strb	r2, [r3, #0]
		/* Start Initial Sequence */
		LCD_WriteReg(0xEA,0x00);                          
 800366a:	f04f 00ea 	mov.w	r0, #234	; 0xea
 800366e:	f04f 0100 	mov.w	r1, #0
 8003672:	f000 fdc7 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0xEB,0x20);                                                     
 8003676:	f04f 00eb 	mov.w	r0, #235	; 0xeb
 800367a:	f04f 0120 	mov.w	r1, #32
 800367e:	f000 fdc1 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0xEC,0x0C);                                                   
 8003682:	f04f 00ec 	mov.w	r0, #236	; 0xec
 8003686:	f04f 010c 	mov.w	r1, #12
 800368a:	f000 fdbb 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0xED,0xC4);                                                    
 800368e:	f04f 00ed 	mov.w	r0, #237	; 0xed
 8003692:	f04f 01c4 	mov.w	r1, #196	; 0xc4
 8003696:	f000 fdb5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0xE8,0x40);                                                     
 800369a:	f04f 00e8 	mov.w	r0, #232	; 0xe8
 800369e:	f04f 0140 	mov.w	r1, #64	; 0x40
 80036a2:	f000 fdaf 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0xE9,0x38);                                                    
 80036a6:	f04f 00e9 	mov.w	r0, #233	; 0xe9
 80036aa:	f04f 0138 	mov.w	r1, #56	; 0x38
 80036ae:	f000 fda9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0xF1,0x01);                                                    
 80036b2:	f04f 00f1 	mov.w	r0, #241	; 0xf1
 80036b6:	f04f 0101 	mov.w	r1, #1
 80036ba:	f000 fda3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0xF2,0x10);                                                    
 80036be:	f04f 00f2 	mov.w	r0, #242	; 0xf2
 80036c2:	f04f 0110 	mov.w	r1, #16
 80036c6:	f000 fd9d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x27,0xA3);                                                    
 80036ca:	f04f 0027 	mov.w	r0, #39	; 0x27
 80036ce:	f04f 01a3 	mov.w	r1, #163	; 0xa3
 80036d2:	f000 fd97 	bl	8004204 <LCD_WriteReg>
		/* GAMMA SETTING */
		LCD_WriteReg(0x40,0x01);                           
 80036d6:	f04f 0040 	mov.w	r0, #64	; 0x40
 80036da:	f04f 0101 	mov.w	r1, #1
 80036de:	f000 fd91 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x41,0x00);                                                   
 80036e2:	f04f 0041 	mov.w	r0, #65	; 0x41
 80036e6:	f04f 0100 	mov.w	r1, #0
 80036ea:	f000 fd8b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x42,0x00);                                                   
 80036ee:	f04f 0042 	mov.w	r0, #66	; 0x42
 80036f2:	f04f 0100 	mov.w	r1, #0
 80036f6:	f000 fd85 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x43,0x10);                                                    
 80036fa:	f04f 0043 	mov.w	r0, #67	; 0x43
 80036fe:	f04f 0110 	mov.w	r1, #16
 8003702:	f000 fd7f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x44,0x0E);                                                   
 8003706:	f04f 0044 	mov.w	r0, #68	; 0x44
 800370a:	f04f 010e 	mov.w	r1, #14
 800370e:	f000 fd79 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x45,0x24);                                                  
 8003712:	f04f 0045 	mov.w	r0, #69	; 0x45
 8003716:	f04f 0124 	mov.w	r1, #36	; 0x24
 800371a:	f000 fd73 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x46,0x04);                                                  
 800371e:	f04f 0046 	mov.w	r0, #70	; 0x46
 8003722:	f04f 0104 	mov.w	r1, #4
 8003726:	f000 fd6d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x47,0x50);                                                   
 800372a:	f04f 0047 	mov.w	r0, #71	; 0x47
 800372e:	f04f 0150 	mov.w	r1, #80	; 0x50
 8003732:	f000 fd67 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x48,0x02);                                                    
 8003736:	f04f 0048 	mov.w	r0, #72	; 0x48
 800373a:	f04f 0102 	mov.w	r1, #2
 800373e:	f000 fd61 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x49,0x13);                                                  
 8003742:	f04f 0049 	mov.w	r0, #73	; 0x49
 8003746:	f04f 0113 	mov.w	r1, #19
 800374a:	f000 fd5b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x4A,0x19);                                                  
 800374e:	f04f 004a 	mov.w	r0, #74	; 0x4a
 8003752:	f04f 0119 	mov.w	r1, #25
 8003756:	f000 fd55 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x4B,0x19);                                                 
 800375a:	f04f 004b 	mov.w	r0, #75	; 0x4b
 800375e:	f04f 0119 	mov.w	r1, #25
 8003762:	f000 fd4f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x4C,0x16);                                                 
 8003766:	f04f 004c 	mov.w	r0, #76	; 0x4c
 800376a:	f04f 0116 	mov.w	r1, #22
 800376e:	f000 fd49 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x50,0x1B);                                                   
 8003772:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003776:	f04f 011b 	mov.w	r1, #27
 800377a:	f000 fd43 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x51,0x31);                                                    
 800377e:	f04f 0051 	mov.w	r0, #81	; 0x51
 8003782:	f04f 0131 	mov.w	r1, #49	; 0x31
 8003786:	f000 fd3d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x52,0x2F);                                                     
 800378a:	f04f 0052 	mov.w	r0, #82	; 0x52
 800378e:	f04f 012f 	mov.w	r1, #47	; 0x2f
 8003792:	f000 fd37 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x53,0x3F);                                                    
 8003796:	f04f 0053 	mov.w	r0, #83	; 0x53
 800379a:	f04f 013f 	mov.w	r1, #63	; 0x3f
 800379e:	f000 fd31 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x54,0x3F);                                                     
 80037a2:	f04f 0054 	mov.w	r0, #84	; 0x54
 80037a6:	f04f 013f 	mov.w	r1, #63	; 0x3f
 80037aa:	f000 fd2b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x55,0x3E);                                                     
 80037ae:	f04f 0055 	mov.w	r0, #85	; 0x55
 80037b2:	f04f 013e 	mov.w	r1, #62	; 0x3e
 80037b6:	f000 fd25 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x56,0x2F);                                                   
 80037ba:	f04f 0056 	mov.w	r0, #86	; 0x56
 80037be:	f04f 012f 	mov.w	r1, #47	; 0x2f
 80037c2:	f000 fd1f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x57,0x7B);                                                     
 80037c6:	f04f 0057 	mov.w	r0, #87	; 0x57
 80037ca:	f04f 017b 	mov.w	r1, #123	; 0x7b
 80037ce:	f000 fd19 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x58,0x09);                                                  
 80037d2:	f04f 0058 	mov.w	r0, #88	; 0x58
 80037d6:	f04f 0109 	mov.w	r1, #9
 80037da:	f000 fd13 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x59,0x06);                                                 
 80037de:	f04f 0059 	mov.w	r0, #89	; 0x59
 80037e2:	f04f 0106 	mov.w	r1, #6
 80037e6:	f000 fd0d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x5A,0x06);                                                   
 80037ea:	f04f 005a 	mov.w	r0, #90	; 0x5a
 80037ee:	f04f 0106 	mov.w	r1, #6
 80037f2:	f000 fd07 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x5B,0x0C);                                                   
 80037f6:	f04f 005b 	mov.w	r0, #91	; 0x5b
 80037fa:	f04f 010c 	mov.w	r1, #12
 80037fe:	f000 fd01 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x5C,0x1D);                                                   
 8003802:	f04f 005c 	mov.w	r0, #92	; 0x5c
 8003806:	f04f 011d 	mov.w	r1, #29
 800380a:	f000 fcfb 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x5D,0xCC);                                                   
 800380e:	f04f 005d 	mov.w	r0, #93	; 0x5d
 8003812:	f04f 01cc 	mov.w	r1, #204	; 0xcc
 8003816:	f000 fcf5 	bl	8004204 <LCD_WriteReg>
		/* Power Voltage Setting */
		LCD_WriteReg(0x1B,0x18);                                                    
 800381a:	f04f 001b 	mov.w	r0, #27
 800381e:	f04f 0118 	mov.w	r1, #24
 8003822:	f000 fcef 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x1A,0x01);                                                    
 8003826:	f04f 001a 	mov.w	r0, #26
 800382a:	f04f 0101 	mov.w	r1, #1
 800382e:	f000 fce9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x24,0x15);                                                    
 8003832:	f04f 0024 	mov.w	r0, #36	; 0x24
 8003836:	f04f 0115 	mov.w	r1, #21
 800383a:	f000 fce3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x25,0x50);                                                    
 800383e:	f04f 0025 	mov.w	r0, #37	; 0x25
 8003842:	f04f 0150 	mov.w	r1, #80	; 0x50
 8003846:	f000 fcdd 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x23,0x8B);                                                   
 800384a:	f04f 0023 	mov.w	r0, #35	; 0x23
 800384e:	f04f 018b 	mov.w	r1, #139	; 0x8b
 8003852:	f000 fcd7 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x18,0x36);                           
 8003856:	f04f 0018 	mov.w	r0, #24
 800385a:	f04f 0136 	mov.w	r1, #54	; 0x36
 800385e:	f000 fcd1 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x19,0x01);                                                    
 8003862:	f04f 0019 	mov.w	r0, #25
 8003866:	f04f 0101 	mov.w	r1, #1
 800386a:	f000 fccb 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x01,0x00);                                                   
 800386e:	f04f 0001 	mov.w	r0, #1
 8003872:	f04f 0100 	mov.w	r1, #0
 8003876:	f000 fcc5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x1F,0x88);                                                    
 800387a:	f04f 001f 	mov.w	r0, #31
 800387e:	f04f 0188 	mov.w	r1, #136	; 0x88
 8003882:	f000 fcbf 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 8003886:	f04f 0032 	mov.w	r0, #50	; 0x32
 800388a:	f7fe faf3 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x1F,0x80);                                                  
 800388e:	f04f 001f 	mov.w	r0, #31
 8003892:	f04f 0180 	mov.w	r1, #128	; 0x80
 8003896:	f000 fcb5 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 800389a:	f04f 0032 	mov.w	r0, #50	; 0x32
 800389e:	f7fe fae9 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x1F,0x90);                                                   
 80038a2:	f04f 001f 	mov.w	r0, #31
 80038a6:	f04f 0190 	mov.w	r1, #144	; 0x90
 80038aa:	f000 fcab 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 80038ae:	f04f 0032 	mov.w	r0, #50	; 0x32
 80038b2:	f7fe fadf 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x1F,0xD0);                                                   
 80038b6:	f04f 001f 	mov.w	r0, #31
 80038ba:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 80038be:	f000 fca1 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 80038c2:	f04f 0032 	mov.w	r0, #50	; 0x32
 80038c6:	f7fe fad5 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x17,0x05);                                                    
 80038ca:	f04f 0017 	mov.w	r0, #23
 80038ce:	f04f 0105 	mov.w	r1, #5
 80038d2:	f000 fc97 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x36,0x00);                                                    
 80038d6:	f04f 0036 	mov.w	r0, #54	; 0x36
 80038da:	f04f 0100 	mov.w	r1, #0
 80038de:	f000 fc91 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x28,0x38);                                                 
 80038e2:	f04f 0028 	mov.w	r0, #40	; 0x28
 80038e6:	f04f 0138 	mov.w	r1, #56	; 0x38
 80038ea:	f000 fc8b 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 80038ee:	f04f 0032 	mov.w	r0, #50	; 0x32
 80038f2:	f7fe fabf 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x28,0x3C);                                                
 80038f6:	f04f 0028 	mov.w	r0, #40	; 0x28
 80038fa:	f04f 013c 	mov.w	r1, #60	; 0x3c
 80038fe:	f000 fc81 	bl	8004204 <LCD_WriteReg>
 8003902:	e2c0      	b.n	8003e86 <LCD_Initializtion+0x1fca>
 8003904:	2000c9a6 	.word	0x2000c9a6
 8003908:	20000034 	.word	0x20000034
	}
	else if( DeviceCode == 0x7783 )
 800390c:	4b80      	ldr	r3, [pc, #512]	; (8003b10 <LCD_Initializtion+0x1c54>)
 800390e:	881a      	ldrh	r2, [r3, #0]
 8003910:	f247 7383 	movw	r3, #30595	; 0x7783
 8003914:	429a      	cmp	r2, r3
 8003916:	f040 80ff 	bne.w	8003b18 <LCD_Initializtion+0x1c5c>
	{
		LCD_Code = ST7781;
 800391a:	4b7e      	ldr	r3, [pc, #504]	; (8003b14 <LCD_Initializtion+0x1c58>)
 800391c:	f04f 0206 	mov.w	r2, #6
 8003920:	701a      	strb	r2, [r3, #0]
		/* Start Initial Sequence */
		LCD_WriteReg(0x00FF,0x0001);
 8003922:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8003926:	f04f 0101 	mov.w	r1, #1
 800392a:	f000 fc6b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x00F3,0x0008);
 800392e:	f04f 00f3 	mov.w	r0, #243	; 0xf3
 8003932:	f04f 0108 	mov.w	r1, #8
 8003936:	f000 fc65 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0001,0x0100);
 800393a:	f04f 0001 	mov.w	r0, #1
 800393e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003942:	f000 fc5f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0002,0x0700);
 8003946:	f04f 0002 	mov.w	r0, #2
 800394a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 800394e:	f000 fc59 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0003,0x1030);  
 8003952:	f04f 0003 	mov.w	r0, #3
 8003956:	f241 0130 	movw	r1, #4144	; 0x1030
 800395a:	f000 fc53 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0302);
 800395e:	f04f 0008 	mov.w	r0, #8
 8003962:	f240 3102 	movw	r1, #770	; 0x302
 8003966:	f000 fc4d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0207);
 800396a:	f04f 0008 	mov.w	r0, #8
 800396e:	f240 2107 	movw	r1, #519	; 0x207
 8003972:	f000 fc47 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0009,0x0000);
 8003976:	f04f 0009 	mov.w	r0, #9
 800397a:	f04f 0100 	mov.w	r1, #0
 800397e:	f000 fc41 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x000A,0x0000);
 8003982:	f04f 000a 	mov.w	r0, #10
 8003986:	f04f 0100 	mov.w	r1, #0
 800398a:	f000 fc3b 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0010,0x0000);  
 800398e:	f04f 0010 	mov.w	r0, #16
 8003992:	f04f 0100 	mov.w	r1, #0
 8003996:	f000 fc35 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0005);
 800399a:	f04f 0011 	mov.w	r0, #17
 800399e:	f04f 0105 	mov.w	r1, #5
 80039a2:	f000 fc2f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0012,0x0000);
 80039a6:	f04f 0012 	mov.w	r0, #18
 80039aa:	f04f 0100 	mov.w	r1, #0
 80039ae:	f000 fc29 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0013,0x0000);
 80039b2:	f04f 0013 	mov.w	r0, #19
 80039b6:	f04f 0100 	mov.w	r1, #0
 80039ba:	f000 fc23 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 80039be:	f04f 0032 	mov.w	r0, #50	; 0x32
 80039c2:	f7fe fa57 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0010,0x12B0);
 80039c6:	f04f 0010 	mov.w	r0, #16
 80039ca:	f241 21b0 	movw	r1, #4784	; 0x12b0
 80039ce:	f000 fc19 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 80039d2:	f04f 0032 	mov.w	r0, #50	; 0x32
 80039d6:	f7fe fa4d 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0011,0x0007);
 80039da:	f04f 0011 	mov.w	r0, #17
 80039de:	f04f 0107 	mov.w	r1, #7
 80039e2:	f000 fc0f 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);
 80039e6:	f04f 0032 	mov.w	r0, #50	; 0x32
 80039ea:	f7fe fa43 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0012,0x008B);
 80039ee:	f04f 0012 	mov.w	r0, #18
 80039f2:	f04f 018b 	mov.w	r1, #139	; 0x8b
 80039f6:	f000 fc05 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);	
 80039fa:	f04f 0032 	mov.w	r0, #50	; 0x32
 80039fe:	f7fe fa39 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0013,0x1700);
 8003a02:	f04f 0013 	mov.w	r0, #19
 8003a06:	f44f 51b8 	mov.w	r1, #5888	; 0x1700
 8003a0a:	f000 fbfb 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);	
 8003a0e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003a12:	f7fe fa2f 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0029,0x0022);		
 8003a16:	f04f 0029 	mov.w	r0, #41	; 0x29
 8003a1a:	f04f 0122 	mov.w	r1, #34	; 0x22
 8003a1e:	f000 fbf1 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0030,0x0000);
 8003a22:	f04f 0030 	mov.w	r0, #48	; 0x30
 8003a26:	f04f 0100 	mov.w	r1, #0
 8003a2a:	f000 fbeb 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x0707);
 8003a2e:	f04f 0031 	mov.w	r0, #49	; 0x31
 8003a32:	f240 7107 	movw	r1, #1799	; 0x707
 8003a36:	f000 fbe5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0505);
 8003a3a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003a3e:	f240 5105 	movw	r1, #1285	; 0x505
 8003a42:	f000 fbdf 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x0107);
 8003a46:	f04f 0035 	mov.w	r0, #53	; 0x35
 8003a4a:	f240 1107 	movw	r1, #263	; 0x107
 8003a4e:	f000 fbd9 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x0008);
 8003a52:	f04f 0036 	mov.w	r0, #54	; 0x36
 8003a56:	f04f 0108 	mov.w	r1, #8
 8003a5a:	f000 fbd3 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x0000);
 8003a5e:	f04f 0037 	mov.w	r0, #55	; 0x37
 8003a62:	f04f 0100 	mov.w	r1, #0
 8003a66:	f000 fbcd 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0038,0x0202);
 8003a6a:	f04f 0038 	mov.w	r0, #56	; 0x38
 8003a6e:	f240 2102 	movw	r1, #514	; 0x202
 8003a72:	f000 fbc7 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0039,0x0106);
 8003a76:	f04f 0039 	mov.w	r0, #57	; 0x39
 8003a7a:	f44f 7183 	mov.w	r1, #262	; 0x106
 8003a7e:	f000 fbc1 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x003C,0x0202);
 8003a82:	f04f 003c 	mov.w	r0, #60	; 0x3c
 8003a86:	f240 2102 	movw	r1, #514	; 0x202
 8003a8a:	f000 fbbb 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x003D,0x0408);
 8003a8e:	f04f 003d 	mov.w	r0, #61	; 0x3d
 8003a92:	f44f 6181 	mov.w	r1, #1032	; 0x408
 8003a96:	f000 fbb5 	bl	8004204 <LCD_WriteReg>
		delay_ms(50);				
 8003a9a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003a9e:	f7fe f9e9 	bl	8001e74 <delay_ms>
		LCD_WriteReg(0x0050,0x0000);		
 8003aa2:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003aa6:	f04f 0100 	mov.w	r1, #0
 8003aaa:	f000 fbab 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0051,0x00EF);		
 8003aae:	f04f 0051 	mov.w	r0, #81	; 0x51
 8003ab2:	f04f 01ef 	mov.w	r1, #239	; 0xef
 8003ab6:	f000 fba5 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0052,0x0000);		
 8003aba:	f04f 0052 	mov.w	r0, #82	; 0x52
 8003abe:	f04f 0100 	mov.w	r1, #0
 8003ac2:	f000 fb9f 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0053,0x013F);		
 8003ac6:	f04f 0053 	mov.w	r0, #83	; 0x53
 8003aca:	f240 113f 	movw	r1, #319	; 0x13f
 8003ace:	f000 fb99 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0060,0xA700);		
 8003ad2:	f04f 0060 	mov.w	r0, #96	; 0x60
 8003ad6:	f44f 4127 	mov.w	r1, #42752	; 0xa700
 8003ada:	f000 fb93 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0061,0x0001);
 8003ade:	f04f 0061 	mov.w	r0, #97	; 0x61
 8003ae2:	f04f 0101 	mov.w	r1, #1
 8003ae6:	f000 fb8d 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0090,0x0033);				
 8003aea:	f04f 0090 	mov.w	r0, #144	; 0x90
 8003aee:	f04f 0133 	mov.w	r1, #51	; 0x33
 8003af2:	f000 fb87 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x002B,0x000B);		
 8003af6:	f04f 002b 	mov.w	r0, #43	; 0x2b
 8003afa:	f04f 010b 	mov.w	r1, #11
 8003afe:	f000 fb81 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x0007,0x0133);
 8003b02:	f04f 0007 	mov.w	r0, #7
 8003b06:	f240 1133 	movw	r1, #307	; 0x133
 8003b0a:	f000 fb7b 	bl	8004204 <LCD_WriteReg>
 8003b0e:	e1ba      	b.n	8003e86 <LCD_Initializtion+0x1fca>
 8003b10:	2000c9a6 	.word	0x2000c9a6
 8003b14:	20000034 	.word	0x20000034
	}
	else	/* special ID */
	{
		DeviceCode = 0x0123;
 8003b18:	4bdd      	ldr	r3, [pc, #884]	; (8003e90 <LCD_Initializtion+0x1fd4>)
 8003b1a:	f240 1223 	movw	r2, #291	; 0x123
 8003b1e:	801a      	strh	r2, [r3, #0]
		DeviceCode = LCD_ReadReg(0x67);
 8003b20:	f04f 0067 	mov.w	r0, #103	; 0x67
 8003b24:	f000 fb82 	bl	800422c <LCD_ReadReg>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	4bd8      	ldr	r3, [pc, #864]	; (8003e90 <LCD_Initializtion+0x1fd4>)
 8003b2e:	801a      	strh	r2, [r3, #0]
		if( DeviceCode == 0x0047 )
 8003b30:	4bd7      	ldr	r3, [pc, #860]	; (8003e90 <LCD_Initializtion+0x1fd4>)
 8003b32:	881b      	ldrh	r3, [r3, #0]
 8003b34:	2b47      	cmp	r3, #71	; 0x47
 8003b36:	f040 81a6 	bne.w	8003e86 <LCD_Initializtion+0x1fca>
		{
	        LCD_Code = HX8347A;
 8003b3a:	4bd6      	ldr	r3, [pc, #856]	; (8003e94 <LCD_Initializtion+0x1fd8>)
 8003b3c:	f04f 020b 	mov.w	r2, #11
 8003b40:	701a      	strb	r2, [r3, #0]
	        LCD_WriteReg(0x0042,0x0008);   
 8003b42:	f04f 0042 	mov.w	r0, #66	; 0x42
 8003b46:	f04f 0108 	mov.w	r1, #8
 8003b4a:	f000 fb5b 	bl	8004204 <LCD_WriteReg>
	        /* Gamma setting */  
		    LCD_WriteReg(0x0046,0x00B4); 
 8003b4e:	f04f 0046 	mov.w	r0, #70	; 0x46
 8003b52:	f04f 01b4 	mov.w	r1, #180	; 0xb4
 8003b56:	f000 fb55 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0047,0x0043); 
 8003b5a:	f04f 0047 	mov.w	r0, #71	; 0x47
 8003b5e:	f04f 0143 	mov.w	r1, #67	; 0x43
 8003b62:	f000 fb4f 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0048,0x0013); 
 8003b66:	f04f 0048 	mov.w	r0, #72	; 0x48
 8003b6a:	f04f 0113 	mov.w	r1, #19
 8003b6e:	f000 fb49 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0049,0x0047); 
 8003b72:	f04f 0049 	mov.w	r0, #73	; 0x49
 8003b76:	f04f 0147 	mov.w	r1, #71	; 0x47
 8003b7a:	f000 fb43 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x004A,0x0014); 
 8003b7e:	f04f 004a 	mov.w	r0, #74	; 0x4a
 8003b82:	f04f 0114 	mov.w	r1, #20
 8003b86:	f000 fb3d 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x004B,0x0036); 
 8003b8a:	f04f 004b 	mov.w	r0, #75	; 0x4b
 8003b8e:	f04f 0136 	mov.w	r1, #54	; 0x36
 8003b92:	f000 fb37 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x004C,0x0003); 
 8003b96:	f04f 004c 	mov.w	r0, #76	; 0x4c
 8003b9a:	f04f 0103 	mov.w	r1, #3
 8003b9e:	f000 fb31 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x004D,0x0046); 
 8003ba2:	f04f 004d 	mov.w	r0, #77	; 0x4d
 8003ba6:	f04f 0146 	mov.w	r1, #70	; 0x46
 8003baa:	f000 fb2b 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x004E,0x0005);  
 8003bae:	f04f 004e 	mov.w	r0, #78	; 0x4e
 8003bb2:	f04f 0105 	mov.w	r1, #5
 8003bb6:	f000 fb25 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x004F,0x0010);  
 8003bba:	f04f 004f 	mov.w	r0, #79	; 0x4f
 8003bbe:	f04f 0110 	mov.w	r1, #16
 8003bc2:	f000 fb1f 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0050,0x0008);  
 8003bc6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003bca:	f04f 0108 	mov.w	r1, #8
 8003bce:	f000 fb19 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0051,0x000a);  
 8003bd2:	f04f 0051 	mov.w	r0, #81	; 0x51
 8003bd6:	f04f 010a 	mov.w	r1, #10
 8003bda:	f000 fb13 	bl	8004204 <LCD_WriteReg>
		    /* Window Setting */
		    LCD_WriteReg(0x0002,0x0000); 
 8003bde:	f04f 0002 	mov.w	r0, #2
 8003be2:	f04f 0100 	mov.w	r1, #0
 8003be6:	f000 fb0d 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0003,0x0000); 
 8003bea:	f04f 0003 	mov.w	r0, #3
 8003bee:	f04f 0100 	mov.w	r1, #0
 8003bf2:	f000 fb07 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0004,0x0000); 
 8003bf6:	f04f 0004 	mov.w	r0, #4
 8003bfa:	f04f 0100 	mov.w	r1, #0
 8003bfe:	f000 fb01 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0005,0x00EF); 
 8003c02:	f04f 0005 	mov.w	r0, #5
 8003c06:	f04f 01ef 	mov.w	r1, #239	; 0xef
 8003c0a:	f000 fafb 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0006,0x0000); 
 8003c0e:	f04f 0006 	mov.w	r0, #6
 8003c12:	f04f 0100 	mov.w	r1, #0
 8003c16:	f000 faf5 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0007,0x0000); 
 8003c1a:	f04f 0007 	mov.w	r0, #7
 8003c1e:	f04f 0100 	mov.w	r1, #0
 8003c22:	f000 faef 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0008,0x0001); 
 8003c26:	f04f 0008 	mov.w	r0, #8
 8003c2a:	f04f 0101 	mov.w	r1, #1
 8003c2e:	f000 fae9 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0009,0x003F); 
 8003c32:	f04f 0009 	mov.w	r0, #9
 8003c36:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8003c3a:	f000 fae3 	bl	8004204 <LCD_WriteReg>
		    delay_ms(10); 
 8003c3e:	f04f 000a 	mov.w	r0, #10
 8003c42:	f7fe f917 	bl	8001e74 <delay_ms>
		    LCD_WriteReg(0x0001,0x0006); 
 8003c46:	f04f 0001 	mov.w	r0, #1
 8003c4a:	f04f 0106 	mov.w	r1, #6
 8003c4e:	f000 fad9 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0016,0x00C8);   
 8003c52:	f04f 0016 	mov.w	r0, #22
 8003c56:	f04f 01c8 	mov.w	r1, #200	; 0xc8
 8003c5a:	f000 fad3 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0023,0x0095); 
 8003c5e:	f04f 0023 	mov.w	r0, #35	; 0x23
 8003c62:	f04f 0195 	mov.w	r1, #149	; 0x95
 8003c66:	f000 facd 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0024,0x0095); 
 8003c6a:	f04f 0024 	mov.w	r0, #36	; 0x24
 8003c6e:	f04f 0195 	mov.w	r1, #149	; 0x95
 8003c72:	f000 fac7 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0025,0x00FF); 
 8003c76:	f04f 0025 	mov.w	r0, #37	; 0x25
 8003c7a:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8003c7e:	f000 fac1 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0027,0x0002); 
 8003c82:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003c86:	f04f 0102 	mov.w	r1, #2
 8003c8a:	f000 fabb 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0028,0x0002); 
 8003c8e:	f04f 0028 	mov.w	r0, #40	; 0x28
 8003c92:	f04f 0102 	mov.w	r1, #2
 8003c96:	f000 fab5 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0029,0x0002); 
 8003c9a:	f04f 0029 	mov.w	r0, #41	; 0x29
 8003c9e:	f04f 0102 	mov.w	r1, #2
 8003ca2:	f000 faaf 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x002A,0x0002); 
 8003ca6:	f04f 002a 	mov.w	r0, #42	; 0x2a
 8003caa:	f04f 0102 	mov.w	r1, #2
 8003cae:	f000 faa9 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x002C,0x0002); 
 8003cb2:	f04f 002c 	mov.w	r0, #44	; 0x2c
 8003cb6:	f04f 0102 	mov.w	r1, #2
 8003cba:	f000 faa3 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x002D,0x0002); 
 8003cbe:	f04f 002d 	mov.w	r0, #45	; 0x2d
 8003cc2:	f04f 0102 	mov.w	r1, #2
 8003cc6:	f000 fa9d 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x003A,0x0001);  
 8003cca:	f04f 003a 	mov.w	r0, #58	; 0x3a
 8003cce:	f04f 0101 	mov.w	r1, #1
 8003cd2:	f000 fa97 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x003B,0x0001);  
 8003cd6:	f04f 003b 	mov.w	r0, #59	; 0x3b
 8003cda:	f04f 0101 	mov.w	r1, #1
 8003cde:	f000 fa91 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x003C,0x00F0);    
 8003ce2:	f04f 003c 	mov.w	r0, #60	; 0x3c
 8003ce6:	f04f 01f0 	mov.w	r1, #240	; 0xf0
 8003cea:	f000 fa8b 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x003D,0x0000); 
 8003cee:	f04f 003d 	mov.w	r0, #61	; 0x3d
 8003cf2:	f04f 0100 	mov.w	r1, #0
 8003cf6:	f000 fa85 	bl	8004204 <LCD_WriteReg>
		    delay_ms(20); 
 8003cfa:	f04f 0014 	mov.w	r0, #20
 8003cfe:	f7fe f8b9 	bl	8001e74 <delay_ms>
		    LCD_WriteReg(0x0035,0x0038); 
 8003d02:	f04f 0035 	mov.w	r0, #53	; 0x35
 8003d06:	f04f 0138 	mov.w	r1, #56	; 0x38
 8003d0a:	f000 fa7b 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0036,0x0078); 
 8003d0e:	f04f 0036 	mov.w	r0, #54	; 0x36
 8003d12:	f04f 0178 	mov.w	r1, #120	; 0x78
 8003d16:	f000 fa75 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x003E,0x0038); 
 8003d1a:	f04f 003e 	mov.w	r0, #62	; 0x3e
 8003d1e:	f04f 0138 	mov.w	r1, #56	; 0x38
 8003d22:	f000 fa6f 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0040,0x000F); 
 8003d26:	f04f 0040 	mov.w	r0, #64	; 0x40
 8003d2a:	f04f 010f 	mov.w	r1, #15
 8003d2e:	f000 fa69 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0041,0x00F0);  
 8003d32:	f04f 0041 	mov.w	r0, #65	; 0x41
 8003d36:	f04f 01f0 	mov.w	r1, #240	; 0xf0
 8003d3a:	f000 fa63 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0038,0x0000); 
 8003d3e:	f04f 0038 	mov.w	r0, #56	; 0x38
 8003d42:	f04f 0100 	mov.w	r1, #0
 8003d46:	f000 fa5d 	bl	8004204 <LCD_WriteReg>
		    /* Power Setting */ 
		    LCD_WriteReg(0x0019,0x0049);  
 8003d4a:	f04f 0019 	mov.w	r0, #25
 8003d4e:	f04f 0149 	mov.w	r1, #73	; 0x49
 8003d52:	f000 fa57 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0093,0x000A); 
 8003d56:	f04f 0093 	mov.w	r0, #147	; 0x93
 8003d5a:	f04f 010a 	mov.w	r1, #10
 8003d5e:	f000 fa51 	bl	8004204 <LCD_WriteReg>
		    delay_ms(10); 
 8003d62:	f04f 000a 	mov.w	r0, #10
 8003d66:	f7fe f885 	bl	8001e74 <delay_ms>
		    LCD_WriteReg(0x0020,0x0020);   
 8003d6a:	f04f 0020 	mov.w	r0, #32
 8003d6e:	f04f 0120 	mov.w	r1, #32
 8003d72:	f000 fa47 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x001D,0x0003);   
 8003d76:	f04f 001d 	mov.w	r0, #29
 8003d7a:	f04f 0103 	mov.w	r1, #3
 8003d7e:	f000 fa41 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x001E,0x0000);  
 8003d82:	f04f 001e 	mov.w	r0, #30
 8003d86:	f04f 0100 	mov.w	r1, #0
 8003d8a:	f000 fa3b 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x001F,0x0009);   
 8003d8e:	f04f 001f 	mov.w	r0, #31
 8003d92:	f04f 0109 	mov.w	r1, #9
 8003d96:	f000 fa35 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0044,0x0053);  
 8003d9a:	f04f 0044 	mov.w	r0, #68	; 0x44
 8003d9e:	f04f 0153 	mov.w	r1, #83	; 0x53
 8003da2:	f000 fa2f 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0045,0x0010);   
 8003da6:	f04f 0045 	mov.w	r0, #69	; 0x45
 8003daa:	f04f 0110 	mov.w	r1, #16
 8003dae:	f000 fa29 	bl	8004204 <LCD_WriteReg>
		    delay_ms(10);  
 8003db2:	f04f 000a 	mov.w	r0, #10
 8003db6:	f7fe f85d 	bl	8001e74 <delay_ms>
		    LCD_WriteReg(0x001C,0x0004);  
 8003dba:	f04f 001c 	mov.w	r0, #28
 8003dbe:	f04f 0104 	mov.w	r1, #4
 8003dc2:	f000 fa1f 	bl	8004204 <LCD_WriteReg>
		    delay_ms(20); 
 8003dc6:	f04f 0014 	mov.w	r0, #20
 8003dca:	f7fe f853 	bl	8001e74 <delay_ms>
		    LCD_WriteReg(0x0043,0x0080);    
 8003dce:	f04f 0043 	mov.w	r0, #67	; 0x43
 8003dd2:	f04f 0180 	mov.w	r1, #128	; 0x80
 8003dd6:	f000 fa15 	bl	8004204 <LCD_WriteReg>
		    delay_ms(5); 
 8003dda:	f04f 0005 	mov.w	r0, #5
 8003dde:	f7fe f849 	bl	8001e74 <delay_ms>
		    LCD_WriteReg(0x001B,0x000a);    
 8003de2:	f04f 001b 	mov.w	r0, #27
 8003de6:	f04f 010a 	mov.w	r1, #10
 8003dea:	f000 fa0b 	bl	8004204 <LCD_WriteReg>
		    delay_ms(40);  
 8003dee:	f04f 0028 	mov.w	r0, #40	; 0x28
 8003df2:	f7fe f83f 	bl	8001e74 <delay_ms>
		    LCD_WriteReg(0x001B,0x0012);    
 8003df6:	f04f 001b 	mov.w	r0, #27
 8003dfa:	f04f 0112 	mov.w	r1, #18
 8003dfe:	f000 fa01 	bl	8004204 <LCD_WriteReg>
		    delay_ms(40);   
 8003e02:	f04f 0028 	mov.w	r0, #40	; 0x28
 8003e06:	f7fe f835 	bl	8001e74 <delay_ms>
		    /* Display On Setting */ 
		    LCD_WriteReg(0x0090,0x007F); 
 8003e0a:	f04f 0090 	mov.w	r0, #144	; 0x90
 8003e0e:	f04f 017f 	mov.w	r1, #127	; 0x7f
 8003e12:	f000 f9f7 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0026,0x0004); 
 8003e16:	f04f 0026 	mov.w	r0, #38	; 0x26
 8003e1a:	f04f 0104 	mov.w	r1, #4
 8003e1e:	f000 f9f1 	bl	8004204 <LCD_WriteReg>
		    delay_ms(40);  
 8003e22:	f04f 0028 	mov.w	r0, #40	; 0x28
 8003e26:	f7fe f825 	bl	8001e74 <delay_ms>
		    LCD_WriteReg(0x0026,0x0024); 
 8003e2a:	f04f 0026 	mov.w	r0, #38	; 0x26
 8003e2e:	f04f 0124 	mov.w	r1, #36	; 0x24
 8003e32:	f000 f9e7 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0026,0x002C); 
 8003e36:	f04f 0026 	mov.w	r0, #38	; 0x26
 8003e3a:	f04f 012c 	mov.w	r1, #44	; 0x2c
 8003e3e:	f000 f9e1 	bl	8004204 <LCD_WriteReg>
		    delay_ms(40);   
 8003e42:	f04f 0028 	mov.w	r0, #40	; 0x28
 8003e46:	f7fe f815 	bl	8001e74 <delay_ms>
		    LCD_WriteReg(0x0070,0x0008); 
 8003e4a:	f04f 0070 	mov.w	r0, #112	; 0x70
 8003e4e:	f04f 0108 	mov.w	r1, #8
 8003e52:	f000 f9d7 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0026,0x003C);  
 8003e56:	f04f 0026 	mov.w	r0, #38	; 0x26
 8003e5a:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8003e5e:	f000 f9d1 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0057,0x0002); 
 8003e62:	f04f 0057 	mov.w	r0, #87	; 0x57
 8003e66:	f04f 0102 	mov.w	r1, #2
 8003e6a:	f000 f9cb 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0055,0x0000); 
 8003e6e:	f04f 0055 	mov.w	r0, #85	; 0x55
 8003e72:	f04f 0100 	mov.w	r1, #0
 8003e76:	f000 f9c5 	bl	8004204 <LCD_WriteReg>
		    LCD_WriteReg(0x0057,0x0000); 
 8003e7a:	f04f 0057 	mov.w	r0, #87	; 0x57
 8003e7e:	f04f 0100 	mov.w	r1, #0
 8003e82:	f000 f9bf 	bl	8004204 <LCD_WriteReg>
		}	 
	}  						
    delay_ms(50);   /* delay 50 ms */		
 8003e86:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003e8a:	f7fd fff3 	bl	8001e74 <delay_ms>
}
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	2000c9a6 	.word	0x2000c9a6
 8003e94:	20000034 	.word	0x20000034

08003e98 <LCD_Clear>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void LCD_Clear(uint16_t Color)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	80fb      	strh	r3, [r7, #6]
	uint32_t index=0;
 8003ea2:	f04f 0300 	mov.w	r3, #0
 8003ea6:	60fb      	str	r3, [r7, #12]
	
	if( LCD_Code == HX8347D || LCD_Code == HX8347A )
 8003ea8:	4b2b      	ldr	r3, [pc, #172]	; (8003f58 <LCD_Clear+0xc0>)
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	2b0a      	cmp	r3, #10
 8003eae:	d003      	beq.n	8003eb8 <LCD_Clear+0x20>
 8003eb0:	4b29      	ldr	r3, [pc, #164]	; (8003f58 <LCD_Clear+0xc0>)
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	2b0b      	cmp	r3, #11
 8003eb6:	d130      	bne.n	8003f1a <LCD_Clear+0x82>
	{
		LCD_WriteReg(0x02,0x00);                                                  
 8003eb8:	f04f 0002 	mov.w	r0, #2
 8003ebc:	f04f 0100 	mov.w	r1, #0
 8003ec0:	f000 f9a0 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x03,0x00);  
 8003ec4:	f04f 0003 	mov.w	r0, #3
 8003ec8:	f04f 0100 	mov.w	r1, #0
 8003ecc:	f000 f99a 	bl	8004204 <LCD_WriteReg>
		                
		LCD_WriteReg(0x04,0x00);                           
 8003ed0:	f04f 0004 	mov.w	r0, #4
 8003ed4:	f04f 0100 	mov.w	r1, #0
 8003ed8:	f000 f994 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x05,0xEF);  
 8003edc:	f04f 0005 	mov.w	r0, #5
 8003ee0:	f04f 01ef 	mov.w	r1, #239	; 0xef
 8003ee4:	f000 f98e 	bl	8004204 <LCD_WriteReg>
		                 
		LCD_WriteReg(0x06,0x00);                           
 8003ee8:	f04f 0006 	mov.w	r0, #6
 8003eec:	f04f 0100 	mov.w	r1, #0
 8003ef0:	f000 f988 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x07,0x00);    
 8003ef4:	f04f 0007 	mov.w	r0, #7
 8003ef8:	f04f 0100 	mov.w	r1, #0
 8003efc:	f000 f982 	bl	8004204 <LCD_WriteReg>
		               
		LCD_WriteReg(0x08,0x01);                           
 8003f00:	f04f 0008 	mov.w	r0, #8
 8003f04:	f04f 0101 	mov.w	r1, #1
 8003f08:	f000 f97c 	bl	8004204 <LCD_WriteReg>
		LCD_WriteReg(0x09,0x3F);     
 8003f0c:	f04f 0009 	mov.w	r0, #9
 8003f10:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8003f14:	f000 f976 	bl	8004204 <LCD_WriteReg>
 8003f18:	e005      	b.n	8003f26 <LCD_Clear+0x8e>
	}
	else
	{	
		LCD_SetCursor(0,0); 
 8003f1a:	f04f 0000 	mov.w	r0, #0
 8003f1e:	f04f 0100 	mov.w	r1, #0
 8003f22:	f000 f81d 	bl	8003f60 <LCD_SetCursor>
	}	

	LCD_WriteIndex(0x0022);
 8003f26:	f04f 0022 	mov.w	r0, #34	; 0x22
 8003f2a:	f000 f941 	bl	80041b0 <LCD_WriteIndex>
	for( index = 0; index < MAX_X * MAX_Y; index++ )
 8003f2e:	f04f 0300 	mov.w	r3, #0
 8003f32:	60fb      	str	r3, [r7, #12]
 8003f34:	e007      	b.n	8003f46 <LCD_Clear+0xae>
	{
		LCD_WriteData(Color);
 8003f36:	88fb      	ldrh	r3, [r7, #6]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 f947 	bl	80041cc <LCD_WriteData>
	{	
		LCD_SetCursor(0,0); 
	}	

	LCD_WriteIndex(0x0022);
	for( index = 0; index < MAX_X * MAX_Y; index++ )
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f103 0301 	add.w	r3, r3, #1
 8003f44:	60fb      	str	r3, [r7, #12]
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	4b04      	ldr	r3, [pc, #16]	; (8003f5c <LCD_Clear+0xc4>)
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d9f3      	bls.n	8003f36 <LCD_Clear+0x9e>
	{
		LCD_WriteData(Color);
	}

}
 8003f4e:	f107 0710 	add.w	r7, r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	20000034 	.word	0x20000034
 8003f5c:	00012bff 	.word	0x00012bff

08003f60 <LCD_SetCursor>:

static void LCD_SetCursor( uint16_t Xpos, uint16_t Ypos )
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	4602      	mov	r2, r0
 8003f68:	460b      	mov	r3, r1
 8003f6a:	80fa      	strh	r2, [r7, #6]
 8003f6c:	80bb      	strh	r3, [r7, #4]
    #if  ( DISP_ORIENTATION == 90 ) || ( DISP_ORIENTATION == 270 )
	
 	uint16_t temp = Xpos;
 8003f6e:	88fb      	ldrh	r3, [r7, #6]
 8003f70:	81fb      	strh	r3, [r7, #14]

			 Xpos = Ypos;
 8003f72:	88bb      	ldrh	r3, [r7, #4]
 8003f74:	80fb      	strh	r3, [r7, #6]
			 Ypos = ( MAX_X - 1 ) - temp;  
 8003f76:	89fb      	ldrh	r3, [r7, #14]
 8003f78:	f5c3 739e 	rsb	r3, r3, #316	; 0x13c
 8003f7c:	f103 0303 	add.w	r3, r3, #3
 8003f80:	80bb      	strh	r3, [r7, #4]

	#elif  ( DISP_ORIENTATION == 0 ) || ( DISP_ORIENTATION == 180 )
		
	#endif

  switch( LCD_Code )
 8003f82:	4b2d      	ldr	r3, [pc, #180]	; (8004038 <LCD_SetCursor+0xd8>)
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	f1a3 0304 	sub.w	r3, r3, #4
 8003f8a:	2b09      	cmp	r3, #9
 8003f8c:	d816      	bhi.n	8003fbc <LCD_SetCursor+0x5c>
 8003f8e:	a201      	add	r2, pc, #4	; (adr r2, 8003f94 <LCD_SetCursor+0x34>)
 8003f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f94:	08003fd7 	.word	0x08003fd7
 8003f98:	08003fd7 	.word	0x08003fd7
 8003f9c:	08003fbd 	.word	0x08003fbd
 8003fa0:	08003fbd 	.word	0x08003fbd
 8003fa4:	08003fbd 	.word	0x08003fbd
 8003fa8:	08003fbd 	.word	0x08003fbd
 8003fac:	08003ff1 	.word	0x08003ff1
 8003fb0:	08003ff1 	.word	0x08003ff1
 8003fb4:	08003fbd 	.word	0x08003fbd
 8003fb8:	0800402f 	.word	0x0800402f
  {
     default:		 /* 0x9320 0x9325 0x9328 0x9331 0x5408 0x1505 0x0505 0x7783 0x4531 0x4535 */
          LCD_WriteReg(0x0020, Xpos );     
 8003fbc:	88fb      	ldrh	r3, [r7, #6]
 8003fbe:	f04f 0020 	mov.w	r0, #32
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	f000 f91e 	bl	8004204 <LCD_WriteReg>
          LCD_WriteReg(0x0021, Ypos );     
 8003fc8:	88bb      	ldrh	r3, [r7, #4]
 8003fca:	f04f 0021 	mov.w	r0, #33	; 0x21
 8003fce:	4619      	mov	r1, r3
 8003fd0:	f000 f918 	bl	8004204 <LCD_WriteReg>
	      break; 
 8003fd4:	e02c      	b.n	8004030 <LCD_SetCursor+0xd0>

     case SSD1298: 	 /* 0x8999 */
     case SSD1289:   /* 0x8989 */
	      LCD_WriteReg(0x004e, Xpos );      
 8003fd6:	88fb      	ldrh	r3, [r7, #6]
 8003fd8:	f04f 004e 	mov.w	r0, #78	; 0x4e
 8003fdc:	4619      	mov	r1, r3
 8003fde:	f000 f911 	bl	8004204 <LCD_WriteReg>
        LCD_WriteReg(0x004f, Ypos );          
 8003fe2:	88bb      	ldrh	r3, [r7, #4]
 8003fe4:	f04f 004f 	mov.w	r0, #79	; 0x4f
 8003fe8:	4619      	mov	r1, r3
 8003fea:	f000 f90b 	bl	8004204 <LCD_WriteReg>
	      break;  
 8003fee:	e01f      	b.n	8004030 <LCD_SetCursor+0xd0>

     case HX8347A: 	 /* 0x0047 */
     case HX8347D: 	 /* 0x0047 */
	      LCD_WriteReg(0x02, Xpos>>8 );                                                  
 8003ff0:	88fb      	ldrh	r3, [r7, #6]
 8003ff2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	f04f 0002 	mov.w	r0, #2
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	f000 f901 	bl	8004204 <LCD_WriteReg>
	      LCD_WriteReg(0x03, Xpos );  
 8004002:	88fb      	ldrh	r3, [r7, #6]
 8004004:	f04f 0003 	mov.w	r0, #3
 8004008:	4619      	mov	r1, r3
 800400a:	f000 f8fb 	bl	8004204 <LCD_WriteReg>

	      LCD_WriteReg(0x06, Ypos>>8 );                           
 800400e:	88bb      	ldrh	r3, [r7, #4]
 8004010:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8004014:	b29b      	uxth	r3, r3
 8004016:	f04f 0006 	mov.w	r0, #6
 800401a:	4619      	mov	r1, r3
 800401c:	f000 f8f2 	bl	8004204 <LCD_WriteReg>
	      LCD_WriteReg(0x07, Ypos );    
 8004020:	88bb      	ldrh	r3, [r7, #4]
 8004022:	f04f 0007 	mov.w	r0, #7
 8004026:	4619      	mov	r1, r3
 8004028:	f000 f8ec 	bl	8004204 <LCD_WriteReg>
	
	      break;     
 800402c:	e000      	b.n	8004030 <LCD_SetCursor+0xd0>
     case SSD2119:	 /* 3.5 LCD 0x9919 */
	      break; 
 800402e:	bf00      	nop
  }
}
 8004030:	f107 0710 	add.w	r7, r7, #16
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	20000034 	.word	0x20000034

0800403c <LCD_SetPoint>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void LCD_SetPoint(uint16_t Xpos,uint16_t Ypos,uint16_t point)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	4613      	mov	r3, r2
 8004044:	4602      	mov	r2, r0
 8004046:	80fa      	strh	r2, [r7, #6]
 8004048:	460a      	mov	r2, r1
 800404a:	80ba      	strh	r2, [r7, #4]
 800404c:	807b      	strh	r3, [r7, #2]
	if( Xpos >= MAX_X || Ypos >= MAX_Y )
 800404e:	88fa      	ldrh	r2, [r7, #6]
 8004050:	f240 133f 	movw	r3, #319	; 0x13f
 8004054:	429a      	cmp	r2, r3
 8004056:	d80f      	bhi.n	8004078 <LCD_SetPoint+0x3c>
 8004058:	88bb      	ldrh	r3, [r7, #4]
 800405a:	2bef      	cmp	r3, #239	; 0xef
 800405c:	d80e      	bhi.n	800407c <LCD_SetPoint+0x40>
	{
		return;
	}
	LCD_SetCursor(Xpos,Ypos);
 800405e:	88fa      	ldrh	r2, [r7, #6]
 8004060:	88bb      	ldrh	r3, [r7, #4]
 8004062:	4610      	mov	r0, r2
 8004064:	4619      	mov	r1, r3
 8004066:	f7ff ff7b 	bl	8003f60 <LCD_SetCursor>
	LCD_WriteReg(0x0022,point);
 800406a:	887b      	ldrh	r3, [r7, #2]
 800406c:	f04f 0022 	mov.w	r0, #34	; 0x22
 8004070:	4619      	mov	r1, r3
 8004072:	f000 f8c7 	bl	8004204 <LCD_WriteReg>
 8004076:	e002      	b.n	800407e <LCD_SetPoint+0x42>
*******************************************************************************/
void LCD_SetPoint(uint16_t Xpos,uint16_t Ypos,uint16_t point)
{
	if( Xpos >= MAX_X || Ypos >= MAX_Y )
	{
		return;
 8004078:	bf00      	nop
 800407a:	e000      	b.n	800407e <LCD_SetPoint+0x42>
 800407c:	bf00      	nop
	}
	LCD_SetCursor(Xpos,Ypos);
	LCD_WriteReg(0x0022,point);
}
 800407e:	f107 0708 	add.w	r7, r7, #8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop

08004088 <PutChar>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void PutChar( uint16_t Xpos, uint16_t Ypos, uint8_t ASCI, uint16_t charColor, uint16_t bkColor )
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b088      	sub	sp, #32
 800408c:	af00      	add	r7, sp, #0
 800408e:	80f8      	strh	r0, [r7, #6]
 8004090:	80b9      	strh	r1, [r7, #4]
 8004092:	70fa      	strb	r2, [r7, #3]
 8004094:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
    uint8_t buffer[16], tmp_char;
    GetASCIICode(buffer,ASCI);
 8004096:	f107 0208 	add.w	r2, r7, #8
 800409a:	78fb      	ldrb	r3, [r7, #3]
 800409c:	4610      	mov	r0, r2
 800409e:	4619      	mov	r1, r3
 80040a0:	f7fd fd88 	bl	8001bb4 <GetASCIICode>
    for( i=0; i<16; i++ )
 80040a4:	f04f 0300 	mov.w	r3, #0
 80040a8:	83fb      	strh	r3, [r7, #30]
 80040aa:	e03d      	b.n	8004128 <PutChar+0xa0>
    {
        tmp_char = buffer[i];
 80040ac:	8bfb      	ldrh	r3, [r7, #30]
 80040ae:	f107 0220 	add.w	r2, r7, #32
 80040b2:	18d3      	adds	r3, r2, r3
 80040b4:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80040b8:	76fb      	strb	r3, [r7, #27]
        for( j=0; j<8; j++ )
 80040ba:	f04f 0300 	mov.w	r3, #0
 80040be:	83bb      	strh	r3, [r7, #28]
 80040c0:	e02b      	b.n	800411a <PutChar+0x92>
        {
            if( (tmp_char >> 7 - j) & 0x01 == 0x01 )
 80040c2:	7efa      	ldrb	r2, [r7, #27]
 80040c4:	8bbb      	ldrh	r3, [r7, #28]
 80040c6:	f1c3 0307 	rsb	r3, r3, #7
 80040ca:	fa42 f303 	asr.w	r3, r2, r3
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00e      	beq.n	80040f6 <PutChar+0x6e>
            {
                LCD_SetPoint( Xpos + j, Ypos + i, charColor );
 80040d8:	88fa      	ldrh	r2, [r7, #6]
 80040da:	8bbb      	ldrh	r3, [r7, #28]
 80040dc:	18d3      	adds	r3, r2, r3
 80040de:	b299      	uxth	r1, r3
 80040e0:	88ba      	ldrh	r2, [r7, #4]
 80040e2:	8bfb      	ldrh	r3, [r7, #30]
 80040e4:	18d3      	adds	r3, r2, r3
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	883b      	ldrh	r3, [r7, #0]
 80040ea:	4608      	mov	r0, r1
 80040ec:	4611      	mov	r1, r2
 80040ee:	461a      	mov	r2, r3
 80040f0:	f7ff ffa4 	bl	800403c <LCD_SetPoint>
 80040f4:	e00d      	b.n	8004112 <PutChar+0x8a>
            }
            else
            {
                LCD_SetPoint( Xpos + j, Ypos + i, bkColor );
 80040f6:	88fa      	ldrh	r2, [r7, #6]
 80040f8:	8bbb      	ldrh	r3, [r7, #28]
 80040fa:	18d3      	adds	r3, r2, r3
 80040fc:	b299      	uxth	r1, r3
 80040fe:	88ba      	ldrh	r2, [r7, #4]
 8004100:	8bfb      	ldrh	r3, [r7, #30]
 8004102:	18d3      	adds	r3, r2, r3
 8004104:	b29a      	uxth	r2, r3
 8004106:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004108:	4608      	mov	r0, r1
 800410a:	4611      	mov	r1, r2
 800410c:	461a      	mov	r2, r3
 800410e:	f7ff ff95 	bl	800403c <LCD_SetPoint>
    uint8_t buffer[16], tmp_char;
    GetASCIICode(buffer,ASCI);
    for( i=0; i<16; i++ )
    {
        tmp_char = buffer[i];
        for( j=0; j<8; j++ )
 8004112:	8bbb      	ldrh	r3, [r7, #28]
 8004114:	f103 0301 	add.w	r3, r3, #1
 8004118:	83bb      	strh	r3, [r7, #28]
 800411a:	8bbb      	ldrh	r3, [r7, #28]
 800411c:	2b07      	cmp	r3, #7
 800411e:	d9d0      	bls.n	80040c2 <PutChar+0x3a>
void PutChar( uint16_t Xpos, uint16_t Ypos, uint8_t ASCI, uint16_t charColor, uint16_t bkColor )
{
	uint16_t i, j;
    uint8_t buffer[16], tmp_char;
    GetASCIICode(buffer,ASCI);
    for( i=0; i<16; i++ )
 8004120:	8bfb      	ldrh	r3, [r7, #30]
 8004122:	f103 0301 	add.w	r3, r3, #1
 8004126:	83fb      	strh	r3, [r7, #30]
 8004128:	8bfb      	ldrh	r3, [r7, #30]
 800412a:	2b0f      	cmp	r3, #15
 800412c:	d9be      	bls.n	80040ac <PutChar+0x24>
            {
                LCD_SetPoint( Xpos + j, Ypos + i, bkColor );
            }
        }
    }
}
 800412e:	f107 0720 	add.w	r7, r7, #32
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop

08004138 <GUI_Text>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void GUI_Text(uint16_t Xpos, uint16_t Ypos, uint8_t *str,uint16_t Color, uint16_t bkColor)
{
 8004138:	b590      	push	{r4, r7, lr}
 800413a:	b089      	sub	sp, #36	; 0x24
 800413c:	af02      	add	r7, sp, #8
 800413e:	60ba      	str	r2, [r7, #8]
 8004140:	4602      	mov	r2, r0
 8004142:	81fa      	strh	r2, [r7, #14]
 8004144:	460a      	mov	r2, r1
 8004146:	81ba      	strh	r2, [r7, #12]
 8004148:	80fb      	strh	r3, [r7, #6]
    uint8_t TempChar;
    do
    {
        TempChar = *str++;  
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	75fb      	strb	r3, [r7, #23]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	f103 0301 	add.w	r3, r3, #1
 8004156:	60bb      	str	r3, [r7, #8]
        PutChar( Xpos, Ypos, TempChar, Color, bkColor );    
 8004158:	89f8      	ldrh	r0, [r7, #14]
 800415a:	89b9      	ldrh	r1, [r7, #12]
 800415c:	7dfa      	ldrb	r2, [r7, #23]
 800415e:	88fb      	ldrh	r3, [r7, #6]
 8004160:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8004162:	9400      	str	r4, [sp, #0]
 8004164:	f7ff ff90 	bl	8004088 <PutChar>
        if( Xpos < MAX_X - 8 )
 8004168:	89fa      	ldrh	r2, [r7, #14]
 800416a:	f240 1337 	movw	r3, #311	; 0x137
 800416e:	429a      	cmp	r2, r3
 8004170:	d804      	bhi.n	800417c <GUI_Text+0x44>
        {
            Xpos += 8;
 8004172:	89fb      	ldrh	r3, [r7, #14]
 8004174:	f103 0308 	add.w	r3, r3, #8
 8004178:	81fb      	strh	r3, [r7, #14]
 800417a:	e010      	b.n	800419e <GUI_Text+0x66>
        } 
        else if ( Ypos < MAX_Y - 16 )
 800417c:	89bb      	ldrh	r3, [r7, #12]
 800417e:	2bdf      	cmp	r3, #223	; 0xdf
 8004180:	d807      	bhi.n	8004192 <GUI_Text+0x5a>
        {
            Xpos = 0;
 8004182:	f04f 0300 	mov.w	r3, #0
 8004186:	81fb      	strh	r3, [r7, #14]
            Ypos += 16;
 8004188:	89bb      	ldrh	r3, [r7, #12]
 800418a:	f103 0310 	add.w	r3, r3, #16
 800418e:	81bb      	strh	r3, [r7, #12]
 8004190:	e005      	b.n	800419e <GUI_Text+0x66>
        }   
        else
        {
            Xpos = 0;
 8004192:	f04f 0300 	mov.w	r3, #0
 8004196:	81fb      	strh	r3, [r7, #14]
            Ypos = 0;
 8004198:	f04f 0300 	mov.w	r3, #0
 800419c:	81bb      	strh	r3, [r7, #12]
        }    
    }
    while ( *str != 0 );
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1d1      	bne.n	800414a <GUI_Text+0x12>
}
 80041a6:	f107 071c 	add.w	r7, r7, #28
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd90      	pop	{r4, r7, pc}
 80041ae:	bf00      	nop

080041b0 <LCD_WriteIndex>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void LCD_WriteIndex(uint16_t index)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	4603      	mov	r3, r0
 80041b8:	80fb      	strh	r3, [r7, #6]
	LCD_REG	= index;
 80041ba:	f04f 43de 	mov.w	r3, #1862270976	; 0x6f000000
 80041be:	88fa      	ldrh	r2, [r7, #6]
 80041c0:	801a      	strh	r2, [r3, #0]
}
 80041c2:	f107 070c 	add.w	r7, r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bc80      	pop	{r7}
 80041ca:	4770      	bx	lr

080041cc <LCD_WriteData>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void LCD_WriteData(uint16_t data)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	80fb      	strh	r3, [r7, #6]
	LCD_RAM = data;
 80041d6:	4b04      	ldr	r3, [pc, #16]	; (80041e8 <LCD_WriteData+0x1c>)
 80041d8:	88fa      	ldrh	r2, [r7, #6]
 80041da:	801a      	strh	r2, [r3, #0]
}
 80041dc:	f107 070c 	add.w	r7, r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bc80      	pop	{r7}
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	6f010000 	.word	0x6f010000

080041ec <LCD_ReadData>:
* Output         : None
* Return         : 
* Attention		 : None
*******************************************************************************/
uint16_t LCD_ReadData(void)
{ 
 80041ec:	b480      	push	{r7}
 80041ee:	af00      	add	r7, sp, #0
  return LCD_RAM;
 80041f0:	4b03      	ldr	r3, [pc, #12]	; (8004200 <LCD_ReadData+0x14>)
 80041f2:	881b      	ldrh	r3, [r3, #0]
 80041f4:	b29b      	uxth	r3, r3
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bc80      	pop	{r7}
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	6f010000 	.word	0x6f010000

08004204 <LCD_WriteReg>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void LCD_WriteReg(uint16_t LCD_Reg,uint16_t LCD_RegValue)
{ 
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
 800420a:	4602      	mov	r2, r0
 800420c:	460b      	mov	r3, r1
 800420e:	80fa      	strh	r2, [r7, #6]
 8004210:	80bb      	strh	r3, [r7, #4]
	/* Write 16-bit Index, then Write Reg */  
	LCD_WriteIndex(LCD_Reg);         
 8004212:	88fb      	ldrh	r3, [r7, #6]
 8004214:	4618      	mov	r0, r3
 8004216:	f7ff ffcb 	bl	80041b0 <LCD_WriteIndex>
	/* Write 16-bit Reg */
	LCD_WriteData(LCD_RegValue);  
 800421a:	88bb      	ldrh	r3, [r7, #4]
 800421c:	4618      	mov	r0, r3
 800421e:	f7ff ffd5 	bl	80041cc <LCD_WriteData>
}
 8004222:	f107 0708 	add.w	r7, r7, #8
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop

0800422c <LCD_ReadReg>:
* Output         : None
* Return         : LCD Register Value.
* Attention		 : None
*******************************************************************************/
uint16_t LCD_ReadReg(uint16_t LCD_Reg)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	4603      	mov	r3, r0
 8004234:	80fb      	strh	r3, [r7, #6]
	/* Write 16-bit Index (then Read Reg) */
	LCD_WriteIndex(LCD_Reg);
 8004236:	88fb      	ldrh	r3, [r7, #6]
 8004238:	4618      	mov	r0, r3
 800423a:	f7ff ffb9 	bl	80041b0 <LCD_WriteIndex>

	/* Read 16-bit Reg */
	return LCD_ReadData();
 800423e:	f7ff ffd5 	bl	80041ec <LCD_ReadData>
 8004242:	4603      	mov	r3, r0
}
 8004244:	4618      	mov	r0, r3
 8004246:	f107 0708 	add.w	r7, r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop

08004250 <pvPortMalloc>:
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;										\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b08a      	sub	sp, #40	; 0x28
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static portBASE_TYPE xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 8004258:	f04f 0300 	mov.w	r3, #0
 800425c:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800425e:	f001 f821 	bl	80052a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 8004262:	4b4c      	ldr	r3, [pc, #304]	; (8004394 <pvPortMalloc+0x144>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d11b      	bne.n	80042a2 <pvPortMalloc+0x52>
		{
			prvHeapInit();
 800426a:	4a4b      	ldr	r2, [pc, #300]	; (8004398 <pvPortMalloc+0x148>)
 800426c:	4b4b      	ldr	r3, [pc, #300]	; (800439c <pvPortMalloc+0x14c>)
 800426e:	601a      	str	r2, [r3, #0]
 8004270:	4b4a      	ldr	r3, [pc, #296]	; (800439c <pvPortMalloc+0x14c>)
 8004272:	f04f 0200 	mov.w	r2, #0
 8004276:	605a      	str	r2, [r3, #4]
 8004278:	4b49      	ldr	r3, [pc, #292]	; (80043a0 <pvPortMalloc+0x150>)
 800427a:	f44f 4248 	mov.w	r2, #51200	; 0xc800
 800427e:	605a      	str	r2, [r3, #4]
 8004280:	4b47      	ldr	r3, [pc, #284]	; (80043a0 <pvPortMalloc+0x150>)
 8004282:	f04f 0200 	mov.w	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	4b43      	ldr	r3, [pc, #268]	; (8004398 <pvPortMalloc+0x148>)
 800428a:	617b      	str	r3, [r7, #20]
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	f44f 4248 	mov.w	r2, #51200	; 0xc800
 8004292:	605a      	str	r2, [r3, #4]
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	4a42      	ldr	r2, [pc, #264]	; (80043a0 <pvPortMalloc+0x150>)
 8004298:	601a      	str	r2, [r3, #0]
			xHeapHasBeenInitialised = pdTRUE;
 800429a:	4b3e      	ldr	r3, [pc, #248]	; (8004394 <pvPortMalloc+0x144>)
 800429c:	f04f 0201 	mov.w	r2, #1
 80042a0:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00f      	beq.n	80042c8 <pvPortMalloc+0x78>
		{
			xWantedSize += heapSTRUCT_SIZE;
 80042a8:	4b3e      	ldr	r3, [pc, #248]	; (80043a4 <pvPortMalloc+0x154>)
 80042aa:	881b      	ldrh	r3, [r3, #0]
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	18d3      	adds	r3, r2, r3
 80042b0:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f003 0307 	and.w	r3, r3, #7
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d005      	beq.n	80042c8 <pvPortMalloc+0x78>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f023 0307 	bic.w	r3, r3, #7
 80042c2:	f103 0308 	add.w	r3, r3, #8
 80042c6:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configTOTAL_HEAP_SIZE ) )
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d05a      	beq.n	8004384 <pvPortMalloc+0x134>
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	f24c 73ff 	movw	r3, #51199	; 0xc7ff
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d855      	bhi.n	8004384 <pvPortMalloc+0x134>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 80042d8:	4b30      	ldr	r3, [pc, #192]	; (800439c <pvPortMalloc+0x14c>)
 80042da:	623b      	str	r3, [r7, #32]
			pxBlock = xStart.pxNextFreeBlock;
 80042dc:	4b2f      	ldr	r3, [pc, #188]	; (800439c <pvPortMalloc+0x14c>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	627b      	str	r3, [r7, #36]	; 0x24
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock ) )
 80042e2:	e004      	b.n	80042ee <pvPortMalloc+0x9e>
			{
				pxPreviousBlock = pxBlock;
 80042e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e6:	623b      	str	r3, [r7, #32]
				pxBlock = pxBlock->pxNextFreeBlock;
 80042e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	627b      	str	r3, [r7, #36]	; 0x24
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock ) )
 80042ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d203      	bcs.n	8004300 <pvPortMalloc+0xb0>
 80042f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d1f1      	bne.n	80042e4 <pvPortMalloc+0x94>
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 8004300:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004302:	4b27      	ldr	r3, [pc, #156]	; (80043a0 <pvPortMalloc+0x150>)
 8004304:	429a      	cmp	r2, r3
 8004306:	d03d      	beq.n	8004384 <pvPortMalloc+0x134>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	4b25      	ldr	r3, [pc, #148]	; (80043a4 <pvPortMalloc+0x154>)
 800430e:	881b      	ldrh	r3, [r3, #0]
 8004310:	18d3      	adds	r3, r2, r3
 8004312:	61fb      	str	r3, [r7, #28]

				/* This block is being returned for use so must be taken our of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	6a3b      	ldr	r3, [r7, #32]
 800431a:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800431c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	1ad2      	subs	r2, r2, r3
 8004324:	4b1f      	ldr	r3, [pc, #124]	; (80043a4 <pvPortMalloc+0x154>)
 8004326:	881b      	ldrh	r3, [r3, #0]
 8004328:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800432c:	429a      	cmp	r2, r3
 800432e:	d922      	bls.n	8004376 <pvPortMalloc+0x126>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
 8004330:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	18d3      	adds	r3, r2, r3
 8004336:	613b      	str	r3, [r7, #16]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433a:	685a      	ldr	r2, [r3, #4]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	1ad2      	subs	r2, r2, r3
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 8004344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	60fb      	str	r3, [r7, #12]
 8004350:	4b12      	ldr	r3, [pc, #72]	; (800439c <pvPortMalloc+0x14c>)
 8004352:	61bb      	str	r3, [r7, #24]
 8004354:	e002      	b.n	800435c <pvPortMalloc+0x10c>
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	61bb      	str	r3, [r7, #24]
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	685a      	ldr	r2, [r3, #4]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	429a      	cmp	r2, r3
 8004366:	d3f6      	bcc.n	8004356 <pvPortMalloc+0x106>
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	601a      	str	r2, [r3, #0]
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	601a      	str	r2, [r3, #0]
				}
				
				xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004376:	4b0c      	ldr	r3, [pc, #48]	; (80043a8 <pvPortMalloc+0x158>)
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	1ad2      	subs	r2, r2, r3
 8004380:	4b09      	ldr	r3, [pc, #36]	; (80043a8 <pvPortMalloc+0x158>)
 8004382:	601a      	str	r2, [r3, #0]
			}
		}
	}
	xTaskResumeAll();
 8004384:	f000 ff9c 	bl	80052c0 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 8004388:	69fb      	ldr	r3, [r7, #28]
}
 800438a:	4618      	mov	r0, r3
 800438c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	2000c848 	.word	0x2000c848
 8004398:	20000038 	.word	0x20000038
 800439c:	2000c838 	.word	0x2000c838
 80043a0:	2000c840 	.word	0x2000c840
 80043a4:	080067d8 	.word	0x080067d8
 80043a8:	20000018 	.word	0x20000018

080043ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b086      	sub	sp, #24
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	613b      	str	r3, [r7, #16]
xBlockLink *pxLink;

	if( pv )
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d029      	beq.n	8004412 <vPortFree+0x66>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 80043be:	4b17      	ldr	r3, [pc, #92]	; (800441c <vPortFree+0x70>)
 80043c0:	881b      	ldrh	r3, [r3, #0]
 80043c2:	f1c3 0300 	rsb	r3, r3, #0
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	18d3      	adds	r3, r2, r3
 80043ca:	613b      	str	r3, [r7, #16]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
 80043d0:	f000 ff68 	bl	80052a4 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	60bb      	str	r3, [r7, #8]
 80043da:	4b11      	ldr	r3, [pc, #68]	; (8004420 <vPortFree+0x74>)
 80043dc:	617b      	str	r3, [r7, #20]
 80043de:	e002      	b.n	80043e6 <vPortFree+0x3a>
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	617b      	str	r3, [r7, #20]
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	685a      	ldr	r2, [r3, #4]
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d3f6      	bcc.n	80043e0 <vPortFree+0x34>
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	601a      	str	r2, [r3, #0]
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	685a      	ldr	r2, [r3, #4]
 8004404:	4b07      	ldr	r3, [pc, #28]	; (8004424 <vPortFree+0x78>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	18d2      	adds	r2, r2, r3
 800440a:	4b06      	ldr	r3, [pc, #24]	; (8004424 <vPortFree+0x78>)
 800440c:	601a      	str	r2, [r3, #0]
		}
		xTaskResumeAll();
 800440e:	f000 ff57 	bl	80052c0 <xTaskResumeAll>
	}
}
 8004412:	f107 0718 	add.w	r7, r7, #24
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	080067d8 	.word	0x080067d8
 8004420:	2000c838 	.word	0x2000c838
 8004424:	20000018 	.word	0x20000018

08004428 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800442c:	4b02      	ldr	r3, [pc, #8]	; (8004438 <xPortGetFreeHeapSize+0x10>)
 800442e:	681b      	ldr	r3, [r3, #0]
}
 8004430:	4618      	mov	r0, r3
 8004432:	46bd      	mov	sp, r7
 8004434:	bc80      	pop	{r7}
 8004436:	4770      	bx	lr
 8004438:	20000018 	.word	0x20000018

0800443c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f1a3 0304 	sub.w	r3, r3, #4
 800444e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004456:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f1a3 0304 	sub.w	r3, r3, #4
 800445e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f1a3 0304 	sub.w	r3, r3, #4
 800446c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f04f 0200 	mov.w	r2, #0
 8004474:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f1a3 0314 	sub.w	r3, r3, #20
 800447c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f1a3 0320 	sub.w	r3, r3, #32
 800448a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800448c:	68fb      	ldr	r3, [r7, #12]
}
 800448e:	4618      	mov	r0, r3
 8004490:	f107 0714 	add.w	r7, r7, #20
 8004494:	46bd      	mov	sp, r7
 8004496:	bc80      	pop	{r7}
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop

0800449c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800449c:	4b06      	ldr	r3, [pc, #24]	; (80044b8 <pxCurrentTCBConst2>)
 800449e:	6819      	ldr	r1, [r3, #0]
 80044a0:	6808      	ldr	r0, [r1, #0]
 80044a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80044a6:	f380 8809 	msr	PSP, r0
 80044aa:	f04f 0000 	mov.w	r0, #0
 80044ae:	f380 8811 	msr	BASEPRI, r0
 80044b2:	f04e 0e0d 	orr.w	lr, lr, #13
 80044b6:	4770      	bx	lr

080044b8 <pxCurrentTCBConst2>:
 80044b8:	2000c84c 	.word	0x2000c84c

080044bc <vPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vPortStartFirstTask( void )
{
	__asm volatile(
 80044bc:	4803      	ldr	r0, [pc, #12]	; (80044cc <vPortStartFirstTask+0x10>)
 80044be:	6800      	ldr	r0, [r0, #0]
 80044c0:	6800      	ldr	r0, [r0, #0]
 80044c2:	f380 8808 	msr	MSP, r0
 80044c6:	b662      	cpsie	i
 80044c8:	df00      	svc	0
 80044ca:	bf00      	nop
 80044cc:	e000ed08 	.word	0xe000ed08

080044d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80044d4:	4b0b      	ldr	r3, [pc, #44]	; (8004504 <xPortStartScheduler+0x34>)
 80044d6:	4a0b      	ldr	r2, [pc, #44]	; (8004504 <xPortStartScheduler+0x34>)
 80044d8:	6812      	ldr	r2, [r2, #0]
 80044da:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80044de:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80044e0:	4b08      	ldr	r3, [pc, #32]	; (8004504 <xPortStartScheduler+0x34>)
 80044e2:	4a08      	ldr	r2, [pc, #32]	; (8004504 <xPortStartScheduler+0x34>)
 80044e4:	6812      	ldr	r2, [r2, #0]
 80044e6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80044ea:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 80044ec:	f000 f87a 	bl	80045e4 <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80044f0:	4b05      	ldr	r3, [pc, #20]	; (8004508 <xPortStartScheduler+0x38>)
 80044f2:	f04f 0200 	mov.w	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80044f8:	f7ff ffe0 	bl	80044bc <vPortStartFirstTask>

	/* Should not get here! */
	return 0;
 80044fc:	f04f 0300 	mov.w	r3, #0
}
 8004500:	4618      	mov	r0, r3
 8004502:	bd80      	pop	{r7, pc}
 8004504:	e000ed20 	.word	0xe000ed20
 8004508:	2000001c 	.word	0x2000001c

0800450c <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8004510:	4b03      	ldr	r3, [pc, #12]	; (8004520 <vPortYieldFromISR+0x14>)
 8004512:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004516:	601a      	str	r2, [r3, #0]
}
 8004518:	46bd      	mov	sp, r7
 800451a:	bc80      	pop	{r7}
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	e000ed04 	.word	0xe000ed04

08004524 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004524:	b480      	push	{r7}
 8004526:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8004528:	f04f 0050 	mov.w	r0, #80	; 0x50
 800452c:	f380 8811 	msr	BASEPRI, r0
	uxCriticalNesting++;
 8004530:	4b04      	ldr	r3, [pc, #16]	; (8004544 <vPortEnterCritical+0x20>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f103 0201 	add.w	r2, r3, #1
 8004538:	4b02      	ldr	r3, [pc, #8]	; (8004544 <vPortEnterCritical+0x20>)
 800453a:	601a      	str	r2, [r3, #0]
}
 800453c:	46bd      	mov	sp, r7
 800453e:	bc80      	pop	{r7}
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	2000001c 	.word	0x2000001c

08004548 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004548:	b480      	push	{r7}
 800454a:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
 800454c:	4b08      	ldr	r3, [pc, #32]	; (8004570 <vPortExitCritical+0x28>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f103 32ff 	add.w	r2, r3, #4294967295
 8004554:	4b06      	ldr	r3, [pc, #24]	; (8004570 <vPortExitCritical+0x28>)
 8004556:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8004558:	4b05      	ldr	r3, [pc, #20]	; (8004570 <vPortExitCritical+0x28>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d103      	bne.n	8004568 <vPortExitCritical+0x20>
	{
		portENABLE_INTERRUPTS();
 8004560:	f04f 0000 	mov.w	r0, #0
 8004564:	f380 8811 	msr	BASEPRI, r0
	}
}
 8004568:	46bd      	mov	sp, r7
 800456a:	bc80      	pop	{r7}
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	2000001c 	.word	0x2000001c

08004574 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004574:	f3ef 8009 	mrs	r0, PSP
 8004578:	4b0c      	ldr	r3, [pc, #48]	; (80045ac <pxCurrentTCBConst>)
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004580:	6010      	str	r0, [r2, #0]
 8004582:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004586:	f04f 0050 	mov.w	r0, #80	; 0x50
 800458a:	f380 8811 	msr	BASEPRI, r0
 800458e:	f000 ffe5 	bl	800555c <vTaskSwitchContext>
 8004592:	f04f 0000 	mov.w	r0, #0
 8004596:	f380 8811 	msr	BASEPRI, r0
 800459a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800459e:	6819      	ldr	r1, [r3, #0]
 80045a0:	6808      	ldr	r0, [r1, #0]
 80045a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80045a6:	f380 8809 	msr	PSP, r0
 80045aa:	4770      	bx	lr

080045ac <pxCurrentTCBConst>:
 80045ac:	2000c84c 	.word	0x2000c84c

080045b0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
unsigned long ulDummy;

	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80045b6:	4b0a      	ldr	r3, [pc, #40]	; (80045e0 <SysTick_Handler+0x30>)
 80045b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045bc:	601a      	str	r2, [r3, #0]
	#endif

	ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
 80045be:	f04f 0300 	mov.w	r3, #0
 80045c2:	607b      	str	r3, [r7, #4]
 80045c4:	f04f 0050 	mov.w	r0, #80	; 0x50
 80045c8:	f380 8811 	msr	BASEPRI, r0
	{
		vTaskIncrementTick();
 80045cc:	f000 ff1c 	bl	8005408 <vTaskIncrementTick>
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulDummy );
 80045d0:	f04f 0000 	mov.w	r0, #0
 80045d4:	f380 8811 	msr	BASEPRI, r0
}
 80045d8:	f107 0708 	add.w	r7, r7, #8
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	e000ed04 	.word	0xe000ed04

080045e4 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 80045e4:	b480      	push	{r7}
 80045e6:	af00      	add	r7, sp, #0
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80045e8:	4b04      	ldr	r3, [pc, #16]	; (80045fc <prvSetupTimerInterrupt+0x18>)
 80045ea:	4a05      	ldr	r2, [pc, #20]	; (8004600 <prvSetupTimerInterrupt+0x1c>)
 80045ec:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80045ee:	4b05      	ldr	r3, [pc, #20]	; (8004604 <prvSetupTimerInterrupt+0x20>)
 80045f0:	f04f 0207 	mov.w	r2, #7
 80045f4:	601a      	str	r2, [r3, #0]
}
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bc80      	pop	{r7}
 80045fa:	4770      	bx	lr
 80045fc:	e000e014 	.word	0xe000e014
 8004600:	0001d4bf 	.word	0x0001d4bf
 8004604:	e000e010 	.word	0xe000e010

08004608 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f103 0308 	add.w	r3, r3, #8
 8004616:	461a      	mov	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f04f 32ff 	mov.w	r2, #4294967295
 8004622:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f103 0308 	add.w	r3, r3, #8
 800462a:	461a      	mov	r2, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f103 0308 	add.w	r3, r3, #8
 8004636:	461a      	mov	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f04f 0200 	mov.w	r2, #0
 8004642:	601a      	str	r2, [r3, #0]
}
 8004644:	f107 070c 	add.w	r7, r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	bc80      	pop	{r7}
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop

08004650 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f04f 0200 	mov.w	r2, #0
 800465e:	611a      	str	r2, [r3, #16]
}
 8004660:	f107 070c 	add.w	r7, r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	bc80      	pop	{r7}
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop

0800466c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
 8004694:	683a      	ldr	r2, [r7, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
 800469a:	683a      	ldr	r2, [r7, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f103 0201 	add.w	r2, r3, #1
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	601a      	str	r2, [r3, #0]
}
 80046b2:	f107 0714 	add.w	r7, r7, #20
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bc80      	pop	{r7}
 80046ba:	4770      	bx	lr

080046bc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d2:	d103      	bne.n	80046dc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	60fb      	str	r3, [r7, #12]
 80046da:	e00d      	b.n	80046f8 <vListInsert+0x3c>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/
		
		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f103 0308 	add.w	r3, r3, #8
 80046e2:	60fb      	str	r3, [r7, #12]
 80046e4:	e002      	b.n	80046ec <vListInsert+0x30>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	60fb      	str	r3, [r7, #12]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d9f6      	bls.n	80046e6 <vListInsert+0x2a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	685a      	ldr	r2, [r3, #4]
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
 800470e:	683a      	ldr	r2, [r7, #0]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f103 0201 	add.w	r2, r3, #1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	601a      	str	r2, [r3, #0]
}
 8004726:	f107 0714 	add.w	r7, r7, #20
 800472a:	46bd      	mov	sp, r7
 800472c:	bc80      	pop	{r7}
 800472e:	4770      	bx	lr

08004730 <vListRemove>:
/*-----------------------------------------------------------*/

void vListRemove( xListItem *pxItemToRemove )
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6892      	ldr	r2, [r2, #8]
 8004740:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	6852      	ldr	r2, [r2, #4]
 800474a:	605a      	str	r2, [r3, #4]
	
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	429a      	cmp	r2, r3
 800475a:	d103      	bne.n	8004764 <vListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	689a      	ldr	r2, [r3, #8]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f04f 0200 	mov.w	r2, #0
 800476a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f103 32ff 	add.w	r2, r3, #4294967295
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	601a      	str	r2, [r3, #0]
}
 8004778:	f107 0714 	add.w	r7, r7, #20
 800477c:	46bd      	mov	sp, r7
 800477e:	bc80      	pop	{r7}
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop

08004784 <xQueueCreate>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

xQueueHandle xQueueCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize )
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
 800478e:	f04f 0300 	mov.w	r3, #0
 8004792:	617b      	str	r3, [r7, #20]

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d056      	beq.n	8004848 <xQueueCreate+0xc4>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
 800479a:	f04f 004c 	mov.w	r0, #76	; 0x4c
 800479e:	f7ff fd57 	bl	8004250 <pvPortMalloc>
 80047a2:	4603      	mov	r3, r0
 80047a4:	613b      	str	r3, [r7, #16]
		if( pxNewQueue != NULL )
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d04d      	beq.n	8004848 <xQueueCreate+0xc4>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	683a      	ldr	r2, [r7, #0]
 80047b0:	fb02 f303 	mul.w	r3, r2, r3
 80047b4:	f103 0301 	add.w	r3, r3, #1
 80047b8:	60fb      	str	r3, [r7, #12]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
 80047ba:	68f8      	ldr	r0, [r7, #12]
 80047bc:	f7ff fd48 	bl	8004250 <pvPortMalloc>
 80047c0:	4603      	mov	r3, r0
 80047c2:	461a      	mov	r2, r3
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d038      	beq.n	8004842 <xQueueCreate+0xbe>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6839      	ldr	r1, [r7, #0]
 80047d8:	fb01 f303 	mul.w	r3, r1, r3
 80047dc:	18d2      	adds	r2, r2, r3
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	605a      	str	r2, [r3, #4]
				pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	f04f 0200 	mov.w	r2, #0
 80047e8:	639a      	str	r2, [r3, #56]	; 0x38
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	609a      	str	r2, [r3, #8]
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - ( unsigned portBASE_TYPE ) 1U ) * uxItemSize );
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f103 33ff 	add.w	r3, r3, #4294967295
 80047fc:	6839      	ldr	r1, [r7, #0]
 80047fe:	fb01 f303 	mul.w	r3, r1, r3
 8004802:	18d2      	adds	r2, r2, r3
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	60da      	str	r2, [r3, #12]
				pxNewQueue->uxLength = uxQueueLength;
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	641a      	str	r2, [r3, #64]	; 0x40
				pxNewQueue->xRxLock = queueUNLOCKED;
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	f04f 32ff 	mov.w	r2, #4294967295
 800481a:	645a      	str	r2, [r3, #68]	; 0x44
				pxNewQueue->xTxLock = queueUNLOCKED;
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	f04f 32ff 	mov.w	r2, #4294967295
 8004822:	649a      	str	r2, [r3, #72]	; 0x48

				/* Likewise ensure the event queues start with the correct state. */
				vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	f103 0310 	add.w	r3, r3, #16
 800482a:	4618      	mov	r0, r3
 800482c:	f7ff feec 	bl	8004608 <vListInitialise>
				vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004836:	4618      	mov	r0, r3
 8004838:	f7ff fee6 	bl	8004608 <vListInitialise>

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	617b      	str	r3, [r7, #20]
 8004840:	e002      	b.n	8004848 <xQueueCreate+0xc4>
			}
			else
			{
				traceQUEUE_CREATE_FAILED();
				vPortFree( pxNewQueue );
 8004842:	6938      	ldr	r0, [r7, #16]
 8004844:	f7ff fdb2 	bl	80043ac <vPortFree>
			}
		}
	}

	configASSERT( xReturn );
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d104      	bne.n	8004858 <xQueueCreate+0xd4>
 800484e:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004852:	f380 8811 	msr	BASEPRI, r0
 8004856:	e7fe      	b.n	8004856 <xQueueCreate+0xd2>

	return xReturn;
 8004858:	697b      	ldr	r3, [r7, #20]
}
 800485a:	4618      	mov	r0, r3
 800485c:	f107 0718 	add.w	r7, r7, #24
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b088      	sub	sp, #32
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
 8004870:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 8004872:	f04f 0300 	mov.w	r3, #0
 8004876:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d104      	bne.n	8004888 <xQueueGenericSend+0x24>
 800487e:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004882:	f380 8811 	msr	BASEPRI, r0
 8004886:	e7fe      	b.n	8004886 <xQueueGenericSend+0x22>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d103      	bne.n	8004896 <xQueueGenericSend+0x32>
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004892:	2b00      	cmp	r3, #0
 8004894:	d102      	bne.n	800489c <xQueueGenericSend+0x38>
 8004896:	f04f 0301 	mov.w	r3, #1
 800489a:	e001      	b.n	80048a0 <xQueueGenericSend+0x3c>
 800489c:	f04f 0300 	mov.w	r3, #0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d105      	bne.n	80048b0 <xQueueGenericSend+0x4c>
 80048a4:	f04f 0050 	mov.w	r0, #80	; 0x50
 80048a8:	f380 8811 	msr	BASEPRI, r0
 80048ac:	e7fe      	b.n	80048ac <xQueueGenericSend+0x48>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 80048ae:	bf00      	nop
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048b0:	f7ff fe38 	bl	8004524 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048bc:	429a      	cmp	r2, r3
 80048be:	d218      	bcs.n	80048f2 <xQueueGenericSend+0x8e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80048c0:	68f8      	ldr	r0, [r7, #12]
 80048c2:	68b9      	ldr	r1, [r7, #8]
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	f000 f9a9 	bl	8004c1c <prvCopyDataToQueue>

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00a      	beq.n	80048e8 <xQueueGenericSend+0x84>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80048d8:	4618      	mov	r0, r3
 80048da:	f000 ff31 	bl	8005740 <xTaskRemoveFromEventList>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d101      	bne.n	80048e8 <xQueueGenericSend+0x84>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
 80048e4:	f7ff fe12 	bl	800450c <vPortYieldFromISR>
					}
				}

				taskEXIT_CRITICAL();
 80048e8:	f7ff fe2e 	bl	8004548 <vPortExitCritical>

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
 80048ec:	f04f 0301 	mov.w	r3, #1
 80048f0:	e05d      	b.n	80049ae <xQueueGenericSend+0x14a>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d104      	bne.n	8004902 <xQueueGenericSend+0x9e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80048f8:	f7ff fe26 	bl	8004548 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80048fc:	f04f 0300 	mov.w	r3, #0
 8004900:	e055      	b.n	80049ae <xQueueGenericSend+0x14a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d107      	bne.n	8004918 <xQueueGenericSend+0xb4>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8004908:	f107 0314 	add.w	r3, r7, #20
 800490c:	4618      	mov	r0, r3
 800490e:	f000 ff79 	bl	8005804 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004912:	f04f 0301 	mov.w	r3, #1
 8004916:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
 8004918:	f7ff fe16 	bl	8004548 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800491c:	f000 fcc2 	bl	80052a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004920:	f7ff fe00 	bl	8004524 <vPortEnterCritical>
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800492c:	d103      	bne.n	8004936 <xQueueGenericSend+0xd2>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f04f 0200 	mov.w	r2, #0
 8004934:	645a      	str	r2, [r3, #68]	; 0x44
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800493a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800493e:	d103      	bne.n	8004948 <xQueueGenericSend+0xe4>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f04f 0200 	mov.w	r2, #0
 8004946:	649a      	str	r2, [r3, #72]	; 0x48
 8004948:	f7ff fdfe 	bl	8004548 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800494c:	f107 0214 	add.w	r2, r7, #20
 8004950:	f107 0304 	add.w	r3, r7, #4
 8004954:	4610      	mov	r0, r2
 8004956:	4619      	mov	r1, r3
 8004958:	f000 ff72 	bl	8005840 <xTaskCheckForTimeOut>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d11e      	bne.n	80049a0 <xQueueGenericSend+0x13c>
		{
			if( prvIsQueueFull( pxQueue ) )
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	f000 fa3c 	bl	8004de0 <prvIsQueueFull>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d012      	beq.n	8004994 <xQueueGenericSend+0x130>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f103 0210 	add.w	r2, r3, #16
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4610      	mov	r0, r2
 8004978:	4619      	mov	r1, r3
 800497a:	f000 fe79 	bl	8005670 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800497e:	68f8      	ldr	r0, [r7, #12]
 8004980:	f000 f9c8 	bl	8004d14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( !xTaskResumeAll() )
 8004984:	f000 fc9c 	bl	80052c0 <xTaskResumeAll>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d18f      	bne.n	80048ae <xQueueGenericSend+0x4a>
				{
					portYIELD_WITHIN_API();
 800498e:	f7ff fdbd 	bl	800450c <vPortYieldFromISR>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 8004992:	e78d      	b.n	80048b0 <xQueueGenericSend+0x4c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	f000 f9bd 	bl	8004d14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800499a:	f000 fc91 	bl	80052c0 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 800499e:	e787      	b.n	80048b0 <xQueueGenericSend+0x4c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f000 f9b7 	bl	8004d14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049a6:	f000 fc8b 	bl	80052c0 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80049aa:	f04f 0300 	mov.w	r3, #0
		}
	}
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	f107 0720 	add.w	r7, r7, #32
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b086      	sub	sp, #24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	60f8      	str	r0, [r7, #12]
 80049c0:	60b9      	str	r1, [r7, #8]
 80049c2:	607a      	str	r2, [r7, #4]
 80049c4:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d104      	bne.n	80049d6 <xQueueGenericSendFromISR+0x1e>
 80049cc:	f04f 0050 	mov.w	r0, #80	; 0x50
 80049d0:	f380 8811 	msr	BASEPRI, r0
 80049d4:	e7fe      	b.n	80049d4 <xQueueGenericSendFromISR+0x1c>
	configASSERT( pxHigherPriorityTaskWoken );
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d104      	bne.n	80049e6 <xQueueGenericSendFromISR+0x2e>
 80049dc:	f04f 0050 	mov.w	r0, #80	; 0x50
 80049e0:	f380 8811 	msr	BASEPRI, r0
 80049e4:	e7fe      	b.n	80049e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d103      	bne.n	80049f4 <xQueueGenericSendFromISR+0x3c>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d102      	bne.n	80049fa <xQueueGenericSendFromISR+0x42>
 80049f4:	f04f 0301 	mov.w	r3, #1
 80049f8:	e001      	b.n	80049fe <xQueueGenericSendFromISR+0x46>
 80049fa:	f04f 0300 	mov.w	r3, #0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d104      	bne.n	8004a0c <xQueueGenericSendFromISR+0x54>
 8004a02:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004a06:	f380 8811 	msr	BASEPRI, r0
 8004a0a:	e7fe      	b.n	8004a0a <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a0c:	f04f 0300 	mov.w	r3, #0
 8004a10:	613b      	str	r3, [r7, #16]
 8004a12:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004a16:	f380 8811 	msr	BASEPRI, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d225      	bcs.n	8004a72 <xQueueGenericSendFromISR+0xba>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	68b9      	ldr	r1, [r7, #8]
 8004a2a:	683a      	ldr	r2, [r7, #0]
 8004a2c:	f000 f8f6 	bl	8004c1c <prvCopyDataToQueue>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a38:	d111      	bne.n	8004a5e <xQueueGenericSendFromISR+0xa6>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d013      	beq.n	8004a6a <xQueueGenericSendFromISR+0xb2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f000 fe79 	bl	8005740 <xTaskRemoveFromEventList>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d00a      	beq.n	8004a6a <xQueueGenericSendFromISR+0xb2>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						*pxHigherPriorityTaskWoken = pdTRUE;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f04f 0201 	mov.w	r2, #1
 8004a5a:	601a      	str	r2, [r3, #0]
 8004a5c:	e005      	b.n	8004a6a <xQueueGenericSendFromISR+0xb2>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a62:	f103 0201 	add.w	r2, r3, #1
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 8004a6a:	f04f 0301 	mov.w	r3, #1
 8004a6e:	617b      	str	r3, [r7, #20]
 8004a70:	e002      	b.n	8004a78 <xQueueGenericSendFromISR+0xc0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004a72:	f04f 0300 	mov.w	r3, #0
 8004a76:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004a78:	f04f 0000 	mov.w	r0, #0
 8004a7c:	f380 8811 	msr	BASEPRI, r0

	return xReturn;
 8004a80:	697b      	ldr	r3, [r7, #20]
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	f107 0718 	add.w	r7, r7, #24
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b088      	sub	sp, #32
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	607a      	str	r2, [r7, #4]
 8004a98:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 8004a9a:	f04f 0300 	mov.w	r3, #0
 8004a9e:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d104      	bne.n	8004ab0 <xQueueGenericReceive+0x24>
 8004aa6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004aaa:	f380 8811 	msr	BASEPRI, r0
 8004aae:	e7fe      	b.n	8004aae <xQueueGenericReceive+0x22>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d103      	bne.n	8004abe <xQueueGenericReceive+0x32>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d102      	bne.n	8004ac4 <xQueueGenericReceive+0x38>
 8004abe:	f04f 0301 	mov.w	r3, #1
 8004ac2:	e001      	b.n	8004ac8 <xQueueGenericReceive+0x3c>
 8004ac4:	f04f 0300 	mov.w	r3, #0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d105      	bne.n	8004ad8 <xQueueGenericReceive+0x4c>
 8004acc:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004ad0:	f380 8811 	msr	BASEPRI, r0
 8004ad4:	e7fe      	b.n	8004ad4 <xQueueGenericReceive+0x48>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8004ad6:	bf00      	nop
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ad8:	f7ff fd24 	bl	8004524 <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d036      	beq.n	8004b52 <xQueueGenericReceive+0xc6>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	68b9      	ldr	r1, [r7, #8]
 8004aee:	f000 f8e9 	bl	8004cc4 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d115      	bne.n	8004b24 <xQueueGenericReceive+0x98>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004afc:	f103 32ff 	add.w	r2, r3, #4294967295
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	639a      	str	r2, [r3, #56]	; 0x38
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d01d      	beq.n	8004b48 <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f103 0310 	add.w	r3, r3, #16
 8004b12:	4618      	mov	r0, r3
 8004b14:	f000 fe14 	bl	8005740 <xTaskRemoveFromEventList>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d114      	bne.n	8004b48 <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
 8004b1e:	f7ff fcf5 	bl	800450c <vPortYieldFromISR>
 8004b22:	e011      	b.n	8004b48 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	69ba      	ldr	r2, [r7, #24]
 8004b28:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00a      	beq.n	8004b48 <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f000 fe01 	bl	8005740 <xTaskRemoveFromEventList>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d001      	beq.n	8004b48 <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
 8004b44:	f7ff fce2 	bl	800450c <vPortYieldFromISR>
						}
					}

				}

				taskEXIT_CRITICAL();
 8004b48:	f7ff fcfe 	bl	8004548 <vPortExitCritical>
				return pdPASS;
 8004b4c:	f04f 0301 	mov.w	r3, #1
 8004b50:	e05e      	b.n	8004c10 <xQueueGenericReceive+0x184>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d104      	bne.n	8004b62 <xQueueGenericReceive+0xd6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b58:	f7ff fcf6 	bl	8004548 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004b5c:	f04f 0300 	mov.w	r3, #0
 8004b60:	e056      	b.n	8004c10 <xQueueGenericReceive+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d107      	bne.n	8004b78 <xQueueGenericReceive+0xec>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8004b68:	f107 0310 	add.w	r3, r7, #16
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f000 fe49 	bl	8005804 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b72:	f04f 0301 	mov.w	r3, #1
 8004b76:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b78:	f7ff fce6 	bl	8004548 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b7c:	f000 fb92 	bl	80052a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b80:	f7ff fcd0 	bl	8004524 <vPortEnterCritical>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b8c:	d103      	bne.n	8004b96 <xQueueGenericReceive+0x10a>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f04f 0200 	mov.w	r2, #0
 8004b94:	645a      	str	r2, [r3, #68]	; 0x44
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9e:	d103      	bne.n	8004ba8 <xQueueGenericReceive+0x11c>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f04f 0200 	mov.w	r2, #0
 8004ba6:	649a      	str	r2, [r3, #72]	; 0x48
 8004ba8:	f7ff fcce 	bl	8004548 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004bac:	f107 0210 	add.w	r2, r7, #16
 8004bb0:	f107 0304 	add.w	r3, r7, #4
 8004bb4:	4610      	mov	r0, r2
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	f000 fe42 	bl	8005840 <xTaskCheckForTimeOut>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d11f      	bne.n	8004c02 <xQueueGenericReceive+0x176>
		{
			if( prvIsQueueEmpty( pxQueue ) )
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 f8f6 	bl	8004db4 <prvIsQueueEmpty>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d013      	beq.n	8004bf6 <xQueueGenericReceive+0x16a>
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4610      	mov	r0, r2
 8004bd8:	4619      	mov	r1, r3
 8004bda:	f000 fd49 	bl	8005670 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f000 f898 	bl	8004d14 <prvUnlockQueue>
				if( !xTaskResumeAll() )
 8004be4:	f000 fb6c 	bl	80052c0 <xTaskResumeAll>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	f47f af73 	bne.w	8004ad6 <xQueueGenericReceive+0x4a>
				{
					portYIELD_WITHIN_API();
 8004bf0:	f7ff fc8c 	bl	800450c <vPortYieldFromISR>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8004bf4:	e770      	b.n	8004ad8 <xQueueGenericReceive+0x4c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004bf6:	68f8      	ldr	r0, [r7, #12]
 8004bf8:	f000 f88c 	bl	8004d14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bfc:	f000 fb60 	bl	80052c0 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8004c00:	e76a      	b.n	8004ad8 <xQueueGenericReceive+0x4c>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f000 f886 	bl	8004d14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c08:	f000 fb5a 	bl	80052c0 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8004c0c:	f04f 0300 	mov.w	r3, #0
		}
	}
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	f107 0720 	add.w	r7, r7, #32
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop

08004c1c <prvCopyDataToQueue>:
	vPortFree( pxQueue );
}
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d03e      	beq.n	8004cae <prvCopyDataToQueue+0x92>
				pxQueue->pxMutexHolder = NULL;
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d11a      	bne.n	8004c6c <prvCopyDataToQueue+0x50>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	689a      	ldr	r2, [r3, #8]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	4610      	mov	r0, r2
 8004c40:	68b9      	ldr	r1, [r7, #8]
 8004c42:	461a      	mov	r2, r3
 8004c44:	f7fb fb12 	bl	800026c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	689a      	ldr	r2, [r3, #8]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c50:	18d2      	adds	r2, r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	689a      	ldr	r2, [r3, #8]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d325      	bcc.n	8004cae <prvCopyDataToQueue+0x92>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	609a      	str	r2, [r3, #8]
 8004c6a:	e020      	b.n	8004cae <prvCopyDataToQueue+0x92>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	68da      	ldr	r2, [r3, #12]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c74:	4610      	mov	r0, r2
 8004c76:	68b9      	ldr	r1, [r7, #8]
 8004c78:	461a      	mov	r2, r3
 8004c7a:	f7fb faf7 	bl	800026c <memcpy>
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	68da      	ldr	r2, [r3, #12]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c86:	f1c3 0300 	rsb	r3, r3, #0
 8004c8a:	18d2      	adds	r2, r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	68da      	ldr	r2, [r3, #12]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d208      	bcs.n	8004cae <prvCopyDataToQueue+0x92>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	685a      	ldr	r2, [r3, #4]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca4:	f1c3 0300 	rsb	r3, r3, #0
 8004ca8:	18d2      	adds	r2, r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cb2:	f103 0201 	add.w	r2, r3, #1
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004cba:	f107 0710 	add.w	r7, r7, #16
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}
 8004cc2:	bf00      	nop

08004cc4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d019      	beq.n	8004d0a <prvCopyDataFromQueue+0x46>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	68da      	ldr	r2, [r3, #12]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cde:	18d2      	adds	r2, r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68da      	ldr	r2, [r3, #12]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d303      	bcc.n	8004cf8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68da      	ldr	r2, [r3, #12]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d00:	6838      	ldr	r0, [r7, #0]
 8004d02:	4611      	mov	r1, r2
 8004d04:	461a      	mov	r2, r3
 8004d06:	f7fb fab1 	bl	800026c <memcpy>
	}
}
 8004d0a:	f107 0708 	add.w	r7, r7, #8
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop

08004d14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004d1c:	f7ff fc02 	bl	8004524 <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8004d20:	e014      	b.n	8004d4c <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d015      	beq.n	8004d56 <prvUnlockQueue+0x42>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004d30:	4618      	mov	r0, r3
 8004d32:	f000 fd05 	bl	8005740 <xTaskRemoveFromEventList>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d001      	beq.n	8004d40 <prvUnlockQueue+0x2c>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
 8004d3c:	f000 fdda 	bl	80058f4 <vTaskMissedYield>
				}

				--( pxQueue->xTxLock );
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d44:	f103 32ff 	add.w	r2, r3, #4294967295
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	dce6      	bgt.n	8004d22 <prvUnlockQueue+0xe>
 8004d54:	e000      	b.n	8004d58 <prvUnlockQueue+0x44>

				--( pxQueue->xTxLock );
			}
			else
			{
				break;
 8004d56:	bf00      	nop
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d5e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 8004d60:	f7ff fbf2 	bl	8004548 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d64:	f7ff fbde 	bl	8004524 <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 8004d68:	e014      	b.n	8004d94 <prvUnlockQueue+0x80>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d015      	beq.n	8004d9e <prvUnlockQueue+0x8a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f103 0310 	add.w	r3, r3, #16
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f000 fce1 	bl	8005740 <xTaskRemoveFromEventList>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d001      	beq.n	8004d88 <prvUnlockQueue+0x74>
				{
					vTaskMissedYield();
 8004d84:	f000 fdb6 	bl	80058f4 <vTaskMissedYield>
				}

				--( pxQueue->xRxLock );
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d8c:	f103 32ff 	add.w	r2, r3, #4294967295
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	645a      	str	r2, [r3, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	dce6      	bgt.n	8004d6a <prvUnlockQueue+0x56>
 8004d9c:	e000      	b.n	8004da0 <prvUnlockQueue+0x8c>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
 8004d9e:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f04f 32ff 	mov.w	r2, #4294967295
 8004da6:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004da8:	f7ff fbce 	bl	8004548 <vPortExitCritical>
}
 8004dac:	f107 0708 	add.w	r7, r7, #8
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 8004dbc:	f7ff fbb2 	bl	8004524 <vPortEnterCritical>
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	bf14      	ite	ne
 8004dc8:	2300      	movne	r3, #0
 8004dca:	2301      	moveq	r3, #1
 8004dcc:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
 8004dce:	f7ff fbbb 	bl	8004548 <vPortExitCritical>

	return xReturn;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f107 0710 	add.w	r7, r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop

08004de0 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 8004de8:	f7ff fb9c 	bl	8004524 <vPortEnterCritical>
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004df4:	429a      	cmp	r2, r3
 8004df6:	bf14      	ite	ne
 8004df8:	2300      	movne	r3, #0
 8004dfa:	2301      	moveq	r3, #1
 8004dfc:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
 8004dfe:	f7ff fba3 	bl	8004548 <vPortExitCritical>

	return xReturn;
 8004e02:	68fb      	ldr	r3, [r7, #12]
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	f107 0710 	add.w	r7, r7, #16
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop

08004e10 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004e1a:	f7ff fb83 	bl	8004524 <vPortEnterCritical>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e26:	d103      	bne.n	8004e30 <vQueueWaitForMessageRestricted+0x20>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f04f 0200 	mov.w	r2, #0
 8004e2e:	645a      	str	r2, [r3, #68]	; 0x44
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e38:	d103      	bne.n	8004e42 <vQueueWaitForMessageRestricted+0x32>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f04f 0200 	mov.w	r2, #0
 8004e40:	649a      	str	r2, [r3, #72]	; 0x48
 8004e42:	f7ff fb81 	bl	8004548 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d106      	bne.n	8004e5c <vQueueWaitForMessageRestricted+0x4c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8004e54:	4618      	mov	r0, r3
 8004e56:	6839      	ldr	r1, [r7, #0]
 8004e58:	f000 fc46 	bl	80056e8 <vTaskPlaceOnEventListRestricted>
		}
		prvUnlockQueue( pxQueue );
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f7ff ff59 	bl	8004d14 <prvUnlockQueue>
	}
 8004e62:	f107 0708 	add.w	r7, r7, #8
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop

08004e6c <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b08a      	sub	sp, #40	; 0x28
 8004e70:	af02      	add	r7, sp, #8
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	603b      	str	r3, [r7, #0]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d104      	bne.n	8004e8c <xTaskGenericCreate+0x20>
 8004e82:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004e86:	f380 8811 	msr	BASEPRI, r0
 8004e8a:	e7fe      	b.n	8004e8a <xTaskGenericCreate+0x1e>
	configASSERT( ( uxPriority < configMAX_PRIORITIES ) );
 8004e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e8e:	2b04      	cmp	r3, #4
 8004e90:	d904      	bls.n	8004e9c <xTaskGenericCreate+0x30>
 8004e92:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004e96:	f380 8811 	msr	BASEPRI, r0
 8004e9a:	e7fe      	b.n	8004e9a <xTaskGenericCreate+0x2e>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8004e9c:	88fb      	ldrh	r3, [r7, #6]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ea2:	f000 fe3b 	bl	8005b1c <prvAllocateTCBAndStack>
 8004ea6:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	f000 808e 	beq.w	8004fcc <xTaskGenericCreate+0x160>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eb4:	88fb      	ldrh	r3, [r7, #6]
 8004eb6:	f103 33ff 	add.w	r3, r3, #4294967295
 8004eba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004ebe:	18d3      	adds	r3, r2, r3
 8004ec0:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f023 0307 	bic.w	r3, r3, #7
 8004ec8:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	f003 0307 	and.w	r3, r3, #7
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d004      	beq.n	8004ede <xTaskGenericCreate+0x72>
 8004ed4:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004ed8:	f380 8811 	msr	BASEPRI, r0
 8004edc:	e7fe      	b.n	8004edc <xTaskGenericCreate+0x70>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 8004ede:	88fb      	ldrh	r3, [r7, #6]
 8004ee0:	9300      	str	r3, [sp, #0]
 8004ee2:	69b8      	ldr	r0, [r7, #24]
 8004ee4:	68b9      	ldr	r1, [r7, #8]
 8004ee6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ee8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004eea:	f000 fd21 	bl	8005930 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004eee:	6978      	ldr	r0, [r7, #20]
 8004ef0:	68f9      	ldr	r1, [r7, #12]
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	f7ff faa2 	bl	800443c <pxPortInitialiseStack>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	461a      	mov	r2, r3
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		configASSERT( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0307 	and.w	r3, r3, #7
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d004      	beq.n	8004f16 <xTaskGenericCreate+0xaa>
 8004f0c:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004f10:	f380 8811 	msr	BASEPRI, r0
 8004f14:	e7fe      	b.n	8004f14 <xTaskGenericCreate+0xa8>

		if( ( void * ) pxCreatedTask != NULL )
 8004f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d002      	beq.n	8004f22 <xTaskGenericCreate+0xb6>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
 8004f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f1e:	69ba      	ldr	r2, [r7, #24]
 8004f20:	601a      	str	r2, [r3, #0]
		}
		
		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
 8004f22:	f7ff faff 	bl	8004524 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8004f26:	4b35      	ldr	r3, [pc, #212]	; (8004ffc <xTaskGenericCreate+0x190>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f103 0201 	add.w	r2, r3, #1
 8004f2e:	4b33      	ldr	r3, [pc, #204]	; (8004ffc <xTaskGenericCreate+0x190>)
 8004f30:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 8004f32:	4b33      	ldr	r3, [pc, #204]	; (8005000 <xTaskGenericCreate+0x194>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d109      	bne.n	8004f4e <xTaskGenericCreate+0xe2>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8004f3a:	4b31      	ldr	r3, [pc, #196]	; (8005000 <xTaskGenericCreate+0x194>)
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
 8004f40:	4b2e      	ldr	r3, [pc, #184]	; (8004ffc <xTaskGenericCreate+0x190>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d10f      	bne.n	8004f68 <xTaskGenericCreate+0xfc>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 8004f48:	f000 fd2e 	bl	80059a8 <prvInitialiseTaskLists>
 8004f4c:	e00c      	b.n	8004f68 <xTaskGenericCreate+0xfc>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8004f4e:	4b2d      	ldr	r3, [pc, #180]	; (8005004 <xTaskGenericCreate+0x198>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d108      	bne.n	8004f68 <xTaskGenericCreate+0xfc>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8004f56:	4b2a      	ldr	r3, [pc, #168]	; (8005000 <xTaskGenericCreate+0x194>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d802      	bhi.n	8004f68 <xTaskGenericCreate+0xfc>
					{
						pxCurrentTCB = pxNewTCB;
 8004f62:	4b27      	ldr	r3, [pc, #156]	; (8005000 <xTaskGenericCreate+0x194>)
 8004f64:	69ba      	ldr	r2, [r7, #24]
 8004f66:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f6c:	4b26      	ldr	r3, [pc, #152]	; (8005008 <xTaskGenericCreate+0x19c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d903      	bls.n	8004f7c <xTaskGenericCreate+0x110>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f78:	4b23      	ldr	r3, [pc, #140]	; (8005008 <xTaskGenericCreate+0x19c>)
 8004f7a:	601a      	str	r2, [r3, #0]
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
 8004f7c:	4b23      	ldr	r3, [pc, #140]	; (800500c <xTaskGenericCreate+0x1a0>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f103 0201 	add.w	r2, r3, #1
 8004f84:	4b21      	ldr	r3, [pc, #132]	; (800500c <xTaskGenericCreate+0x1a0>)
 8004f86:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f8c:	4b20      	ldr	r3, [pc, #128]	; (8005010 <xTaskGenericCreate+0x1a4>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d903      	bls.n	8004f9c <xTaskGenericCreate+0x130>
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f98:	4b1d      	ldr	r3, [pc, #116]	; (8005010 <xTaskGenericCreate+0x1a4>)
 8004f9a:	601a      	str	r2, [r3, #0]
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004fa6:	189b      	adds	r3, r3, r2
 8004fa8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004fac:	461a      	mov	r2, r3
 8004fae:	4b19      	ldr	r3, [pc, #100]	; (8005014 <xTaskGenericCreate+0x1a8>)
 8004fb0:	18d2      	adds	r2, r2, r3
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	f103 0304 	add.w	r3, r3, #4
 8004fb8:	4610      	mov	r0, r2
 8004fba:	4619      	mov	r1, r3
 8004fbc:	f7ff fb56 	bl	800466c <vListInsertEnd>

			xReturn = pdPASS;
 8004fc0:	f04f 0301 	mov.w	r3, #1
 8004fc4:	61fb      	str	r3, [r7, #28]
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8004fc6:	f7ff fabf 	bl	8004548 <vPortExitCritical>
 8004fca:	e002      	b.n	8004fd2 <xTaskGenericCreate+0x166>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8004fd0:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d10b      	bne.n	8004ff0 <xTaskGenericCreate+0x184>
	{
		if( xSchedulerRunning != pdFALSE )
 8004fd8:	4b0a      	ldr	r3, [pc, #40]	; (8005004 <xTaskGenericCreate+0x198>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d007      	beq.n	8004ff0 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8004fe0:	4b07      	ldr	r3, [pc, #28]	; (8005000 <xTaskGenericCreate+0x194>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d201      	bcs.n	8004ff0 <xTaskGenericCreate+0x184>
			{
				portYIELD_WITHIN_API();
 8004fec:	f7ff fa8e 	bl	800450c <vPortYieldFromISR>
			}
		}
	}

	return xReturn;
 8004ff0:	69fb      	ldr	r3, [r7, #28]
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f107 0720 	add.w	r7, r7, #32
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	2000c924 	.word	0x2000c924
 8005000:	2000c84c 	.word	0x2000c84c
 8005004:	2000c934 	.word	0x2000c934
 8005008:	2000c92c 	.word	0x2000c92c
 800500c:	2000c948 	.word	0x2000c948
 8005010:	2000c930 	.word	0x2000c930
 8005014:	2000c850 	.word	0x2000c850

08005018 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
 8005020:	f04f 0300 	mov.w	r3, #0
 8005024:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0 )
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d013      	beq.n	8005054 <vTaskDelay+0x3c>
		{
			vTaskSuspendAll();
 800502c:	f000 f93a 	bl	80052a4 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8005030:	4b0d      	ldr	r3, [pc, #52]	; (8005068 <vTaskDelay+0x50>)
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	18d3      	adds	r3, r2, r3
 8005038:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 800503a:	4b0c      	ldr	r3, [pc, #48]	; (800506c <vTaskDelay+0x54>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f103 0304 	add.w	r3, r3, #4
 8005042:	4618      	mov	r0, r3
 8005044:	f7ff fb74 	bl	8004730 <vListRemove>
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8005048:	68b8      	ldr	r0, [r7, #8]
 800504a:	f000 fd2f 	bl	8005aac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800504e:	f000 f937 	bl	80052c0 <xTaskResumeAll>
 8005052:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <vTaskDelay+0x46>
		{
			portYIELD_WITHIN_API();
 800505a:	f7ff fa57 	bl	800450c <vPortYieldFromISR>
		}
	}
 800505e:	f107 0710 	add.w	r7, r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	2000c928 	.word	0x2000c928
 800506c:	2000c84c 	.word	0x2000c84c

08005070 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
 8005078:	f7ff fa54 	bl	8004524 <vPortEnterCritical>
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
 800507c:	4b21      	ldr	r3, [pc, #132]	; (8005104 <vTaskSuspend+0x94>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	429a      	cmp	r2, r3
 8005084:	d102      	bne.n	800508c <vTaskSuspend+0x1c>
			{
				pxTaskToSuspend = NULL;
 8005086:	f04f 0300 	mov.w	r3, #0
 800508a:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d102      	bne.n	8005098 <vTaskSuspend+0x28>
 8005092:	4b1c      	ldr	r3, [pc, #112]	; (8005104 <vTaskSuspend+0x94>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	e000      	b.n	800509a <vTaskSuspend+0x2a>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			vListRemove( &( pxTCB->xGenericListItem ) );
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f103 0304 	add.w	r3, r3, #4
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7ff fb44 	bl	8004730 <vListRemove>

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer )
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d005      	beq.n	80050bc <vTaskSuspend+0x4c>
			{
				vListRemove( &( pxTCB->xEventListItem ) );
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f103 0318 	add.w	r3, r3, #24
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7ff fb3a 	bl	8004730 <vListRemove>
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f103 0304 	add.w	r3, r3, #4
 80050c2:	4811      	ldr	r0, [pc, #68]	; (8005108 <vTaskSuspend+0x98>)
 80050c4:	4619      	mov	r1, r3
 80050c6:	f7ff fad1 	bl	800466c <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
 80050ca:	f7ff fa3d 	bl	8004548 <vPortExitCritical>

		if( ( void * ) pxTaskToSuspend == NULL )
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d113      	bne.n	80050fc <vTaskSuspend+0x8c>
		{
			if( xSchedulerRunning != pdFALSE )
 80050d4:	4b0d      	ldr	r3, [pc, #52]	; (800510c <vTaskSuspend+0x9c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <vTaskSuspend+0x72>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
 80050dc:	f7ff fa16 	bl	800450c <vPortYieldFromISR>
 80050e0:	e00c      	b.n	80050fc <vTaskSuspend+0x8c>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) 
 80050e2:	4b09      	ldr	r3, [pc, #36]	; (8005108 <vTaskSuspend+0x98>)
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	4b0a      	ldr	r3, [pc, #40]	; (8005110 <vTaskSuspend+0xa0>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d104      	bne.n	80050f8 <vTaskSuspend+0x88>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
 80050ee:	4b05      	ldr	r3, [pc, #20]	; (8005104 <vTaskSuspend+0x94>)
 80050f0:	f04f 0200 	mov.w	r2, #0
 80050f4:	601a      	str	r2, [r3, #0]
 80050f6:	e001      	b.n	80050fc <vTaskSuspend+0x8c>
				}
				else
				{
					vTaskSwitchContext();
 80050f8:	f000 fa30 	bl	800555c <vTaskSwitchContext>
				}
			}
		}
	}
 80050fc:	f107 0710 	add.w	r7, r7, #16
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	2000c84c 	.word	0x2000c84c
 8005108:	2000c910 	.word	0x2000c910
 800510c:	2000c934 	.word	0x2000c934
 8005110:	2000c924 	.word	0x2000c924

08005114 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xReturn = pdFALSE;
 800511c:	f04f 0300 	mov.w	r3, #0
 8005120:	60fb      	str	r3, [r7, #12]
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d104      	bne.n	8005136 <xTaskIsTaskSuspended+0x22>
 800512c:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005130:	f380 8811 	msr	BASEPRI, r0
 8005134:	e7fe      	b.n	8005134 <xTaskIsTaskSuspended+0x20>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	695a      	ldr	r2, [r3, #20]
 800513a:	4b0b      	ldr	r3, [pc, #44]	; (8005168 <xTaskIsTaskSuspended+0x54>)
 800513c:	429a      	cmp	r2, r3
 800513e:	d10b      	bne.n	8005158 <xTaskIsTaskSuspended+0x44>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005144:	4b09      	ldr	r3, [pc, #36]	; (800516c <xTaskIsTaskSuspended+0x58>)
 8005146:	429a      	cmp	r2, r3
 8005148:	d006      	beq.n	8005158 <xTaskIsTaskSuspended+0x44>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800514e:	2b00      	cmp	r3, #0
 8005150:	d102      	bne.n	8005158 <xTaskIsTaskSuspended+0x44>
				{
					xReturn = pdTRUE;
 8005152:	f04f 0301 	mov.w	r3, #1
 8005156:	60fb      	str	r3, [r7, #12]
				}
			}
		}

		return xReturn;
 8005158:	68fb      	ldr	r3, [r7, #12]
	}
 800515a:	4618      	mov	r0, r3
 800515c:	f107 0714 	add.w	r7, r7, #20
 8005160:	46bd      	mov	sp, r7
 8005162:	bc80      	pop	{r7}
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	2000c910 	.word	0x2000c910
 800516c:	2000c8e4 	.word	0x2000c8e4

08005170 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		/* It does not make sense to resume the calling task. */
		configASSERT( pxTaskToResume );
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d104      	bne.n	8005188 <vTaskResume+0x18>
 800517e:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005182:	f380 8811 	msr	BASEPRI, r0
 8005186:	e7fe      	b.n	8005186 <vTaskResume+0x16>

		/* Remove the task from whichever list it is currently in, and place
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	60fb      	str	r3, [r7, #12]

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d039      	beq.n	8005206 <vTaskResume+0x96>
 8005192:	4b1f      	ldr	r3, [pc, #124]	; (8005210 <vTaskResume+0xa0>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	429a      	cmp	r2, r3
 800519a:	d034      	beq.n	8005206 <vTaskResume+0x96>
		{
			taskENTER_CRITICAL();
 800519c:	f7ff f9c2 	bl	8004524 <vPortEnterCritical>
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
 80051a0:	68f8      	ldr	r0, [r7, #12]
 80051a2:	f7ff ffb7 	bl	8005114 <xTaskIsTaskSuspended>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d12a      	bne.n	8005202 <vTaskResume+0x92>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					vListRemove(  &( pxTCB->xGenericListItem ) );
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f103 0304 	add.w	r3, r3, #4
 80051b2:	4618      	mov	r0, r3
 80051b4:	f7ff fabc 	bl	8004730 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051bc:	4b15      	ldr	r3, [pc, #84]	; (8005214 <vTaskResume+0xa4>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d903      	bls.n	80051cc <vTaskResume+0x5c>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051c8:	4b12      	ldr	r3, [pc, #72]	; (8005214 <vTaskResume+0xa4>)
 80051ca:	601a      	str	r2, [r3, #0]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051d0:	4613      	mov	r3, r2
 80051d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80051d6:	189b      	adds	r3, r3, r2
 80051d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80051dc:	461a      	mov	r2, r3
 80051de:	4b0e      	ldr	r3, [pc, #56]	; (8005218 <vTaskResume+0xa8>)
 80051e0:	18d2      	adds	r2, r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f103 0304 	add.w	r3, r3, #4
 80051e8:	4610      	mov	r0, r2
 80051ea:	4619      	mov	r1, r3
 80051ec:	f7ff fa3e 	bl	800466c <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051f4:	4b06      	ldr	r3, [pc, #24]	; (8005210 <vTaskResume+0xa0>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d301      	bcc.n	8005202 <vTaskResume+0x92>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
 80051fe:	f7ff f985 	bl	800450c <vPortYieldFromISR>
					}
				}
			}
			taskEXIT_CRITICAL();
 8005202:	f7ff f9a1 	bl	8004548 <vPortExitCritical>
		}
	}
 8005206:	f107 0710 	add.w	r7, r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	2000c84c 	.word	0x2000c84c
 8005214:	2000c930 	.word	0x2000c930
 8005218:	2000c850 	.word	0x2000c850

0800521c <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b086      	sub	sp, #24
 8005220:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
 8005222:	4b1c      	ldr	r3, [pc, #112]	; (8005294 <vTaskStartScheduler+0x78>)
 8005224:	f04f 0200 	mov.w	r2, #0
 8005228:	9200      	str	r2, [sp, #0]
 800522a:	f04f 0200 	mov.w	r2, #0
 800522e:	9201      	str	r2, [sp, #4]
 8005230:	f04f 0200 	mov.w	r2, #0
 8005234:	9202      	str	r2, [sp, #8]
 8005236:	f04f 0200 	mov.w	r2, #0
 800523a:	9203      	str	r2, [sp, #12]
 800523c:	4816      	ldr	r0, [pc, #88]	; (8005298 <vTaskStartScheduler+0x7c>)
 800523e:	4619      	mov	r1, r3
 8005240:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 8005244:	f04f 0300 	mov.w	r3, #0
 8005248:	f7ff fe10 	bl	8004e6c <xTaskGenericCreate>
 800524c:	6078      	str	r0, [r7, #4]

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d102      	bne.n	800525a <vTaskStartScheduler+0x3e>
		{
			xReturn = xTimerCreateTimerTask();
 8005254:	f000 fcce 	bl	8005bf4 <xTimerCreateTimerTask>
 8005258:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b01      	cmp	r3, #1
 800525e:	d10d      	bne.n	800527c <vTaskStartScheduler+0x60>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
 8005260:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005264:	f380 8811 	msr	BASEPRI, r0

		xSchedulerRunning = pdTRUE;
 8005268:	4b0c      	ldr	r3, [pc, #48]	; (800529c <vTaskStartScheduler+0x80>)
 800526a:	f04f 0201 	mov.w	r2, #1
 800526e:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0;
 8005270:	4b0b      	ldr	r3, [pc, #44]	; (80052a0 <vTaskStartScheduler+0x84>)
 8005272:	f04f 0200 	mov.w	r2, #0
 8005276:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
		
		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() )
 8005278:	f7ff f92a 	bl	80044d0 <xPortStartScheduler>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d104      	bne.n	800528c <vTaskStartScheduler+0x70>
 8005282:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005286:	f380 8811 	msr	BASEPRI, r0
 800528a:	e7fe      	b.n	800528a <vTaskStartScheduler+0x6e>
}
 800528c:	f107 0708 	add.w	r7, r7, #8
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}
 8005294:	08006198 	.word	0x08006198
 8005298:	0800590d 	.word	0x0800590d
 800529c:	2000c934 	.word	0x2000c934
 80052a0:	2000c928 	.word	0x2000c928

080052a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80052a4:	b480      	push	{r7}
 80052a6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
 80052a8:	4b04      	ldr	r3, [pc, #16]	; (80052bc <vTaskSuspendAll+0x18>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f103 0201 	add.w	r2, r3, #1
 80052b0:	4b02      	ldr	r3, [pc, #8]	; (80052bc <vTaskSuspendAll+0x18>)
 80052b2:	601a      	str	r2, [r3, #0]
}
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bc80      	pop	{r7}
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	2000c938 	.word	0x2000c938

080052c0 <xTaskResumeAll>:
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
 80052c0:	b590      	push	{r4, r7, lr}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
 80052c6:	f04f 0300 	mov.w	r3, #0
 80052ca:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80052cc:	4b3d      	ldr	r3, [pc, #244]	; (80053c4 <xTaskResumeAll+0x104>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d104      	bne.n	80052de <xTaskResumeAll+0x1e>
 80052d4:	f04f 0050 	mov.w	r0, #80	; 0x50
 80052d8:	f380 8811 	msr	BASEPRI, r0
 80052dc:	e7fe      	b.n	80052dc <xTaskResumeAll+0x1c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80052de:	f7ff f921 	bl	8004524 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80052e2:	4b38      	ldr	r3, [pc, #224]	; (80053c4 <xTaskResumeAll+0x104>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f103 32ff 	add.w	r2, r3, #4294967295
 80052ea:	4b36      	ldr	r3, [pc, #216]	; (80053c4 <xTaskResumeAll+0x104>)
 80052ec:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 80052ee:	4b35      	ldr	r3, [pc, #212]	; (80053c4 <xTaskResumeAll+0x104>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d15e      	bne.n	80053b4 <xTaskResumeAll+0xf4>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
 80052f6:	4b34      	ldr	r3, [pc, #208]	; (80053c8 <xTaskResumeAll+0x108>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d05a      	beq.n	80053b4 <xTaskResumeAll+0xf4>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
 80052fe:	f04f 0300 	mov.w	r3, #0
 8005302:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
 8005304:	e02e      	b.n	8005364 <xTaskResumeAll+0xa4>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
 8005306:	4b31      	ldr	r3, [pc, #196]	; (80053cc <xTaskResumeAll+0x10c>)
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	461c      	mov	r4, r3
					vListRemove( &( pxTCB->xEventListItem ) );
 800530e:	f104 0318 	add.w	r3, r4, #24
 8005312:	4618      	mov	r0, r3
 8005314:	f7ff fa0c 	bl	8004730 <vListRemove>
					vListRemove( &( pxTCB->xGenericListItem ) );
 8005318:	f104 0304 	add.w	r3, r4, #4
 800531c:	4618      	mov	r0, r3
 800531e:	f7ff fa07 	bl	8004730 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
 8005322:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005324:	4b2a      	ldr	r3, [pc, #168]	; (80053d0 <xTaskResumeAll+0x110>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	429a      	cmp	r2, r3
 800532a:	d902      	bls.n	8005332 <xTaskResumeAll+0x72>
 800532c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800532e:	4b28      	ldr	r3, [pc, #160]	; (80053d0 <xTaskResumeAll+0x110>)
 8005330:	601a      	str	r2, [r3, #0]
 8005332:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005334:	4613      	mov	r3, r2
 8005336:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800533a:	189b      	adds	r3, r3, r2
 800533c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005340:	461a      	mov	r2, r3
 8005342:	4b24      	ldr	r3, [pc, #144]	; (80053d4 <xTaskResumeAll+0x114>)
 8005344:	18d2      	adds	r2, r2, r3
 8005346:	f104 0304 	add.w	r3, r4, #4
 800534a:	4610      	mov	r0, r2
 800534c:	4619      	mov	r1, r3
 800534e:	f7ff f98d 	bl	800466c <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005352:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005354:	4b20      	ldr	r3, [pc, #128]	; (80053d8 <xTaskResumeAll+0x118>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535a:	429a      	cmp	r2, r3
 800535c:	d302      	bcc.n	8005364 <xTaskResumeAll+0xa4>
					{
						xYieldRequired = pdTRUE;
 800535e:	f04f 0301 	mov.w	r3, #1
 8005362:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
 8005364:	4b19      	ldr	r3, [pc, #100]	; (80053cc <xTaskResumeAll+0x10c>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d1cc      	bne.n	8005306 <xTaskResumeAll+0x46>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
 800536c:	4b1b      	ldr	r3, [pc, #108]	; (80053dc <xTaskResumeAll+0x11c>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d00f      	beq.n	8005394 <xTaskResumeAll+0xd4>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
 8005374:	e007      	b.n	8005386 <xTaskResumeAll+0xc6>
					{
						vTaskIncrementTick();
 8005376:	f000 f847 	bl	8005408 <vTaskIncrementTick>
						--uxMissedTicks;
 800537a:	4b18      	ldr	r3, [pc, #96]	; (80053dc <xTaskResumeAll+0x11c>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f103 32ff 	add.w	r2, r3, #4294967295
 8005382:	4b16      	ldr	r3, [pc, #88]	; (80053dc <xTaskResumeAll+0x11c>)
 8005384:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
 8005386:	4b15      	ldr	r3, [pc, #84]	; (80053dc <xTaskResumeAll+0x11c>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1f3      	bne.n	8005376 <xTaskResumeAll+0xb6>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
 800538e:	f04f 0301 	mov.w	r3, #1
 8005392:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	2b01      	cmp	r3, #1
 8005398:	d003      	beq.n	80053a2 <xTaskResumeAll+0xe2>
 800539a:	4b11      	ldr	r3, [pc, #68]	; (80053e0 <xTaskResumeAll+0x120>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d108      	bne.n	80053b4 <xTaskResumeAll+0xf4>
				{
					xAlreadyYielded = pdTRUE;
 80053a2:	f04f 0301 	mov.w	r3, #1
 80053a6:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
 80053a8:	4b0d      	ldr	r3, [pc, #52]	; (80053e0 <xTaskResumeAll+0x120>)
 80053aa:	f04f 0200 	mov.w	r2, #0
 80053ae:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
 80053b0:	f7ff f8ac 	bl	800450c <vPortYieldFromISR>
				}
			}
		}
	}
	taskEXIT_CRITICAL();
 80053b4:	f7ff f8c8 	bl	8004548 <vPortExitCritical>

	return xAlreadyYielded;
 80053b8:	687b      	ldr	r3, [r7, #4]
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	f107 070c 	add.w	r7, r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd90      	pop	{r4, r7, pc}
 80053c4:	2000c938 	.word	0x2000c938
 80053c8:	2000c924 	.word	0x2000c924
 80053cc:	2000c8e4 	.word	0x2000c8e4
 80053d0:	2000c930 	.word	0x2000c930
 80053d4:	2000c850 	.word	0x2000c850
 80053d8:	2000c84c 	.word	0x2000c84c
 80053dc:	2000c93c 	.word	0x2000c93c
 80053e0:	2000c940 	.word	0x2000c940

080053e4 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
 80053ea:	f7ff f89b 	bl	8004524 <vPortEnterCritical>
	{
		xTicks = xTickCount;
 80053ee:	4b05      	ldr	r3, [pc, #20]	; (8005404 <xTaskGetTickCount+0x20>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
 80053f4:	f7ff f8a8 	bl	8004548 <vPortExitCritical>

	return xTicks;
 80053f8:	687b      	ldr	r3, [r7, #4]
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	f107 0708 	add.w	r7, r7, #8
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	2000c928 	.word	0x2000c928

08005408 <vTaskIncrementTick>:
 * documented in task.h
 *----------------------------------------------------------*/


void vTaskIncrementTick( void )
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 800540e:	4b4a      	ldr	r3, [pc, #296]	; (8005538 <vTaskIncrementTick+0x130>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2b00      	cmp	r3, #0
 8005414:	f040 8085 	bne.w	8005522 <vTaskIncrementTick+0x11a>
	{
		++xTickCount;
 8005418:	4b48      	ldr	r3, [pc, #288]	; (800553c <vTaskIncrementTick+0x134>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f103 0201 	add.w	r2, r3, #1
 8005420:	4b46      	ldr	r3, [pc, #280]	; (800553c <vTaskIncrementTick+0x134>)
 8005422:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0 )
 8005424:	4b45      	ldr	r3, [pc, #276]	; (800553c <vTaskIncrementTick+0x134>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d12c      	bne.n	8005486 <vTaskIncrementTick+0x7e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
 800542c:	4b44      	ldr	r3, [pc, #272]	; (8005540 <vTaskIncrementTick+0x138>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d004      	beq.n	8005440 <vTaskIncrementTick+0x38>
 8005436:	f04f 0050 	mov.w	r0, #80	; 0x50
 800543a:	f380 8811 	msr	BASEPRI, r0
 800543e:	e7fe      	b.n	800543e <vTaskIncrementTick+0x36>
			
			pxTemp = pxDelayedTaskList;
 8005440:	4b3f      	ldr	r3, [pc, #252]	; (8005540 <vTaskIncrementTick+0x138>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
 8005446:	4b3f      	ldr	r3, [pc, #252]	; (8005544 <vTaskIncrementTick+0x13c>)
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	4b3d      	ldr	r3, [pc, #244]	; (8005540 <vTaskIncrementTick+0x138>)
 800544c:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
 800544e:	4b3d      	ldr	r3, [pc, #244]	; (8005544 <vTaskIncrementTick+0x13c>)
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
 8005454:	4b3c      	ldr	r3, [pc, #240]	; (8005548 <vTaskIncrementTick+0x140>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f103 0201 	add.w	r2, r3, #1
 800545c:	4b3a      	ldr	r3, [pc, #232]	; (8005548 <vTaskIncrementTick+0x140>)
 800545e:	601a      	str	r2, [r3, #0]
	
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005460:	4b37      	ldr	r3, [pc, #220]	; (8005540 <vTaskIncrementTick+0x138>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d104      	bne.n	8005474 <vTaskIncrementTick+0x6c>
				/* The new current delayed list is empty.  Set 
				xNextTaskUnblockTime to the maximum possible value so it is 
				extremely unlikely that the	
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until 
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
 800546a:	4b38      	ldr	r3, [pc, #224]	; (800554c <vTaskIncrementTick+0x144>)
 800546c:	f04f 32ff 	mov.w	r2, #4294967295
 8005470:	601a      	str	r2, [r3, #0]
 8005472:	e008      	b.n	8005486 <vTaskIncrementTick+0x7e>
			{
				/* The new current delayed list is not empty, get the value of 
				the item at the head of the delayed list.  This is the time at 
				which the task at the head of the delayed list should be removed 
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005474:	4b32      	ldr	r3, [pc, #200]	; (8005540 <vTaskIncrementTick+0x138>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	685a      	ldr	r2, [r3, #4]
 8005482:	4b32      	ldr	r3, [pc, #200]	; (800554c <vTaskIncrementTick+0x144>)
 8005484:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
 8005486:	4b2d      	ldr	r3, [pc, #180]	; (800553c <vTaskIncrementTick+0x134>)
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	4b30      	ldr	r3, [pc, #192]	; (800554c <vTaskIncrementTick+0x144>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	429a      	cmp	r2, r3
 8005490:	d34d      	bcc.n	800552e <vTaskIncrementTick+0x126>
 8005492:	4b2b      	ldr	r3, [pc, #172]	; (8005540 <vTaskIncrementTick+0x138>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d104      	bne.n	80054a6 <vTaskIncrementTick+0x9e>
 800549c:	4b2b      	ldr	r3, [pc, #172]	; (800554c <vTaskIncrementTick+0x144>)
 800549e:	f04f 32ff 	mov.w	r2, #4294967295
 80054a2:	601a      	str	r2, [r3, #0]
 80054a4:	e043      	b.n	800552e <vTaskIncrementTick+0x126>
 80054a6:	4b26      	ldr	r3, [pc, #152]	; (8005540 <vTaskIncrementTick+0x138>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	60bb      	str	r3, [r7, #8]
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	607b      	str	r3, [r7, #4]
 80054b6:	4b21      	ldr	r3, [pc, #132]	; (800553c <vTaskIncrementTick+0x134>)
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d203      	bcs.n	80054c8 <vTaskIncrementTick+0xc0>
 80054c0:	4b22      	ldr	r3, [pc, #136]	; (800554c <vTaskIncrementTick+0x144>)
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	601a      	str	r2, [r3, #0]
 80054c6:	e032      	b.n	800552e <vTaskIncrementTick+0x126>
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	f103 0304 	add.w	r3, r3, #4
 80054ce:	4618      	mov	r0, r3
 80054d0:	f7ff f92e 	bl	8004730 <vListRemove>
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d005      	beq.n	80054e8 <vTaskIncrementTick+0xe0>
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	f103 0318 	add.w	r3, r3, #24
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7ff f924 	bl	8004730 <vListRemove>
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054ec:	4b18      	ldr	r3, [pc, #96]	; (8005550 <vTaskIncrementTick+0x148>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d903      	bls.n	80054fc <vTaskIncrementTick+0xf4>
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054f8:	4b15      	ldr	r3, [pc, #84]	; (8005550 <vTaskIncrementTick+0x148>)
 80054fa:	601a      	str	r2, [r3, #0]
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005500:	4613      	mov	r3, r2
 8005502:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005506:	189b      	adds	r3, r3, r2
 8005508:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800550c:	461a      	mov	r2, r3
 800550e:	4b11      	ldr	r3, [pc, #68]	; (8005554 <vTaskIncrementTick+0x14c>)
 8005510:	18d2      	adds	r2, r2, r3
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	f103 0304 	add.w	r3, r3, #4
 8005518:	4610      	mov	r0, r2
 800551a:	4619      	mov	r1, r3
 800551c:	f7ff f8a6 	bl	800466c <vListInsertEnd>
 8005520:	e7b7      	b.n	8005492 <vTaskIncrementTick+0x8a>
	}
	else
	{
		++uxMissedTicks;
 8005522:	4b0d      	ldr	r3, [pc, #52]	; (8005558 <vTaskIncrementTick+0x150>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f103 0201 	add.w	r2, r3, #1
 800552a:	4b0b      	ldr	r3, [pc, #44]	; (8005558 <vTaskIncrementTick+0x150>)
 800552c:	601a      	str	r2, [r3, #0]
		}
	}
	#endif

	traceTASK_INCREMENT_TICK( xTickCount );
}
 800552e:	f107 0710 	add.w	r7, r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	2000c938 	.word	0x2000c938
 800553c:	2000c928 	.word	0x2000c928
 8005540:	2000c8dc 	.word	0x2000c8dc
 8005544:	2000c8e0 	.word	0x2000c8e0
 8005548:	2000c944 	.word	0x2000c944
 800554c:	20000020 	.word	0x20000020
 8005550:	2000c930 	.word	0x2000c930
 8005554:	2000c850 	.word	0x2000c850
 8005558:	2000c93c 	.word	0x2000c93c

0800555c <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
 8005562:	4b3d      	ldr	r3, [pc, #244]	; (8005658 <vTaskSwitchContext+0xfc>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d004      	beq.n	8005574 <vTaskSwitchContext+0x18>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
 800556a:	4b3c      	ldr	r3, [pc, #240]	; (800565c <vTaskSwitchContext+0x100>)
 800556c:	f04f 0201 	mov.w	r2, #1
 8005570:	601a      	str	r2, [r3, #0]
 8005572:	e06c      	b.n	800564e <vTaskSwitchContext+0xf2>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
 8005574:	4b3a      	ldr	r3, [pc, #232]	; (8005660 <vTaskSwitchContext+0x104>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	4b39      	ldr	r3, [pc, #228]	; (8005660 <vTaskSwitchContext+0x104>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005580:	429a      	cmp	r2, r3
 8005582:	d80a      	bhi.n	800559a <vTaskSwitchContext+0x3e>
 8005584:	4b36      	ldr	r3, [pc, #216]	; (8005660 <vTaskSwitchContext+0x104>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	461a      	mov	r2, r3
 800558a:	4b35      	ldr	r3, [pc, #212]	; (8005660 <vTaskSwitchContext+0x104>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8005592:	4610      	mov	r0, r2
 8005594:	4619      	mov	r1, r3
 8005596:	f7fb f9f1 	bl	800097c <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
 800559a:	4b31      	ldr	r3, [pc, #196]	; (8005660 <vTaskSwitchContext+0x104>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a0:	4618      	mov	r0, r3
 80055a2:	4930      	ldr	r1, [pc, #192]	; (8005664 <vTaskSwitchContext+0x108>)
 80055a4:	f04f 0214 	mov.w	r2, #20
 80055a8:	f7fa fe2e 	bl	8000208 <memcmp>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d01b      	beq.n	80055ea <vTaskSwitchContext+0x8e>
 80055b2:	4b2b      	ldr	r3, [pc, #172]	; (8005660 <vTaskSwitchContext+0x104>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	461a      	mov	r2, r3
 80055b8:	4b29      	ldr	r3, [pc, #164]	; (8005660 <vTaskSwitchContext+0x104>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80055c0:	4610      	mov	r0, r2
 80055c2:	4619      	mov	r1, r3
 80055c4:	f7fb f9da 	bl	800097c <vApplicationStackOverflowHook>
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
 80055c8:	e010      	b.n	80055ec <vTaskSwitchContext+0x90>
		{
			configASSERT( uxTopReadyPriority );
 80055ca:	4b27      	ldr	r3, [pc, #156]	; (8005668 <vTaskSwitchContext+0x10c>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d104      	bne.n	80055dc <vTaskSwitchContext+0x80>
 80055d2:	f04f 0050 	mov.w	r0, #80	; 0x50
 80055d6:	f380 8811 	msr	BASEPRI, r0
 80055da:	e7fe      	b.n	80055da <vTaskSwitchContext+0x7e>
			--uxTopReadyPriority;
 80055dc:	4b22      	ldr	r3, [pc, #136]	; (8005668 <vTaskSwitchContext+0x10c>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f103 32ff 	add.w	r2, r3, #4294967295
 80055e4:	4b20      	ldr	r3, [pc, #128]	; (8005668 <vTaskSwitchContext+0x10c>)
 80055e6:	601a      	str	r2, [r3, #0]
 80055e8:	e000      	b.n	80055ec <vTaskSwitchContext+0x90>
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
 80055ea:	bf00      	nop
 80055ec:	4b1e      	ldr	r3, [pc, #120]	; (8005668 <vTaskSwitchContext+0x10c>)
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	4613      	mov	r3, r2
 80055f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80055f6:	189b      	adds	r3, r3, r2
 80055f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80055fc:	461a      	mov	r2, r3
 80055fe:	4b1b      	ldr	r3, [pc, #108]	; (800566c <vTaskSwitchContext+0x110>)
 8005600:	18d3      	adds	r3, r2, r3
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d0e0      	beq.n	80055ca <vTaskSwitchContext+0x6e>
			--uxTopReadyPriority;
		}
	
		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
 8005608:	4b17      	ldr	r3, [pc, #92]	; (8005668 <vTaskSwitchContext+0x10c>)
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	4613      	mov	r3, r2
 800560e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005612:	189b      	adds	r3, r3, r2
 8005614:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005618:	461a      	mov	r2, r3
 800561a:	4b14      	ldr	r3, [pc, #80]	; (800566c <vTaskSwitchContext+0x110>)
 800561c:	18d3      	adds	r3, r2, r3
 800561e:	607b      	str	r3, [r7, #4]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	605a      	str	r2, [r3, #4]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685a      	ldr	r2, [r3, #4]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f103 0308 	add.w	r3, r3, #8
 8005634:	429a      	cmp	r2, r3
 8005636:	d104      	bne.n	8005642 <vTaskSwitchContext+0xe6>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	685a      	ldr	r2, [r3, #4]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	605a      	str	r2, [r3, #4]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	461a      	mov	r2, r3
 800564a:	4b05      	ldr	r3, [pc, #20]	; (8005660 <vTaskSwitchContext+0x104>)
 800564c:	601a      	str	r2, [r3, #0]
	
		traceTASK_SWITCHED_IN();
		vWriteTraceToBuffer();
	}
}
 800564e:	f107 0708 	add.w	r7, r7, #8
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	2000c938 	.word	0x2000c938
 800565c:	2000c940 	.word	0x2000c940
 8005660:	2000c84c 	.word	0x2000c84c
 8005664:	080067dc 	.word	0x080067dc
 8005668:	2000c930 	.word	0x2000c930
 800566c:	2000c850 	.word	0x2000c850

08005670 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d104      	bne.n	800568a <vTaskPlaceOnEventList+0x1a>
 8005680:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005684:	f380 8811 	msr	BASEPRI, r0
 8005688:	e7fe      	b.n	8005688 <vTaskPlaceOnEventList+0x18>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
 800568a:	4b14      	ldr	r3, [pc, #80]	; (80056dc <vTaskPlaceOnEventList+0x6c>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f103 0318 	add.w	r3, r3, #24
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	4619      	mov	r1, r3
 8005696:	f7ff f811 	bl	80046bc <vListInsert>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 800569a:	4b10      	ldr	r3, [pc, #64]	; (80056dc <vTaskPlaceOnEventList+0x6c>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f103 0304 	add.w	r3, r3, #4
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7ff f844 	bl	8004730 <vListRemove>


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ae:	d108      	bne.n	80056c2 <vTaskPlaceOnEventList+0x52>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 80056b0:	4b0a      	ldr	r3, [pc, #40]	; (80056dc <vTaskPlaceOnEventList+0x6c>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f103 0304 	add.w	r3, r3, #4
 80056b8:	4809      	ldr	r0, [pc, #36]	; (80056e0 <vTaskPlaceOnEventList+0x70>)
 80056ba:	4619      	mov	r1, r3
 80056bc:	f7fe ffd6 	bl	800466c <vListInsertEnd>
 80056c0:	e007      	b.n	80056d2 <vTaskPlaceOnEventList+0x62>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
 80056c2:	4b08      	ldr	r3, [pc, #32]	; (80056e4 <vTaskPlaceOnEventList+0x74>)
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	18d3      	adds	r3, r2, r3
 80056ca:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 80056cc:	68f8      	ldr	r0, [r7, #12]
 80056ce:	f000 f9ed 	bl	8005aac <prvAddCurrentTaskToDelayedList>
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
 80056d2:	f107 0710 	add.w	r7, r7, #16
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	2000c84c 	.word	0x2000c84c
 80056e0:	2000c910 	.word	0x2000c910
 80056e4:	2000c928 	.word	0x2000c928

080056e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b084      	sub	sp, #16
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d104      	bne.n	8005702 <vTaskPlaceOnEventListRestricted+0x1a>
 80056f8:	f04f 0050 	mov.w	r0, #80	; 0x50
 80056fc:	f380 8811 	msr	BASEPRI, r0
 8005700:	e7fe      	b.n	8005700 <vTaskPlaceOnEventListRestricted+0x18>
	
		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
 8005702:	4b0d      	ldr	r3, [pc, #52]	; (8005738 <vTaskPlaceOnEventListRestricted+0x50>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f103 0318 	add.w	r3, r3, #24
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	4619      	mov	r1, r3
 800570e:	f7fe ffad 	bl	800466c <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8005712:	4b09      	ldr	r3, [pc, #36]	; (8005738 <vTaskPlaceOnEventListRestricted+0x50>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f103 0304 	add.w	r3, r3, #4
 800571a:	4618      	mov	r0, r3
 800571c:	f7ff f808 	bl	8004730 <vListRemove>

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
 8005720:	4b06      	ldr	r3, [pc, #24]	; (800573c <vTaskPlaceOnEventListRestricted+0x54>)
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	18d3      	adds	r3, r2, r3
 8005728:	60fb      	str	r3, [r7, #12]
		prvAddCurrentTaskToDelayedList( xTimeToWake );
 800572a:	68f8      	ldr	r0, [r7, #12]
 800572c:	f000 f9be 	bl	8005aac <prvAddCurrentTaskToDelayedList>
	}
 8005730:	f107 0710 	add.w	r7, r7, #16
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	2000c84c 	.word	0x2000c84c
 800573c:	2000c928 	.word	0x2000c928

08005740 <xTaskRemoveFromEventList>:
	
#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.
	
	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	68db      	ldr	r3, [r3, #12]
 800574e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d104      	bne.n	8005760 <xTaskRemoveFromEventList+0x20>
 8005756:	f04f 0050 	mov.w	r0, #80	; 0x50
 800575a:	f380 8811 	msr	BASEPRI, r0
 800575e:	e7fe      	b.n	800575e <xTaskRemoveFromEventList+0x1e>
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f103 0318 	add.w	r3, r3, #24
 8005766:	4618      	mov	r0, r3
 8005768:	f7fe ffe2 	bl	8004730 <vListRemove>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 800576c:	4b20      	ldr	r3, [pc, #128]	; (80057f0 <xTaskRemoveFromEventList+0xb0>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d122      	bne.n	80057ba <xTaskRemoveFromEventList+0x7a>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	f103 0304 	add.w	r3, r3, #4
 800577a:	4618      	mov	r0, r3
 800577c:	f7fe ffd8 	bl	8004730 <vListRemove>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005784:	4b1b      	ldr	r3, [pc, #108]	; (80057f4 <xTaskRemoveFromEventList+0xb4>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	429a      	cmp	r2, r3
 800578a:	d903      	bls.n	8005794 <xTaskRemoveFromEventList+0x54>
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005790:	4b18      	ldr	r3, [pc, #96]	; (80057f4 <xTaskRemoveFromEventList+0xb4>)
 8005792:	601a      	str	r2, [r3, #0]
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005798:	4613      	mov	r3, r2
 800579a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800579e:	189b      	adds	r3, r3, r2
 80057a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80057a4:	461a      	mov	r2, r3
 80057a6:	4b14      	ldr	r3, [pc, #80]	; (80057f8 <xTaskRemoveFromEventList+0xb8>)
 80057a8:	18d2      	adds	r2, r2, r3
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	f103 0304 	add.w	r3, r3, #4
 80057b0:	4610      	mov	r0, r2
 80057b2:	4619      	mov	r1, r3
 80057b4:	f7fe ff5a 	bl	800466c <vListInsertEnd>
 80057b8:	e006      	b.n	80057c8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	f103 0318 	add.w	r3, r3, #24
 80057c0:	480e      	ldr	r0, [pc, #56]	; (80057fc <xTaskRemoveFromEventList+0xbc>)
 80057c2:	4619      	mov	r1, r3
 80057c4:	f7fe ff52 	bl	800466c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057cc:	4b0c      	ldr	r3, [pc, #48]	; (8005800 <xTaskRemoveFromEventList+0xc0>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d303      	bcc.n	80057de <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 80057d6:	f04f 0301 	mov.w	r3, #1
 80057da:	60fb      	str	r3, [r7, #12]
 80057dc:	e002      	b.n	80057e4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80057de:	f04f 0300 	mov.w	r3, #0
 80057e2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80057e4:	68fb      	ldr	r3, [r7, #12]
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	f107 0710 	add.w	r7, r7, #16
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	2000c938 	.word	0x2000c938
 80057f4:	2000c930 	.word	0x2000c930
 80057f8:	2000c850 	.word	0x2000c850
 80057fc:	2000c8e4 	.word	0x2000c8e4
 8005800:	2000c84c 	.word	0x2000c84c

08005804 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d104      	bne.n	800581c <vTaskSetTimeOutState+0x18>
 8005812:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005816:	f380 8811 	msr	BASEPRI, r0
 800581a:	e7fe      	b.n	800581a <vTaskSetTimeOutState+0x16>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800581c:	4b06      	ldr	r3, [pc, #24]	; (8005838 <vTaskSetTimeOutState+0x34>)
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005824:	4b05      	ldr	r3, [pc, #20]	; (800583c <vTaskSetTimeOutState+0x38>)
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	605a      	str	r2, [r3, #4]
}
 800582c:	f107 070c 	add.w	r7, r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	bc80      	pop	{r7}
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	2000c944 	.word	0x2000c944
 800583c:	2000c928 	.word	0x2000c928

08005840 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d104      	bne.n	800585a <xTaskCheckForTimeOut+0x1a>
 8005850:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005854:	f380 8811 	msr	BASEPRI, r0
 8005858:	e7fe      	b.n	8005858 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d104      	bne.n	800586a <xTaskCheckForTimeOut+0x2a>
 8005860:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005864:	f380 8811 	msr	BASEPRI, r0
 8005868:	e7fe      	b.n	8005868 <xTaskCheckForTimeOut+0x28>

	taskENTER_CRITICAL();
 800586a:	f7fe fe5b 	bl	8004524 <vPortEnterCritical>
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005876:	d103      	bne.n	8005880 <xTaskCheckForTimeOut+0x40>
			{
				xReturn = pdFALSE;
 8005878:	f04f 0300 	mov.w	r3, #0
 800587c:	60fb      	str	r3, [r7, #12]
 800587e:	e02c      	b.n	80058da <xTaskCheckForTimeOut+0x9a>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	4b19      	ldr	r3, [pc, #100]	; (80058ec <xTaskCheckForTimeOut+0xac>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	429a      	cmp	r2, r3
 800588a:	d009      	beq.n	80058a0 <xTaskCheckForTimeOut+0x60>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	685a      	ldr	r2, [r3, #4]
 8005890:	4b17      	ldr	r3, [pc, #92]	; (80058f0 <xTaskCheckForTimeOut+0xb0>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	429a      	cmp	r2, r3
 8005896:	d803      	bhi.n	80058a0 <xTaskCheckForTimeOut+0x60>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 8005898:	f04f 0301 	mov.w	r3, #1
 800589c:	60fb      	str	r3, [r7, #12]
 800589e:	e01c      	b.n	80058da <xTaskCheckForTimeOut+0x9a>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
 80058a0:	4b13      	ldr	r3, [pc, #76]	; (80058f0 <xTaskCheckForTimeOut+0xb0>)
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	1ad2      	subs	r2, r2, r3
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d210      	bcs.n	80058d4 <xTaskCheckForTimeOut+0x94>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6859      	ldr	r1, [r3, #4]
 80058ba:	4b0d      	ldr	r3, [pc, #52]	; (80058f0 <xTaskCheckForTimeOut+0xb0>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	1acb      	subs	r3, r1, r3
 80058c0:	18d2      	adds	r2, r2, r3
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7ff ff9c 	bl	8005804 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 80058cc:	f04f 0300 	mov.w	r3, #0
 80058d0:	60fb      	str	r3, [r7, #12]
 80058d2:	e002      	b.n	80058da <xTaskCheckForTimeOut+0x9a>
		}
		else
		{
			xReturn = pdTRUE;
 80058d4:	f04f 0301 	mov.w	r3, #1
 80058d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80058da:	f7fe fe35 	bl	8004548 <vPortExitCritical>

	return xReturn;
 80058de:	68fb      	ldr	r3, [r7, #12]
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	f107 0710 	add.w	r7, r7, #16
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	2000c944 	.word	0x2000c944
 80058f0:	2000c928 	.word	0x2000c928

080058f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80058f4:	b480      	push	{r7}
 80058f6:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
 80058f8:	4b03      	ldr	r3, [pc, #12]	; (8005908 <vTaskMissedYield+0x14>)
 80058fa:	f04f 0201 	mov.w	r2, #1
 80058fe:	601a      	str	r2, [r3, #0]
}
 8005900:	46bd      	mov	sp, r7
 8005902:	bc80      	pop	{r7}
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop
 8005908:	2000c940 	.word	0x2000c940

0800590c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8005914:	f000 f88c 	bl	8005a30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 8005918:	4b04      	ldr	r3, [pc, #16]	; (800592c <prvIdleTask+0x20>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d901      	bls.n	8005924 <prvIdleTask+0x18>
			{
				taskYIELD();
 8005920:	f7fe fdf4 	bl	800450c <vPortYieldFromISR>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8005924:	f7fb f81e 	bl	8000964 <vApplicationIdleHook>
		}
		#endif
	}
 8005928:	e7f4      	b.n	8005914 <prvIdleTask+0x8>
 800592a:	bf00      	nop
 800592c:	2000c850 	.word	0x2000c850

08005930 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
 800593c:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8005944:	461a      	mov	r2, r3
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	4610      	mov	r0, r2
 800594a:	4619      	mov	r1, r3
 800594c:	f04f 020a 	mov.w	r2, #10
 8005950:	f7fa fd8e 	bl	8000470 <strncpy>
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f04f 0200 	mov.w	r2, #0
 800595a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2b04      	cmp	r3, #4
 8005962:	d902      	bls.n	800596a <prvInitialiseTCBVariables+0x3a>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
 8005964:	f04f 0304 	mov.w	r3, #4
 8005968:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	62da      	str	r2, [r3, #44]	; 0x2c
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f103 0304 	add.w	r3, r3, #4
 8005976:	4618      	mov	r0, r3
 8005978:	f7fe fe6a 	bl	8004650 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f103 0318 	add.w	r3, r3, #24
 8005982:	4618      	mov	r0, r3
 8005984:	f7fe fe64 	bl	8004650 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f1c3 0205 	rsb	r2, r3, #5
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	68fa      	ldr	r2, [r7, #12]
 800599c:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
 800599e:	f107 0710 	add.w	r7, r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop

080059a8 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 80059ae:	f04f 0300 	mov.w	r3, #0
 80059b2:	607b      	str	r3, [r7, #4]
 80059b4:	e010      	b.n	80059d8 <prvInitialiseTaskLists+0x30>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	4613      	mov	r3, r2
 80059ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80059be:	189b      	adds	r3, r3, r2
 80059c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80059c4:	461a      	mov	r2, r3
 80059c6:	4b12      	ldr	r3, [pc, #72]	; (8005a10 <prvInitialiseTaskLists+0x68>)
 80059c8:	18d3      	adds	r3, r2, r3
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7fe fe1c 	bl	8004608 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f103 0301 	add.w	r3, r3, #1
 80059d6:	607b      	str	r3, [r7, #4]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2b04      	cmp	r3, #4
 80059dc:	d9eb      	bls.n	80059b6 <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
 80059de:	480d      	ldr	r0, [pc, #52]	; (8005a14 <prvInitialiseTaskLists+0x6c>)
 80059e0:	f7fe fe12 	bl	8004608 <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
 80059e4:	480c      	ldr	r0, [pc, #48]	; (8005a18 <prvInitialiseTaskLists+0x70>)
 80059e6:	f7fe fe0f 	bl	8004608 <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyList );
 80059ea:	480c      	ldr	r0, [pc, #48]	; (8005a1c <prvInitialiseTaskLists+0x74>)
 80059ec:	f7fe fe0c 	bl	8004608 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
 80059f0:	480b      	ldr	r0, [pc, #44]	; (8005a20 <prvInitialiseTaskLists+0x78>)
 80059f2:	f7fe fe09 	bl	8004608 <vListInitialise>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
 80059f6:	480b      	ldr	r0, [pc, #44]	; (8005a24 <prvInitialiseTaskLists+0x7c>)
 80059f8:	f7fe fe06 	bl	8004608 <vListInitialise>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80059fc:	4b0a      	ldr	r3, [pc, #40]	; (8005a28 <prvInitialiseTaskLists+0x80>)
 80059fe:	4a05      	ldr	r2, [pc, #20]	; (8005a14 <prvInitialiseTaskLists+0x6c>)
 8005a00:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005a02:	4b0a      	ldr	r3, [pc, #40]	; (8005a2c <prvInitialiseTaskLists+0x84>)
 8005a04:	4a04      	ldr	r2, [pc, #16]	; (8005a18 <prvInitialiseTaskLists+0x70>)
 8005a06:	601a      	str	r2, [r3, #0]
}
 8005a08:	f107 0708 	add.w	r7, r7, #8
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}
 8005a10:	2000c850 	.word	0x2000c850
 8005a14:	2000c8b4 	.word	0x2000c8b4
 8005a18:	2000c8c8 	.word	0x2000c8c8
 8005a1c:	2000c8e4 	.word	0x2000c8e4
 8005a20:	2000c8f8 	.word	0x2000c8f8
 8005a24:	2000c910 	.word	0x2000c910
 8005a28:	2000c8dc 	.word	0x2000c8dc
 8005a2c:	2000c8e0 	.word	0x2000c8e0

08005a30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
 8005a36:	4b19      	ldr	r3, [pc, #100]	; (8005a9c <prvCheckTasksWaitingTermination+0x6c>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d02a      	beq.n	8005a94 <prvCheckTasksWaitingTermination+0x64>
		{
			vTaskSuspendAll();
 8005a3e:	f7ff fc31 	bl	80052a4 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8005a42:	4b17      	ldr	r3, [pc, #92]	; (8005aa0 <prvCheckTasksWaitingTermination+0x70>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	bf14      	ite	ne
 8005a4a:	2300      	movne	r3, #0
 8005a4c:	2301      	moveq	r3, #1
 8005a4e:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
 8005a50:	f7ff fc36 	bl	80052c0 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d11c      	bne.n	8005a94 <prvCheckTasksWaitingTermination+0x64>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
 8005a5a:	f7fe fd63 	bl	8004524 <vPortEnterCritical>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
 8005a5e:	4b11      	ldr	r3, [pc, #68]	; (8005aa4 <prvCheckTasksWaitingTermination+0x74>)
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	603b      	str	r3, [r7, #0]
					vListRemove( &( pxTCB->xGenericListItem ) );
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	f103 0304 	add.w	r3, r3, #4
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f7fe fe5f 	bl	8004730 <vListRemove>
					--uxCurrentNumberOfTasks;
 8005a72:	4b0d      	ldr	r3, [pc, #52]	; (8005aa8 <prvCheckTasksWaitingTermination+0x78>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f103 32ff 	add.w	r2, r3, #4294967295
 8005a7a:	4b0b      	ldr	r3, [pc, #44]	; (8005aa8 <prvCheckTasksWaitingTermination+0x78>)
 8005a7c:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 8005a7e:	4b07      	ldr	r3, [pc, #28]	; (8005a9c <prvCheckTasksWaitingTermination+0x6c>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f103 32ff 	add.w	r2, r3, #4294967295
 8005a86:	4b05      	ldr	r3, [pc, #20]	; (8005a9c <prvCheckTasksWaitingTermination+0x6c>)
 8005a88:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 8005a8a:	f7fe fd5d 	bl	8004548 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8005a8e:	6838      	ldr	r0, [r7, #0]
 8005a90:	f000 f87e 	bl	8005b90 <prvDeleteTCB>
			}
		}
	}
	#endif
}
 8005a94:	f107 0708 	add.w	r7, r7, #8
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	2000c90c 	.word	0x2000c90c
 8005aa0:	2000c8f8 	.word	0x2000c8f8
 8005aa4:	2000c900 	.word	0x2000c900
 8005aa8:	2000c924 	.word	0x2000c924

08005aac <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8005ab4:	4b14      	ldr	r3, [pc, #80]	; (8005b08 <prvAddCurrentTaskToDelayedList+0x5c>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8005abc:	4b13      	ldr	r3, [pc, #76]	; (8005b0c <prvAddCurrentTaskToDelayedList+0x60>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	687a      	ldr	r2, [r7, #4]
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d20a      	bcs.n	8005adc <prvAddCurrentTaskToDelayedList+0x30>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8005ac6:	4b12      	ldr	r3, [pc, #72]	; (8005b10 <prvAddCurrentTaskToDelayedList+0x64>)
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	4b0f      	ldr	r3, [pc, #60]	; (8005b08 <prvAddCurrentTaskToDelayedList+0x5c>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f103 0304 	add.w	r3, r3, #4
 8005ad2:	4610      	mov	r0, r2
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	f7fe fdf1 	bl	80046bc <vListInsert>
 8005ada:	e011      	b.n	8005b00 <prvAddCurrentTaskToDelayedList+0x54>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8005adc:	4b0d      	ldr	r3, [pc, #52]	; (8005b14 <prvAddCurrentTaskToDelayedList+0x68>)
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	4b09      	ldr	r3, [pc, #36]	; (8005b08 <prvAddCurrentTaskToDelayedList+0x5c>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f103 0304 	add.w	r3, r3, #4
 8005ae8:	4610      	mov	r0, r2
 8005aea:	4619      	mov	r1, r3
 8005aec:	f7fe fde6 	bl	80046bc <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8005af0:	4b09      	ldr	r3, [pc, #36]	; (8005b18 <prvAddCurrentTaskToDelayedList+0x6c>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d202      	bcs.n	8005b00 <prvAddCurrentTaskToDelayedList+0x54>
		{
			xNextTaskUnblockTime = xTimeToWake;
 8005afa:	4b07      	ldr	r3, [pc, #28]	; (8005b18 <prvAddCurrentTaskToDelayedList+0x6c>)
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	601a      	str	r2, [r3, #0]
		}
	}
}
 8005b00:	f107 0708 	add.w	r7, r7, #8
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	2000c84c 	.word	0x2000c84c
 8005b0c:	2000c928 	.word	0x2000c928
 8005b10:	2000c8e0 	.word	0x2000c8e0
 8005b14:	2000c8dc 	.word	0x2000c8dc
 8005b18:	20000020 	.word	0x20000020

08005b1c <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	4603      	mov	r3, r0
 8005b24:	6039      	str	r1, [r7, #0]
 8005b26:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 8005b28:	f04f 0040 	mov.w	r0, #64	; 0x40
 8005b2c:	f7fe fb90 	bl	8004250 <pvPortMalloc>
 8005b30:	4603      	mov	r3, r0
 8005b32:	60fb      	str	r3, [r7, #12]

	if( pxNewTCB != NULL )
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d023      	beq.n	8005b82 <prvAllocateTCBAndStack+0x66>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d107      	bne.n	8005b50 <prvAllocateTCBAndStack+0x34>
 8005b40:	88fb      	ldrh	r3, [r7, #6]
 8005b42:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005b46:	4618      	mov	r0, r3
 8005b48:	f7fe fb82 	bl	8004250 <pvPortMalloc>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	e000      	b.n	8005b52 <prvAllocateTCBAndStack+0x36>
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	68fa      	ldr	r2, [r7, #12]
 8005b54:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d106      	bne.n	8005b6c <prvAllocateTCBAndStack+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f7fe fc24 	bl	80043ac <vPortFree>
			pxNewTCB = NULL;
 8005b64:	f04f 0300 	mov.w	r3, #0
 8005b68:	60fb      	str	r3, [r7, #12]
 8005b6a:	e00a      	b.n	8005b82 <prvAllocateTCBAndStack+0x66>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b70:	88fb      	ldrh	r3, [r7, #6]
 8005b72:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005b76:	4610      	mov	r0, r2
 8005b78:	f04f 01a5 	mov.w	r1, #165	; 0xa5
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	f7fa fc1d 	bl	80003bc <memset>
		}
	}

	return pxNewTCB;
 8005b82:	68fb      	ldr	r3, [r7, #12]
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	f107 0710 	add.w	r7, r7, #16
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	bf00      	nop

08005b90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_vTaskDelete == 1 ) || ( INCLUDE_vTaskCleanUpResources == 1 ) )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b082      	sub	sp, #8
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7fe fc05 	bl	80043ac <vPortFree>
		vPortFree( pxTCB );
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f7fe fc02 	bl	80043ac <vPortFree>
	}
 8005ba8:	f107 0708 	add.w	r7, r7, #8
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005bb6:	4b0d      	ldr	r3, [pc, #52]	; (8005bec <xTaskGetSchedulerState+0x3c>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d103      	bne.n	8005bc6 <xTaskGetSchedulerState+0x16>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005bbe:	f04f 0300 	mov.w	r3, #0
 8005bc2:	607b      	str	r3, [r7, #4]
 8005bc4:	e00a      	b.n	8005bdc <xTaskGetSchedulerState+0x2c>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8005bc6:	4b0a      	ldr	r3, [pc, #40]	; (8005bf0 <xTaskGetSchedulerState+0x40>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d103      	bne.n	8005bd6 <xTaskGetSchedulerState+0x26>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005bce:	f04f 0301 	mov.w	r3, #1
 8005bd2:	607b      	str	r3, [r7, #4]
 8005bd4:	e002      	b.n	8005bdc <xTaskGetSchedulerState+0x2c>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005bd6:	f04f 0302 	mov.w	r3, #2
 8005bda:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005bdc:	687b      	ldr	r3, [r7, #4]
	}
 8005bde:	4618      	mov	r0, r3
 8005be0:	f107 070c 	add.w	r7, r7, #12
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bc80      	pop	{r7}
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	2000c934 	.word	0x2000c934
 8005bf0:	2000c938 	.word	0x2000c938

08005bf4 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
 8005bfa:	f04f 0300 	mov.w	r3, #0
 8005bfe:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005c00:	f000 fa86 	bl	8006110 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005c04:	4b13      	ldr	r3, [pc, #76]	; (8005c54 <xTimerCreateTimerTask+0x60>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d015      	beq.n	8005c38 <xTimerCreateTimerTask+0x44>
	{
		xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY, NULL);
 8005c0c:	4b12      	ldr	r3, [pc, #72]	; (8005c58 <xTimerCreateTimerTask+0x64>)
 8005c0e:	f04f 0203 	mov.w	r2, #3
 8005c12:	9200      	str	r2, [sp, #0]
 8005c14:	f04f 0200 	mov.w	r2, #0
 8005c18:	9201      	str	r2, [sp, #4]
 8005c1a:	f04f 0200 	mov.w	r2, #0
 8005c1e:	9202      	str	r2, [sp, #8]
 8005c20:	f04f 0200 	mov.w	r2, #0
 8005c24:	9203      	str	r2, [sp, #12]
 8005c26:	480d      	ldr	r0, [pc, #52]	; (8005c5c <xTimerCreateTimerTask+0x68>)
 8005c28:	4619      	mov	r1, r3
 8005c2a:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 8005c2e:	f04f 0300 	mov.w	r3, #0
 8005c32:	f7ff f91b 	bl	8004e6c <xTaskGenericCreate>
 8005c36:	6078      	str	r0, [r7, #4]
	}

	configASSERT( xReturn );
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d104      	bne.n	8005c48 <xTimerCreateTimerTask+0x54>
 8005c3e:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005c42:	f380 8811 	msr	BASEPRI, r0
 8005c46:	e7fe      	b.n	8005c46 <xTimerCreateTimerTask+0x52>
	return xReturn;
 8005c48:	687b      	ldr	r3, [r7, #4]
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f107 0708 	add.w	r7, r7, #8
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	2000c97c 	.word	0x2000c97c
 8005c58:	080061a0 	.word	0x080061a0
 8005c5c:	08005d79 	.word	0x08005d79

08005c60 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b088      	sub	sp, #32
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
 8005c6c:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
 8005c6e:	f04f 0300 	mov.w	r3, #0
 8005c72:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005c74:	4b1f      	ldr	r3, [pc, #124]	; (8005cf4 <xTimerGenericCommand+0x94>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d034      	beq.n	8005ce6 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d11f      	bne.n	8005cce <xTimerGenericCommand+0x6e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005c8e:	f7ff ff8f 	bl	8005bb0 <xTaskGetSchedulerState>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d10c      	bne.n	8005cb2 <xTimerGenericCommand+0x52>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
 8005c98:	4b16      	ldr	r3, [pc, #88]	; (8005cf4 <xTimerGenericCommand+0x94>)
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	f107 0310 	add.w	r3, r7, #16
 8005ca0:	4610      	mov	r0, r2
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ca6:	f04f 0300 	mov.w	r3, #0
 8005caa:	f7fe fddb 	bl	8004864 <xQueueGenericSend>
 8005cae:	61f8      	str	r0, [r7, #28]
 8005cb0:	e019      	b.n	8005ce6 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005cb2:	4b10      	ldr	r3, [pc, #64]	; (8005cf4 <xTimerGenericCommand+0x94>)
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	f107 0310 	add.w	r3, r7, #16
 8005cba:	4610      	mov	r0, r2
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	f04f 0200 	mov.w	r2, #0
 8005cc2:	f04f 0300 	mov.w	r3, #0
 8005cc6:	f7fe fdcd 	bl	8004864 <xQueueGenericSend>
 8005cca:	61f8      	str	r0, [r7, #28]
 8005ccc:	e00b      	b.n	8005ce6 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005cce:	4b09      	ldr	r3, [pc, #36]	; (8005cf4 <xTimerGenericCommand+0x94>)
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	f107 0310 	add.w	r3, r7, #16
 8005cd6:	4610      	mov	r0, r2
 8005cd8:	4619      	mov	r1, r3
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	f04f 0300 	mov.w	r3, #0
 8005ce0:	f7fe fe6a 	bl	80049b8 <xQueueGenericSendFromISR>
 8005ce4:	61f8      	str	r0, [r7, #28]
		}
		
		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}
	
	return xReturn;
 8005ce6:	69fb      	ldr	r3, [r7, #28]
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f107 0720 	add.w	r7, r7, #32
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	2000c97c 	.word	0x2000c97c

08005cf8 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b086      	sub	sp, #24
 8005cfc:	af02      	add	r7, sp, #8
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005d02:	4b1c      	ldr	r3, [pc, #112]	; (8005d74 <prvProcessExpiredTimer+0x7c>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	60fb      	str	r3, [r7, #12]
	vListRemove( &( pxTimer->xTimerListItem ) );
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f103 0304 	add.w	r3, r3, #4
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7fe fd0c 	bl	8004730 <vListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	69db      	ldr	r3, [r3, #28]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d120      	bne.n	8005d62 <prvProcessExpiredTimer+0x6a>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	699a      	ldr	r2, [r3, #24]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	18d3      	adds	r3, r2, r3
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	4619      	mov	r1, r3
 8005d2c:	683a      	ldr	r2, [r7, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f000 f8b8 	bl	8005ea4 <prvInsertTimerInActiveList>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b01      	cmp	r3, #1
 8005d38:	d113      	bne.n	8005d62 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
 8005d3a:	f04f 0300 	mov.w	r3, #0
 8005d3e:	9300      	str	r3, [sp, #0]
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f04f 0100 	mov.w	r1, #0
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	f04f 0300 	mov.w	r3, #0
 8005d4c:	f7ff ff88 	bl	8005c60 <xTimerGenericCommand>
 8005d50:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d104      	bne.n	8005d62 <prvProcessExpiredTimer+0x6a>
 8005d58:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005d5c:	f380 8811 	msr	BASEPRI, r0
 8005d60:	e7fe      	b.n	8005d60 <prvProcessExpiredTimer+0x68>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	4798      	blx	r3
}
 8005d6a:	f107 0710 	add.w	r7, r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	2000c974 	.word	0x2000c974

08005d78 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d80:	f107 0308 	add.w	r3, r7, #8
 8005d84:	4618      	mov	r0, r3
 8005d86:	f000 f843 	bl	8005e10 <prvGetNextExpireTime>
 8005d8a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	68f8      	ldr	r0, [r7, #12]
 8005d90:	4619      	mov	r1, r3
 8005d92:	f000 f803 	bl	8005d9c <prvProcessTimerOrBlockTask>
		
		/* Empty the command queue. */
		prvProcessReceivedCommands();		
 8005d96:	f000 f8cd 	bl	8005f34 <prvProcessReceivedCommands>
	}
 8005d9a:	e7f1      	b.n	8005d80 <prvTimerTask+0x8>

08005d9c <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005da6:	f7ff fa7d 	bl	80052a4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005daa:	f107 0308 	add.w	r3, r7, #8
 8005dae:	4618      	mov	r0, r3
 8005db0:	f000 f852 	bl	8005e58 <prvSampleTimeNow>
 8005db4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d11e      	bne.n	8005dfa <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d10a      	bne.n	8005dd8 <prvProcessTimerOrBlockTask+0x3c>
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d806      	bhi.n	8005dd8 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
 8005dca:	f7ff fa79 	bl	80052c0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	68f9      	ldr	r1, [r7, #12]
 8005dd2:	f7ff ff91 	bl	8005cf8 <prvProcessExpiredTimer>
 8005dd6:	e014      	b.n	8005e02 <prvProcessTimerOrBlockTask+0x66>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
 8005dd8:	4b0c      	ldr	r3, [pc, #48]	; (8005e0c <prvProcessTimerOrBlockTask+0x70>)
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	6879      	ldr	r1, [r7, #4]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	1acb      	subs	r3, r1, r3
 8005de2:	4610      	mov	r0, r2
 8005de4:	4619      	mov	r1, r3
 8005de6:	f7ff f813 	bl	8004e10 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8005dea:	f7ff fa69 	bl	80052c0 <xTaskResumeAll>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d105      	bne.n	8005e00 <prvProcessTimerOrBlockTask+0x64>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
 8005df4:	f7fe fb8a 	bl	800450c <vPortYieldFromISR>
 8005df8:	e003      	b.n	8005e02 <prvProcessTimerOrBlockTask+0x66>
				}
			}
		}
		else
		{
			xTaskResumeAll();
 8005dfa:	f7ff fa61 	bl	80052c0 <xTaskResumeAll>
 8005dfe:	e000      	b.n	8005e02 <prvProcessTimerOrBlockTask+0x66>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
 8005e00:	bf00      	nop
		else
		{
			xTaskResumeAll();
		}
	}
}
 8005e02:	f107 0710 	add.w	r7, r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	2000c97c 	.word	0x2000c97c

08005e10 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005e18:	4b0e      	ldr	r3, [pc, #56]	; (8005e54 <prvGetNextExpireTime+0x44>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	bf14      	ite	ne
 8005e22:	2200      	movne	r2, #0
 8005e24:	2201      	moveq	r2, #1
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d105      	bne.n	8005e3e <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e32:	4b08      	ldr	r3, [pc, #32]	; (8005e54 <prvGetNextExpireTime+0x44>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	60fb      	str	r3, [r7, #12]
 8005e3c:	e002      	b.n	8005e44 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
 8005e3e:	f04f 0300 	mov.w	r3, #0
 8005e42:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005e44:	68fb      	ldr	r3, [r7, #12]
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	f107 0714 	add.w	r7, r7, #20
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bc80      	pop	{r7}
 8005e50:	4770      	bx	lr
 8005e52:	bf00      	nop
 8005e54:	2000c974 	.word	0x2000c974

08005e58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
 8005e60:	f7ff fac0 	bl	80053e4 <xTaskGetTickCount>
 8005e64:	60f8      	str	r0, [r7, #12]
	
	if( xTimeNow < xLastTime )
 8005e66:	4b0e      	ldr	r3, [pc, #56]	; (8005ea0 <prvSampleTimeNow+0x48>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d209      	bcs.n	8005e84 <prvSampleTimeNow+0x2c>
	{
		prvSwitchTimerLists( xLastTime );
 8005e70:	4b0b      	ldr	r3, [pc, #44]	; (8005ea0 <prvSampleTimeNow+0x48>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4618      	mov	r0, r3
 8005e76:	f000 f8e9 	bl	800604c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f04f 0201 	mov.w	r2, #1
 8005e80:	601a      	str	r2, [r3, #0]
 8005e82:	e003      	b.n	8005e8c <prvSampleTimeNow+0x34>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f04f 0200 	mov.w	r2, #0
 8005e8a:	601a      	str	r2, [r3, #0]
	}
	
	xLastTime = xTimeNow;
 8005e8c:	4b04      	ldr	r3, [pc, #16]	; (8005ea0 <prvSampleTimeNow+0x48>)
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	601a      	str	r2, [r3, #0]
	
	return xTimeNow;
 8005e92:	68fb      	ldr	r3, [r7, #12]
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	f107 0710 	add.w	r7, r7, #16
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	2000c980 	.word	0x2000c980

08005ea4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b086      	sub	sp, #24
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	60f8      	str	r0, [r7, #12]
 8005eac:	60b9      	str	r1, [r7, #8]
 8005eae:	607a      	str	r2, [r7, #4]
 8005eb0:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
 8005eb2:	f04f 0300 	mov.w	r3, #0
 8005eb6:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	68ba      	ldr	r2, [r7, #8]
 8005ebc:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	611a      	str	r2, [r3, #16]
	
	if( xNextExpiryTime <= xTimeNow )
 8005ec4:	68ba      	ldr	r2, [r7, #8]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d814      	bhi.n	8005ef6 <prvInsertTimerInActiveList+0x52>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	1ad2      	subs	r2, r2, r3
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	699b      	ldr	r3, [r3, #24]
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d303      	bcc.n	8005ee2 <prvInsertTimerInActiveList+0x3e>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005eda:	f04f 0301 	mov.w	r3, #1
 8005ede:	617b      	str	r3, [r7, #20]
 8005ee0:	e01e      	b.n	8005f20 <prvInsertTimerInActiveList+0x7c>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005ee2:	4b12      	ldr	r3, [pc, #72]	; (8005f2c <prvInsertTimerInActiveList+0x88>)
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f103 0304 	add.w	r3, r3, #4
 8005eec:	4610      	mov	r0, r2
 8005eee:	4619      	mov	r1, r3
 8005ef0:	f7fe fbe4 	bl	80046bc <vListInsert>
 8005ef4:	e014      	b.n	8005f20 <prvInsertTimerInActiveList+0x7c>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d207      	bcs.n	8005f0e <prvInsertTimerInActiveList+0x6a>
 8005efe:	68ba      	ldr	r2, [r7, #8]
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d303      	bcc.n	8005f0e <prvInsertTimerInActiveList+0x6a>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005f06:	f04f 0301 	mov.w	r3, #1
 8005f0a:	617b      	str	r3, [r7, #20]
 8005f0c:	e008      	b.n	8005f20 <prvInsertTimerInActiveList+0x7c>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f0e:	4b08      	ldr	r3, [pc, #32]	; (8005f30 <prvInsertTimerInActiveList+0x8c>)
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f103 0304 	add.w	r3, r3, #4
 8005f18:	4610      	mov	r0, r2
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	f7fe fbce 	bl	80046bc <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005f20:	697b      	ldr	r3, [r7, #20]
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	f107 0718 	add.w	r7, r7, #24
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	2000c978 	.word	0x2000c978
 8005f30:	2000c974 	.word	0x2000c974

08005f34 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b08a      	sub	sp, #40	; 0x28
 8005f38:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f3a:	f107 0304 	add.w	r3, r7, #4
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f7ff ff8a 	bl	8005e58 <prvSampleTimeNow>
 8005f44:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005f46:	e06c      	b.n	8006022 <prvProcessReceivedCommands+0xee>
	{
		pxTimer = xMessage.pxTimer;
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d009      	beq.n	8005f66 <prvProcessReceivedCommands+0x32>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d005      	beq.n	8005f66 <prvProcessReceivedCommands+0x32>
			{
				/* The timer is in a list, remove it. */
				vListRemove( &( pxTimer->xTimerListItem ) );
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	f103 0304 	add.w	r3, r3, #4
 8005f60:	4618      	mov	r0, r3
 8005f62:	f7fe fbe5 	bl	8004730 <vListRemove>
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );
		
		switch( xMessage.xMessageID )
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	2b03      	cmp	r3, #3
 8005f6a:	d853      	bhi.n	8006014 <prvProcessReceivedCommands+0xe0>
 8005f6c:	a201      	add	r2, pc, #4	; (adr r2, 8005f74 <prvProcessReceivedCommands+0x40>)
 8005f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f72:	bf00      	nop
 8005f74:	08005f85 	.word	0x08005f85
 8005f78:	08006015 	.word	0x08006015
 8005f7c:	08005fdf 	.word	0x08005fdf
 8005f80:	0800600d 	.word	0x0800600d
		{
			case tmrCOMMAND_START :	
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	69bb      	ldr	r3, [r7, #24]
 8005f88:	699b      	ldr	r3, [r3, #24]
 8005f8a:	18d2      	adds	r2, r2, r3
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	69b8      	ldr	r0, [r7, #24]
 8005f90:	4611      	mov	r1, r2
 8005f92:	69fa      	ldr	r2, [r7, #28]
 8005f94:	f7ff ff86 	bl	8005ea4 <prvInsertTimerInActiveList>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d13c      	bne.n	8006018 <prvProcessReceivedCommands+0xe4>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa2:	69b8      	ldr	r0, [r7, #24]
 8005fa4:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 8005fa6:	69bb      	ldr	r3, [r7, #24]
 8005fa8:	69db      	ldr	r3, [r3, #28]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d136      	bne.n	800601c <prvProcessReceivedCommands+0xe8>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005fae:	68fa      	ldr	r2, [r7, #12]
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	699b      	ldr	r3, [r3, #24]
 8005fb4:	18d3      	adds	r3, r2, r3
 8005fb6:	f04f 0200 	mov.w	r2, #0
 8005fba:	9200      	str	r2, [sp, #0]
 8005fbc:	69b8      	ldr	r0, [r7, #24]
 8005fbe:	f04f 0100 	mov.w	r1, #0
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	f04f 0300 	mov.w	r3, #0
 8005fc8:	f7ff fe4a 	bl	8005c60 <xTimerGenericCommand>
 8005fcc:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d125      	bne.n	8006020 <prvProcessReceivedCommands+0xec>
 8005fd4:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005fd8:	f380 8811 	msr	BASEPRI, r0
 8005fdc:	e7fe      	b.n	8005fdc <prvProcessReceivedCommands+0xa8>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d104      	bne.n	8005ff6 <prvProcessReceivedCommands+0xc2>
 8005fec:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005ff0:	f380 8811 	msr	BASEPRI, r0
 8005ff4:	e7fe      	b.n	8005ff4 <prvProcessReceivedCommands+0xc0>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005ff6:	69bb      	ldr	r3, [r7, #24]
 8005ff8:	699a      	ldr	r2, [r3, #24]
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	18d3      	adds	r3, r2, r3
 8005ffe:	69b8      	ldr	r0, [r7, #24]
 8006000:	4619      	mov	r1, r3
 8006002:	69fa      	ldr	r2, [r7, #28]
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	f7ff ff4d 	bl	8005ea4 <prvInsertTimerInActiveList>
				break;
 800600a:	e00a      	b.n	8006022 <prvProcessReceivedCommands+0xee>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
 800600c:	69b8      	ldr	r0, [r7, #24]
 800600e:	f7fe f9cd 	bl	80043ac <vPortFree>
				break;
 8006012:	e006      	b.n	8006022 <prvProcessReceivedCommands+0xee>

			default	:			
				/* Don't expect to get here. */
				break;
 8006014:	bf00      	nop
 8006016:	e004      	b.n	8006022 <prvProcessReceivedCommands+0xee>
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
						configASSERT( xResult );
						( void ) xResult;
					}
				}
				break;
 8006018:	bf00      	nop
 800601a:	e002      	b.n	8006022 <prvProcessReceivedCommands+0xee>
 800601c:	bf00      	nop
 800601e:	e000      	b.n	8006022 <prvProcessReceivedCommands+0xee>
 8006020:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8006022:	4b09      	ldr	r3, [pc, #36]	; (8006048 <prvProcessReceivedCommands+0x114>)
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	f107 0308 	add.w	r3, r7, #8
 800602a:	4610      	mov	r0, r2
 800602c:	4619      	mov	r1, r3
 800602e:	f04f 0200 	mov.w	r2, #0
 8006032:	f04f 0300 	mov.w	r3, #0
 8006036:	f7fe fd29 	bl	8004a8c <xQueueGenericReceive>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d183      	bne.n	8005f48 <prvProcessReceivedCommands+0x14>
			default	:			
				/* Don't expect to get here. */
				break;
		}
	}
}
 8006040:	f107 0720 	add.w	r7, r7, #32
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	2000c97c 	.word	0x2000c97c

0800604c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b08a      	sub	sp, #40	; 0x28
 8006050:	af02      	add	r7, sp, #8
 8006052:	6078      	str	r0, [r7, #4]
	
	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006054:	e044      	b.n	80060e0 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006056:	4b2c      	ldr	r3, [pc, #176]	; (8006108 <prvSwitchTimerLists+0xbc>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006060:	4b29      	ldr	r3, [pc, #164]	; (8006108 <prvSwitchTimerLists+0xbc>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	61bb      	str	r3, [r7, #24]
		vListRemove( &( pxTimer->xTimerListItem ) );
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	f103 0304 	add.w	r3, r3, #4
 8006070:	4618      	mov	r0, r3
 8006072:	f7fe fb5d 	bl	8004730 <vListRemove>

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607a:	69b8      	ldr	r0, [r7, #24]
 800607c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	69db      	ldr	r3, [r3, #28]
 8006082:	2b01      	cmp	r3, #1
 8006084:	d12c      	bne.n	80060e0 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	699a      	ldr	r2, [r3, #24]
 800608a:	69fb      	ldr	r3, [r7, #28]
 800608c:	18d3      	adds	r3, r2, r3
 800608e:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
 8006090:	697a      	ldr	r2, [r7, #20]
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	429a      	cmp	r2, r3
 8006096:	d90f      	bls.n	80060b8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006098:	69bb      	ldr	r3, [r7, #24]
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	69ba      	ldr	r2, [r7, #24]
 80060a2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80060a4:	4b18      	ldr	r3, [pc, #96]	; (8006108 <prvSwitchTimerLists+0xbc>)
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	f103 0304 	add.w	r3, r3, #4
 80060ae:	4610      	mov	r0, r2
 80060b0:	4619      	mov	r1, r3
 80060b2:	f7fe fb03 	bl	80046bc <vListInsert>
 80060b6:	e013      	b.n	80060e0 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
 80060b8:	f04f 0300 	mov.w	r3, #0
 80060bc:	9300      	str	r3, [sp, #0]
 80060be:	69b8      	ldr	r0, [r7, #24]
 80060c0:	f04f 0100 	mov.w	r1, #0
 80060c4:	69fa      	ldr	r2, [r7, #28]
 80060c6:	f04f 0300 	mov.w	r3, #0
 80060ca:	f7ff fdc9 	bl	8005c60 <xTimerGenericCommand>
 80060ce:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d104      	bne.n	80060e0 <prvSwitchTimerLists+0x94>
 80060d6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80060da:	f380 8811 	msr	BASEPRI, r0
 80060de:	e7fe      	b.n	80060de <prvSwitchTimerLists+0x92>
	
	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060e0:	4b09      	ldr	r3, [pc, #36]	; (8006108 <prvSwitchTimerLists+0xbc>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1b5      	bne.n	8006056 <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
 80060ea:	4b07      	ldr	r3, [pc, #28]	; (8006108 <prvSwitchTimerLists+0xbc>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
 80060f0:	4b06      	ldr	r3, [pc, #24]	; (800610c <prvSwitchTimerLists+0xc0>)
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	4b04      	ldr	r3, [pc, #16]	; (8006108 <prvSwitchTimerLists+0xbc>)
 80060f6:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 80060f8:	4b04      	ldr	r3, [pc, #16]	; (800610c <prvSwitchTimerLists+0xc0>)
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	601a      	str	r2, [r3, #0]
}
 80060fe:	f107 0720 	add.w	r7, r7, #32
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	2000c974 	.word	0x2000c974
 800610c:	2000c978 	.word	0x2000c978

08006110 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006110:	b580      	push	{r7, lr}
 8006112:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006114:	f7fe fa06 	bl	8004524 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006118:	4b0d      	ldr	r3, [pc, #52]	; (8006150 <prvCheckForValidListAndQueue+0x40>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d114      	bne.n	800614a <prvCheckForValidListAndQueue+0x3a>
		{
			vListInitialise( &xActiveTimerList1 );
 8006120:	480c      	ldr	r0, [pc, #48]	; (8006154 <prvCheckForValidListAndQueue+0x44>)
 8006122:	f7fe fa71 	bl	8004608 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006126:	480c      	ldr	r0, [pc, #48]	; (8006158 <prvCheckForValidListAndQueue+0x48>)
 8006128:	f7fe fa6e 	bl	8004608 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800612c:	4b0b      	ldr	r3, [pc, #44]	; (800615c <prvCheckForValidListAndQueue+0x4c>)
 800612e:	4a09      	ldr	r2, [pc, #36]	; (8006154 <prvCheckForValidListAndQueue+0x44>)
 8006130:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006132:	4b0b      	ldr	r3, [pc, #44]	; (8006160 <prvCheckForValidListAndQueue+0x50>)
 8006134:	4a08      	ldr	r2, [pc, #32]	; (8006158 <prvCheckForValidListAndQueue+0x48>)
 8006136:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
 8006138:	f04f 0006 	mov.w	r0, #6
 800613c:	f04f 010c 	mov.w	r1, #12
 8006140:	f7fe fb20 	bl	8004784 <xQueueCreate>
 8006144:	4602      	mov	r2, r0
 8006146:	4b02      	ldr	r3, [pc, #8]	; (8006150 <prvCheckForValidListAndQueue+0x40>)
 8006148:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
 800614a:	f7fe f9fd 	bl	8004548 <vPortExitCritical>
}
 800614e:	bd80      	pop	{r7, pc}
 8006150:	2000c97c 	.word	0x2000c97c
 8006154:	2000c94c 	.word	0x2000c94c
 8006158:	2000c960 	.word	0x2000c960
 800615c:	2000c974 	.word	0x2000c974
 8006160:	2000c978 	.word	0x2000c978
 8006164:	6e65704f 	.word	0x6e65704f
 8006168:	5a373032 	.word	0x5a373032
 800616c:	00000000 	.word	0x00000000
 8006170:	3344454c 	.word	0x3344454c
 8006174:	00000000 	.word	0x00000000
 8006178:	3444454c 	.word	0x3444454c
 800617c:	00000000 	.word	0x00000000
 8006180:	3544454c 	.word	0x3544454c
 8006184:	00000000 	.word	0x00000000
 8006188:	3644454c 	.word	0x3644454c
 800618c:	00000000 	.word	0x00000000
 8006190:	54495753 	.word	0x54495753
 8006194:	00004843 	.word	0x00004843
 8006198:	454c4449 	.word	0x454c4449
 800619c:	00000000 	.word	0x00000000
 80061a0:	20726d54 	.word	0x20726d54
 80061a4:	00637653 	.word	0x00637653

080061a8 <LEDS>:
 80061a8:	00000000 000003e8 00000001 00001388     ................
 80061b8:	00000002 00002710 00000003 00004e20     .....'...... N..

080061c8 <GPIO_PIN>:
 80061c8:	00400080 02000100                       ..@.....

080061d0 <BUTTON_PIN>:
 80061d0:	00000001                                ....

080061d4 <BUTTON_CLK>:
 80061d4:	00000001                                ....

080061d8 <BUTTON_EXTI_LINE>:
 80061d8:	00000001                                ....

080061dc <BUTTON_PORT_SOURCE>:
 80061dc:	00000000                                ....

080061e0 <BUTTON_PIN_SOURCE>:
 80061e0:	00000000                                ....

080061e4 <BUTTON_IRQn>:
 80061e4:	00000006                                ....

080061e8 <AsciiLib>:
	...
 80061f8:	18000000 183c3c3c 18180018 00000000     ....<<<.........
 8006208:	66000000 00006666 00000000 00000000     ...fff..........
 8006218:	36000000 36367f36 36367f36 00000000     ...66.666.66....
 8006228:	3c181800 18306066 3c66060c 00001818     ...<f`0...f<....
 8006238:	d8700000 180c76da 1b5b6e30 0000000e     ..p..v..0n[.....
 8006248:	38000000 60386c6c 3b66666f 00000000     ...8ll8`off;....
 8006258:	18000000 00001818 00000000 00000000     ................
 8006268:	0c000000 30301818 18303030 00000c18     ......00000.....
 8006278:	30000000 0c0c1818 180c0c0c 00003018     ...0.........0..
 8006288:	00000000 7f1c3600 0000361c 00000000     .....6...6......
 8006298:	00000000 7e181800 00001818 00000000     .......~........
	...
 80062b0:	1c1c0000 0000180c 00000000 7e000000     ...............~
	...
 80062d0:	1c1c0000 00000000 06000000 180c0c06     ................
 80062e0:	60303018 00000060 1e000000 33373733     .00``.......3773
 80062f0:	1e333b3b 00000000 0c000000 0c0c7c1c     ;;3..........|..
 8006300:	0c0c0c0c 00000000 3c000000 0c066666     ...........<ff..
 8006310:	7e603018 00000000 3c000000 1c066666     .0`~.......<ff..
 8006320:	3c666606 00000000 30000000 36363630     .ff<.......00666
 8006330:	06067f66 00000000 7e000000 7c606060     f..........~```|
 8006340:	780c0606 00000000 1c000000 667c3018     ...x.........0|f
 8006350:	3c666666 00000000 7e000000 180c0c06     fff<.......~....
 8006360:	30303018 00000000 3c000000 3c766666     .000.......<ffv<
 8006370:	3c66666e 00000000 3c000000 66666666     nff<.......<ffff
 8006380:	38180c3e 00000000 00000000 001c1c00     >..8............
 8006390:	1c1c0000 00000000 00000000 001c1c00     ................
 80063a0:	1c1c0000 0000180c 06000000 6030180c     ..............0`
 80063b0:	060c1830 00000000 00000000 007e0000     0.............~.
 80063c0:	0000007e 00000000 60000000 060c1830     ~..........`0...
 80063d0:	6030180c 00000000 3c000000 180c6666     ..0`.......<ff..
 80063e0:	18180018 00000000 7e000000 dbcfc3c3     ...........~....
 80063f0:	7fc0cfdb 00000000 18000000 6666663c     ............<fff
 8006400:	6666667e 00000000 7c000000 7c666666     ~fff.......|fff|
 8006410:	7c666666 00000000 3c000000 60606666     fff|.......<ff``
 8006420:	3c666660 00000000 78000000 6666666c     `ff<.......xlfff
 8006430:	786c6666 00000000 7e000000 7c606060     fflx.......~```|
 8006440:	7e606060 00000000 7e000000 7c606060     ```~.......~```|
 8006450:	60606060 00000000 3c000000 60606666     ````.......<ff``
 8006460:	3e66666e 00000000 66000000 7e666666     nff>.......ffff~
 8006470:	66666666 00000000 3c000000 18181818     ffff.......<....
 8006480:	3c181818 00000000 06000000 06060606     ...<............
 8006490:	3c666606 00000000 66000000 786c6c66     .ff<.......ffllx
 80064a0:	66666c6c 00000000 60000000 60606060     llff.......`````
 80064b0:	7e606060 00000000 63000000 6b6b7763     ```~.......ccwkk
 80064c0:	6363636b 00000000 63000000 6f7b7363     kccc.......ccs{o
 80064d0:	63636367 00000000 3c000000 66666666     gccc.......<ffff
 80064e0:	3c666666 00000000 7c000000 7c666666     fff<.......|fff|
 80064f0:	60606060 00000000 3c000000 66666666     ````.......<ffff
 8006500:	3c666666 0000060c 7c000000 7c666666     fff<.......|fff|
 8006510:	6666666c 00000000 3c000000 18306066     lfff.......<f`0.
 8006520:	3c66060c 00000000 7e000000 18181818     ..f<.......~....
 8006530:	18181818 00000000 66000000 66666666     ...........fffff
 8006540:	3c666666 00000000 66000000 66666666     fff<.......fffff
 8006550:	183c6666 00000000 63000000 6b6b6363     ff<........ccckk
 8006560:	3636366b 00000000 66000000 18183466     k666.......ff4..
 8006570:	6666662c 00000000 66000000 3c666666     ,fff.......ffff<
 8006580:	18181818 00000000 7e000000 180c0606     ...........~....
 8006590:	7e606030 00000000 3c000000 30303030     0``~.......<0000
 80065a0:	30303030 003c3030 60000000 18303060     000000<....``00.
 80065b0:	060c0c18 00000006 3c000000 0c0c0c0c     ...........<....
 80065c0:	0c0c0c0c 003c0c0c 663c1800 00000000     ......<...<f....
	...
 80065e4:	00ff0000 18000000 00001818 00000000     ................
	...
 80065fc:	06063c00 3e66663e 00000000 60000000     .<..>ff>.......`
 800660c:	66667c60 7c666666 00000000 00000000     `|fffff|........
 800661c:	60663c00 3c666060 00000000 06000000     .<f```f<........
 800662c:	66663e06 3e666666 00000000 00000000     .>fffff>........
 800663c:	66663c00 3c60607e 00000000 1e000000     .<ff~``<........
 800664c:	7e303030 30303030 00000000 00000000     000~0000........
 800665c:	66663e00 3e666666 007c0606 60000000     .>fffff>..|....`
 800666c:	66667c60 66666666 00000000 18180000     `|ffffff........
 800667c:	18187800 7e181818 00000000 0c0c0000     .x.....~........
 800668c:	0c0c3c00 0c0c0c0c 00780c0c 60000000     .<........x....`
 800669c:	6c666660 66666c78 00000000 78000000     `fflxlff.......x
 80066ac:	18181818 7e181818 00000000 00000000     .......~........
 80066bc:	6b6b7e00 636b6b6b 00000000 00000000     .~kkkkkc........
 80066cc:	66667c00 66666666 00000000 00000000     .|ffffff........
 80066dc:	66663c00 3c666666 00000000 00000000     .<fffff<........
 80066ec:	66667c00 7c666666 00606060 00000000     .|fffff|```.....
 80066fc:	66663e00 3e666666 00060606 00000000     .>fffff>........
 800670c:	706e6600 60606060 00000000 00000000     .fnp````........
 800671c:	60603e00 7c06063c 00000000 30000000     .>``<..|.......0
 800672c:	30307e30 1e303030 00000000 00000000     0~00000.........
 800673c:	66666600 3e666666 00000000 00000000     .ffffff>........
 800674c:	66666600 183c6666 00000000 00000000     .fffff<.........
 800675c:	6b6b6300 36366b6b 00000000 00000000     .ckkkk66........
 800676c:	3c666600 66663c18 00000000 00000000     .ff<.<ff........
 800677c:	66666600 3c666666 00f0180c 00000000     .ffffff<........
 800678c:	0c067e00 7e603018 00000000 0c000000     .~...0`~........
 800679c:	30181818 18183060 00000c18 18000000     ...0`0..........
 80067ac:	18181818 18181818 00181818 30000000     ...............0
 80067bc:	0c181818 18180c06 00003018 71000000     .........0.....q
 80067cc:	00008edb 00000000 00000000              ............

080067d8 <heapSTRUCT_SIZE>:
 80067d8:	00000010                                ....

080067dc <ucExpectedStackBytes.5767>:
 80067dc:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
 80067ec:	a5a5a5a5                                ....

080067f0 <_init>:
 80067f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067f2:	bf00      	nop
 80067f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067f6:	bc08      	pop	{r3}
 80067f8:	469e      	mov	lr, r3
 80067fa:	4770      	bx	lr

080067fc <_fini>:
 80067fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067fe:	bf00      	nop
 8006800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006802:	bc08      	pop	{r3}
 8006804:	469e      	mov	lr, r3
 8006806:	4770      	bx	lr
