###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Wed Sep 14 17:20:54 2016
#  Design:            DLX
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  1.286
= Slack Time                    3.669
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.669 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.669 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.765 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.765 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    3.805 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    3.805 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    3.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    3.844 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    3.883 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    3.883 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    3.921 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    3.921 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    3.960 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    3.960 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    3.998 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    3.998 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.035 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.035 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.074 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.074 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.111 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.111 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.148 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.148 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.185 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.185 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.223 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.223 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.261 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.261 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.300 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.300 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.337 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.337 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.374 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.374 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.413 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.413 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.451 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.451 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.489 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.489 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.528 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.528 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.568 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.568 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.606 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.606 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.974 |    4.643 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.000 |   0.974 |    4.643 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.036 |   1.010 |    4.679 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.000 |   1.010 |    4.679 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.037 |   1.047 |    4.716 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.000 |   1.047 |    4.716 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1  | 0.037 |   1.083 |    4.752 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1  | 0.000 |   1.083 |    4.752 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | AND2_X1  | 0.038 |   1.121 |    4.790 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U2/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | NAND2_X1 | 0.000 |   1.121 |    4.790 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U2/ZN        |   v   | u_DataPath/u_fetch/inc_pc1/add_33/n1        | NAND2_X1 | 0.016 |   1.137 |    4.806 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U1/B         |   v   | u_DataPath/u_fetch/inc_pc1/add_33/n1        | XNOR2_X1 | 0.000 |   1.137 |    4.806 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U1/ZN        |   v   | u_DataPath/pc_4_i[31]                       | XNOR2_X1 | 0.042 |   1.180 |    4.849 | 
     | u_DataPath/u_fetch/mux_branch1/U47/B1          |   v   | u_DataPath/pc_4_i[31]                       | AOI22_X1 | 0.000 |   1.180 |    4.849 | 
     | u_DataPath/u_fetch/mux_branch1/U47/ZN          |   ^   | u_DataPath/u_fetch/mux_branch1/n42          | AOI22_X1 | 0.043 |   1.223 |    4.892 | 
     | u_DataPath/u_fetch/mux_branch1/U46/A           |   ^   | u_DataPath/u_fetch/mux_branch1/n42          | INV_X1   | 0.000 |   1.223 |    4.892 | 
     | u_DataPath/u_fetch/mux_branch1/U46/ZN          |   v   | u_DataPath/u_fetch/data_mux_branch_i[31]    | INV_X1   | 0.009 |   1.232 |    4.901 | 
     | u_DataPath/u_fetch/mux_jump1/U27/A1            |   v   | u_DataPath/u_fetch/data_mux_branch_i[31]    | AOI22_X1 | 0.000 |   1.232 |    4.901 | 
     | u_DataPath/u_fetch/mux_jump1/U27/ZN            |   ^   | u_DataPath/u_fetch/data_mux_jump_i[31]      | AOI22_X1 | 0.030 |   1.262 |    4.931 | 
     | u_DataPath/u_fetch/pc1/U23/B2                  |   ^   | u_DataPath/u_fetch/data_mux_jump_i[31]      | OAI22_X1 | 0.000 |   1.262 |    4.931 | 
     | u_DataPath/u_fetch/pc1/U23/ZN                  |   v   | u_DataPath/u_fetch/pc1/n100                 | OAI22_X1 | 0.025 |   1.286 |    4.955 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/D |   v   | u_DataPath/u_fetch/pc1/n100                 | DFF_X1   | 0.000 |   1.286 |    4.955 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -3.669 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -3.669 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[30]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[30]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  1.282
= Slack Time                    3.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.680 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.680 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.776 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.776 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    3.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    3.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    3.855 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    3.855 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    3.894 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    3.894 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    3.932 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    3.932 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    3.971 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    3.971 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.009 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.009 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.046 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.046 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.084 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.084 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.121 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.121 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.159 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.159 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.195 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.195 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.234 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.234 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.310 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.310 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.347 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.347 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.385 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.385 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.423 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.423 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.462 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.462 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.500 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.500 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.539 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.539 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.578 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.578 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.616 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.616 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.974 |    4.653 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.000 |   0.974 |    4.653 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.036 |   1.010 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.000 |   1.010 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.037 |   1.047 |    4.726 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.000 |   1.047 |    4.726 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1  | 0.037 |   1.083 |    4.763 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1  | 0.000 |   1.083 |    4.763 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | AND2_X1  | 0.038 |   1.121 |    4.801 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U3/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | XOR2_X1  | 0.000 |   1.121 |    4.801 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U3/Z         |   ^   | u_DataPath/pc_4_i[30]                       | XOR2_X1  | 0.059 |   1.180 |    4.860 | 
     | u_DataPath/u_fetch/mux_branch1/U45/B1          |   ^   | u_DataPath/pc_4_i[30]                       | AOI22_X1 | 0.000 |   1.180 |    4.860 | 
     | u_DataPath/u_fetch/mux_branch1/U45/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n43          | AOI22_X1 | 0.027 |   1.207 |    4.887 | 
     | u_DataPath/u_fetch/mux_branch1/U44/A           |   v   | u_DataPath/u_fetch/mux_branch1/n43          | INV_X1   | 0.000 |   1.207 |    4.887 | 
     | u_DataPath/u_fetch/mux_branch1/U44/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[30]    | INV_X1   | 0.017 |   1.224 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U47/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[30]    | AOI22_X1 | 0.000 |   1.224 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U47/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[30]      | AOI22_X1 | 0.014 |   1.238 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U43/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[30]      | OAI22_X1 | 0.000 |   1.238 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U43/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n99                  | OAI22_X1 | 0.044 |   1.282 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[30]/D |   ^   | u_DataPath/u_fetch/pc1/n99                  | DFF_X1   | 0.000 |   1.282 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -3.680 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[30]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -3.680 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[29]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[29]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  1.243
= Slack Time                    3.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.719 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.719 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.815 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.815 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    3.855 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    3.855 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    3.894 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    3.894 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    3.932 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    3.932 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    3.971 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    3.971 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.010 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.010 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.047 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.047 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.085 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.085 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.123 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.123 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.160 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.160 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.198 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.198 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.234 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.234 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.311 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.311 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.349 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.349 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.386 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.386 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.424 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.424 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.462 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.462 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.500 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.500 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.539 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.539 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.578 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.578 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.617 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.617 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.974 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.000 |   0.974 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.036 |   1.010 |    4.728 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.000 |   1.010 |    4.728 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.037 |   1.046 |    4.765 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.000 |   1.046 |    4.765 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1  | 0.037 |   1.083 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U5/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | XOR2_X1  | 0.000 |   1.083 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U5/Z         |   ^   | u_DataPath/pc_4_i[29]                       | XOR2_X1  | 0.056 |   1.140 |    4.858 | 
     | u_DataPath/u_fetch/mux_branch1/U43/B1          |   ^   | u_DataPath/pc_4_i[29]                       | AOI22_X1 | 0.000 |   1.140 |    4.858 | 
     | u_DataPath/u_fetch/mux_branch1/U43/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n45          | AOI22_X1 | 0.028 |   1.167 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U42/A           |   v   | u_DataPath/u_fetch/mux_branch1/n45          | INV_X1   | 0.000 |   1.167 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U42/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[29]    | INV_X1   | 0.017 |   1.185 |    4.903 | 
     | u_DataPath/u_fetch/mux_jump1/U45/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[29]    | AOI22_X1 | 0.000 |   1.185 |    4.903 | 
     | u_DataPath/u_fetch/mux_jump1/U45/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[29]      | AOI22_X1 | 0.014 |   1.198 |    4.917 | 
     | u_DataPath/u_fetch/pc1/U41/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[29]      | OAI22_X1 | 0.000 |   1.198 |    4.917 | 
     | u_DataPath/u_fetch/pc1/U41/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n98                  | OAI22_X1 | 0.045 |   1.243 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[29]/D |   ^   | u_DataPath/u_fetch/pc1/n98                  | DFF_X1   | 0.000 |   1.243 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -3.718 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[29]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -3.718 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[30]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[30]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  1.230
= Slack Time                    3.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.728 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.728 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.824 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.824 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    3.864 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    3.864 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    3.903 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    3.903 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    3.942 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    3.942 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    3.980 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    3.980 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.019 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.019 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.057 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.057 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.094 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.094 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.133 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.133 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.170 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.170 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.207 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.207 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.244 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.244 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.396 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.396 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.433 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.433 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.472 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.472 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.510 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.510 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.548 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.548 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.587 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.587 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.627 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.627 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.665 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.665 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.974 |    4.702 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.000 |   0.974 |    4.702 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.036 |   1.010 |    4.738 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.000 |   1.010 |    4.738 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.037 |   1.047 |    4.775 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.000 |   1.047 |    4.775 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1  | 0.037 |   1.083 |    4.811 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1  | 0.000 |   1.083 |    4.811 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | AND2_X1  | 0.038 |   1.121 |    4.849 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U3/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | XOR2_X1  | 0.000 |   1.121 |    4.849 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U3/Z         |   ^   | u_DataPath/pc_4_i[30]                       | XOR2_X1  | 0.059 |   1.180 |    4.908 | 
     | u_DataPath/u_ifidreg/U40/A                     |   ^   | u_DataPath/pc_4_i[30]                       | INV_X1   | 0.000 |   1.180 |    4.908 | 
     | u_DataPath/u_ifidreg/U40/ZN                    |   v   | u_DataPath/u_ifidreg/n229                   | INV_X1   | 0.009 |   1.190 |    4.918 | 
     | u_DataPath/u_ifidreg/U39/B2                    |   v   | u_DataPath/u_ifidreg/n229                   | OAI22_X1 | 0.000 |   1.190 |    4.918 | 
     | u_DataPath/u_ifidreg/U39/ZN                    |   ^   | u_DataPath/u_ifidreg/n163                   | OAI22_X1 | 0.040 |   1.230 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[30]/D          |   ^   | u_DataPath/u_ifidreg/n163                   | DFFR_X1  | 0.000 |   1.230 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -3.728 | 
     | u_DataPath/u_ifidreg/new_pc_reg[30]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -3.728 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[31]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[31]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  1.229
= Slack Time                    3.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.729 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.729 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.825 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.825 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    3.865 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    3.865 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    3.904 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    3.904 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    3.943 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    3.943 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    3.981 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    3.981 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.020 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.020 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.058 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.058 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.095 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.095 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.134 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.134 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.171 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.171 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.208 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.208 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.245 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.245 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.283 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.283 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.321 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.321 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.397 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.397 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.434 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.434 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.473 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.473 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.549 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.549 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.588 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.588 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.628 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.628 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.666 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.666 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.974 |    4.702 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.000 |   0.974 |    4.702 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.036 |   1.010 |    4.739 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.000 |   1.010 |    4.739 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.037 |   1.046 |    4.775 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.000 |   1.046 |    4.775 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1  | 0.037 |   1.083 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1  | 0.000 |   1.083 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U56/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | AND2_X1  | 0.038 |   1.121 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U2/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[30] | NAND2_X1 | 0.000 |   1.121 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U2/ZN        |   v   | u_DataPath/u_fetch/inc_pc1/add_33/n1        | NAND2_X1 | 0.016 |   1.137 |    4.866 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U1/B         |   v   | u_DataPath/u_fetch/inc_pc1/add_33/n1        | XNOR2_X1 | 0.000 |   1.137 |    4.866 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U1/ZN        |   ^   | u_DataPath/pc_4_i[31]                       | XNOR2_X1 | 0.041 |   1.179 |    4.908 | 
     | u_DataPath/u_ifidreg/U42/A                     |   ^   | u_DataPath/pc_4_i[31]                       | INV_X1   | 0.000 |   1.179 |    4.908 | 
     | u_DataPath/u_ifidreg/U42/ZN                    |   v   | u_DataPath/u_ifidreg/n228                   | INV_X1   | 0.010 |   1.189 |    4.918 | 
     | u_DataPath/u_ifidreg/U41/B2                    |   v   | u_DataPath/u_ifidreg/n228                   | OAI22_X1 | 0.000 |   1.189 |    4.918 | 
     | u_DataPath/u_ifidreg/U41/ZN                    |   ^   | u_DataPath/u_ifidreg/n164                   | OAI22_X1 | 0.040 |   1.229 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[31]/D          |   ^   | u_DataPath/u_ifidreg/n164                   | DFFR_X1  | 0.000 |   1.229 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -3.729 | 
     | u_DataPath/u_ifidreg/new_pc_reg[31]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -3.729 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[28]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[28]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  1.206
= Slack Time                    3.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.756 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.756 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.852 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.852 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    3.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    3.892 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    3.931 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    3.931 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    3.970 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    3.970 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.008 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.008 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.047 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.047 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.085 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.085 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.122 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.122 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.160 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.160 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.197 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.197 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.235 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.235 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.271 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.271 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.310 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.310 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.348 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.348 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.386 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.386 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.423 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.423 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.461 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.461 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.499 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.499 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.538 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.538 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.576 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.576 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.615 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.615 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.654 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.654 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.974 |    4.729 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.000 |   0.974 |    4.729 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.036 |   1.010 |    4.765 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.000 |   1.010 |    4.765 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.037 |   1.047 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U7/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | XOR2_X1  | 0.000 |   1.047 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U7/Z         |   ^   | u_DataPath/pc_4_i[28]                       | XOR2_X1  | 0.056 |   1.102 |    4.858 | 
     | u_DataPath/u_fetch/mux_branch1/U41/B1          |   ^   | u_DataPath/pc_4_i[28]                       | AOI22_X1 | 0.000 |   1.102 |    4.858 | 
     | u_DataPath/u_fetch/mux_branch1/U41/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n46          | AOI22_X1 | 0.026 |   1.129 |    4.884 | 
     | u_DataPath/u_fetch/mux_branch1/U40/A           |   v   | u_DataPath/u_fetch/mux_branch1/n46          | INV_X1   | 0.000 |   1.129 |    4.884 | 
     | u_DataPath/u_fetch/mux_branch1/U40/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[28]    | INV_X1   | 0.018 |   1.147 |    4.903 | 
     | u_DataPath/u_fetch/mux_jump1/U19/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[28]    | AOI22_X1 | 0.000 |   1.147 |    4.903 | 
     | u_DataPath/u_fetch/mux_jump1/U19/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[28]      | AOI22_X1 | 0.015 |   1.162 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U15/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[28]      | OAI22_X1 | 0.000 |   1.162 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U15/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n97                  | OAI22_X1 | 0.044 |   1.206 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[28]/D |   ^   | u_DataPath/u_fetch/pc1/n97                  | DFF_X1   | 0.000 |   1.206 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -3.756 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[28]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -3.756 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[29]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[29]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  1.189
= Slack Time                    3.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.769 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.769 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.865 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.865 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    3.906 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    3.906 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    3.944 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    3.944 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    3.983 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    3.983 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.021 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.021 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.061 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.061 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.098 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.098 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.135 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.135 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.174 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.174 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.211 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.211 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.248 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.248 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.285 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.285 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.323 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.323 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.361 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.361 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.400 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.400 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.437 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.437 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.475 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.475 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.513 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.513 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.551 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.551 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.589 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.589 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.628 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.628 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.668 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.668 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.706 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.706 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.974 |    4.743 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.000 |   0.974 |    4.743 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.036 |   1.010 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.000 |   1.010 |    4.779 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.037 |   1.047 |    4.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.000 |   1.047 |    4.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U54/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | AND2_X1  | 0.037 |   1.083 |    4.852 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U5/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[29] | XOR2_X1  | 0.000 |   1.083 |    4.852 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U5/Z         |   ^   | u_DataPath/pc_4_i[29]                       | XOR2_X1  | 0.056 |   1.140 |    4.909 | 
     | u_DataPath/u_ifidreg/U38/A                     |   ^   | u_DataPath/pc_4_i[29]                       | INV_X1   | 0.000 |   1.140 |    4.909 | 
     | u_DataPath/u_ifidreg/U38/ZN                    |   v   | u_DataPath/u_ifidreg/n230                   | INV_X1   | 0.009 |   1.149 |    4.918 | 
     | u_DataPath/u_ifidreg/U37/B2                    |   v   | u_DataPath/u_ifidreg/n230                   | OAI22_X1 | 0.000 |   1.149 |    4.918 | 
     | u_DataPath/u_ifidreg/U37/ZN                    |   ^   | u_DataPath/u_ifidreg/n162                   | OAI22_X1 | 0.040 |   1.189 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[29]/D          |   ^   | u_DataPath/u_ifidreg/n162                   | DFFR_X1  | 0.000 |   1.189 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -3.769 | 
     | u_DataPath/u_ifidreg/new_pc_reg[29]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -3.769 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[27]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[27]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  1.169
= Slack Time                    3.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.793 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.793 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.889 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.889 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    3.929 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    3.929 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    3.968 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    3.968 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.007 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.007 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.045 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.045 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.085 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.085 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.122 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.122 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.159 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.159 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.198 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.198 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.235 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.235 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.309 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.309 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.347 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.347 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.385 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.385 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.424 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.424 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.461 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.461 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.498 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.498 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.537 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.537 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.575 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.575 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.613 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.613 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.652 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.652 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.730 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.730 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.973 |    4.767 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.000 |   0.973 |    4.767 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.036 |   1.010 |    4.803 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U9/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | XOR2_X1  | 0.000 |   1.010 |    4.803 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U9/Z         |   ^   | u_DataPath/pc_4_i[27]                       | XOR2_X1  | 0.056 |   1.065 |    4.858 | 
     | u_DataPath/u_fetch/mux_branch1/U39/B1          |   ^   | u_DataPath/pc_4_i[27]                       | AOI22_X1 | 0.000 |   1.065 |    4.858 | 
     | u_DataPath/u_fetch/mux_branch1/U39/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n47          | AOI22_X1 | 0.026 |   1.092 |    4.885 | 
     | u_DataPath/u_fetch/mux_branch1/U38/A           |   v   | u_DataPath/u_fetch/mux_branch1/n47          | INV_X1   | 0.000 |   1.092 |    4.885 | 
     | u_DataPath/u_fetch/mux_branch1/U38/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[27]    | INV_X1   | 0.019 |   1.111 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U17/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[27]    | AOI22_X1 | 0.000 |   1.111 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U17/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[27]      | AOI22_X1 | 0.014 |   1.125 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U13/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[27]      | OAI22_X1 | 0.000 |   1.125 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U13/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n96                  | OAI22_X1 | 0.044 |   1.169 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[27]/D |   ^   | u_DataPath/u_fetch/pc1/n96                  | DFF_X1   | 0.000 |   1.169 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -3.793 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[27]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -3.793 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[28]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[28]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  1.151
= Slack Time                    3.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.806 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.806 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.902 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.902 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    3.943 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    3.943 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    3.982 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    3.982 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.020 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.020 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.059 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.059 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.098 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.098 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.135 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.135 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.172 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.172 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.211 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.211 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.248 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.248 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.285 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.285 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.322 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.322 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.360 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.360 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.399 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.399 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.437 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.437 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.474 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.474 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.512 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.512 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.550 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.550 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.588 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.588 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.627 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.627 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.666 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.666 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.705 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.705 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.743 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.743 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.974 |    4.780 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.000 |   0.974 |    4.780 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.036 |   1.010 |    4.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.000 |   1.010 |    4.816 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U52/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | AND2_X1  | 0.037 |   1.046 |    4.853 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U7/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[28] | XOR2_X1  | 0.000 |   1.046 |    4.853 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U7/Z         |   ^   | u_DataPath/pc_4_i[28]                       | XOR2_X1  | 0.056 |   1.102 |    4.909 | 
     | u_DataPath/u_ifidreg/U24/A                     |   ^   | u_DataPath/pc_4_i[28]                       | INV_X1   | 0.000 |   1.102 |    4.909 | 
     | u_DataPath/u_ifidreg/U24/ZN                    |   v   | u_DataPath/u_ifidreg/n231                   | INV_X1   | 0.009 |   1.111 |    4.918 | 
     | u_DataPath/u_ifidreg/U23/B2                    |   v   | u_DataPath/u_ifidreg/n231                   | OAI22_X1 | 0.000 |   1.111 |    4.918 | 
     | u_DataPath/u_ifidreg/U23/ZN                    |   ^   | u_DataPath/u_ifidreg/n161                   | OAI22_X1 | 0.040 |   1.151 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[28]/D          |   ^   | u_DataPath/u_ifidreg/n161                   | DFFR_X1  | 0.000 |   1.151 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -3.806 | 
     | u_DataPath/u_ifidreg/new_pc_reg[28]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -3.806 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[26]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[26]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  1.132
= Slack Time                    3.830
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.830 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.830 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.926 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.926 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    3.966 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    3.966 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.005 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.005 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.044 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.044 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.082 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.082 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.121 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.121 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.159 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.159 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.196 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.196 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.234 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.234 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.271 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.271 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.309 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.309 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.345 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.345 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.384 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.384 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.422 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.422 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.460 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.460 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.497 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.497 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.535 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.535 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.573 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.573 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.612 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.612 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.650 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.650 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.728 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.728 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.766 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.766 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.974 |    4.803 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U11/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | XOR2_X1  | 0.000 |   0.974 |    4.803 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U11/Z        |   ^   | u_DataPath/pc_4_i[26]                       | XOR2_X1  | 0.056 |   1.029 |    4.859 | 
     | u_DataPath/u_fetch/mux_branch1/U37/B1          |   ^   | u_DataPath/pc_4_i[26]                       | AOI22_X1 | 0.000 |   1.029 |    4.859 | 
     | u_DataPath/u_fetch/mux_branch1/U37/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n48          | AOI22_X1 | 0.027 |   1.057 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U36/A           |   v   | u_DataPath/u_fetch/mux_branch1/n48          | INV_X1   | 0.000 |   1.057 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U36/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[26]    | INV_X1   | 0.018 |   1.075 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U43/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[26]    | AOI22_X1 | 0.000 |   1.075 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U43/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[26]      | AOI22_X1 | 0.014 |   1.088 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U39/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[26]      | OAI22_X1 | 0.000 |   1.088 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U39/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n95                  | OAI22_X1 | 0.044 |   1.132 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[26]/D |   ^   | u_DataPath/u_fetch/pc1/n95                  | DFF_X1   | 0.000 |   1.132 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -3.830 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[26]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -3.830 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[27]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[27]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  1.114
= Slack Time                    3.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.844 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.844 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.940 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.940 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    3.980 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    3.980 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.019 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.019 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.058 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.058 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.096 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.096 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.135 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.135 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.172 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.172 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.210 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.210 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.248 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.248 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.285 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.285 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.323 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.323 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.397 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.397 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.474 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.474 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.549 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.549 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.587 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.587 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.625 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.625 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.664 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.664 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.703 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.703 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.742 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.742 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.780 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.780 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.973 |    4.817 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.000 |   0.973 |    4.817 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U50/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | AND2_X1  | 0.036 |   1.010 |    4.853 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U9/B         |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[27] | XOR2_X1  | 0.000 |   1.010 |    4.853 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U9/Z         |   ^   | u_DataPath/pc_4_i[27]                       | XOR2_X1  | 0.056 |   1.065 |    4.909 | 
     | u_DataPath/u_ifidreg/U22/A                     |   ^   | u_DataPath/pc_4_i[27]                       | INV_X1   | 0.000 |   1.065 |    4.909 | 
     | u_DataPath/u_ifidreg/U22/ZN                    |   v   | u_DataPath/u_ifidreg/n232                   | INV_X1   | 0.009 |   1.075 |    4.918 | 
     | u_DataPath/u_ifidreg/U21/B2                    |   v   | u_DataPath/u_ifidreg/n232                   | OAI22_X1 | 0.000 |   1.075 |    4.918 | 
     | u_DataPath/u_ifidreg/U21/ZN                    |   ^   | u_DataPath/u_ifidreg/n160                   | OAI22_X1 | 0.040 |   1.114 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[27]/D          |   ^   | u_DataPath/u_ifidreg/n160                   | DFFR_X1  | 0.000 |   1.114 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -3.844 | 
     | u_DataPath/u_ifidreg/new_pc_reg[27]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -3.844 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[25]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[25]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  1.094
= Slack Time                    3.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.868 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.868 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.964 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.964 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.004 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.004 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.043 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.043 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.082 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.082 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.120 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.120 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.159 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.159 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.197 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.197 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.234 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.234 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.310 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.310 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.347 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.347 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.384 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.384 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.422 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.422 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.460 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.460 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.498 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.498 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.535 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.535 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.573 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.573 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.612 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.612 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.650 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.650 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.688 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.688 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.727 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.727 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.767 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.767 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.805 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U13/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | XOR2_X1  | 0.000 |   0.937 |    4.805 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U13/Z        |   ^   | u_DataPath/pc_4_i[25]                       | XOR2_X1  | 0.055 |   0.992 |    4.860 | 
     | u_DataPath/u_fetch/mux_branch1/U35/B1          |   ^   | u_DataPath/pc_4_i[25]                       | AOI22_X1 | 0.000 |   0.992 |    4.860 | 
     | u_DataPath/u_fetch/mux_branch1/U35/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n49          | AOI22_X1 | 0.027 |   1.019 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U34/A           |   v   | u_DataPath/u_fetch/mux_branch1/n49          | INV_X1   | 0.000 |   1.019 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U34/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[25]    | INV_X1   | 0.018 |   1.036 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U41/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[25]    | AOI22_X1 | 0.000 |   1.036 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U41/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[25]      | AOI22_X1 | 0.014 |   1.050 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U37/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[25]      | OAI22_X1 | 0.000 |   1.050 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U37/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n94                  | OAI22_X1 | 0.044 |   1.094 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[25]/D |   ^   | u_DataPath/u_fetch/pc1/n94                  | DFF_X1   | 0.000 |   1.094 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -3.868 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[25]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -3.868 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[26]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[26]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  1.080
= Slack Time                    3.878
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.878 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.878 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    3.974 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    3.974 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.014 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.014 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.053 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.053 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.092 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.092 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.130 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.130 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.169 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.169 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.207 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.207 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.244 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.244 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.283 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.283 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.357 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.357 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.394 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.394 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.432 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.432 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.470 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.470 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.509 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.509 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.546 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.546 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.583 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.583 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.622 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.622 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.660 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.660 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.698 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.698 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.737 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.737 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.777 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.777 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.815 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.000 |   0.937 |    4.815 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U48/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | AND2_X1  | 0.037 |   0.974 |    4.852 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U11/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[26] | XOR2_X1  | 0.000 |   0.974 |    4.852 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U11/Z        |   ^   | u_DataPath/pc_4_i[26]                       | XOR2_X1  | 0.056 |   1.029 |    4.907 | 
     | u_DataPath/u_ifidreg/U36/A                     |   ^   | u_DataPath/pc_4_i[26]                       | INV_X1   | 0.000 |   1.029 |    4.907 | 
     | u_DataPath/u_ifidreg/U36/ZN                    |   v   | u_DataPath/u_ifidreg/n233                   | INV_X1   | 0.010 |   1.040 |    4.918 | 
     | u_DataPath/u_ifidreg/U35/B2                    |   v   | u_DataPath/u_ifidreg/n233                   | OAI22_X1 | 0.000 |   1.040 |    4.918 | 
     | u_DataPath/u_ifidreg/U35/ZN                    |   ^   | u_DataPath/u_ifidreg/n159                   | OAI22_X1 | 0.040 |   1.080 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[26]/D          |   ^   | u_DataPath/u_ifidreg/n159                   | DFFR_X1  | 0.000 |   1.080 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -3.878 | 
     | u_DataPath/u_ifidreg/new_pc_reg[26]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -3.878 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[24]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[24]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  1.058
= Slack Time                    3.904
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.904 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.904 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.000 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.000 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.040 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.040 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.079 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.079 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.118 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.118 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.156 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.156 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.195 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.195 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.233 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.233 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.270 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.270 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.308 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.308 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.346 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.346 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.383 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.383 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.420 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.420 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.458 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.458 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.496 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.496 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.534 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.534 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.571 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.571 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.609 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.609 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.648 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.648 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.686 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.686 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.724 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.724 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.763 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.763 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.803 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U15/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | XOR2_X1  | 0.000 |   0.899 |    4.803 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U15/Z        |   ^   | u_DataPath/pc_4_i[24]                       | XOR2_X1  | 0.055 |   0.954 |    4.858 | 
     | u_DataPath/u_fetch/mux_branch1/U33/B1          |   ^   | u_DataPath/pc_4_i[24]                       | AOI22_X1 | 0.000 |   0.954 |    4.858 | 
     | u_DataPath/u_fetch/mux_branch1/U33/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n50          | AOI22_X1 | 0.027 |   0.981 |    4.885 | 
     | u_DataPath/u_fetch/mux_branch1/U32/A           |   v   | u_DataPath/u_fetch/mux_branch1/n50          | INV_X1   | 0.000 |   0.981 |    4.885 | 
     | u_DataPath/u_fetch/mux_branch1/U32/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[24]    | INV_X1   | 0.019 |   1.000 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U15/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[24]    | AOI22_X1 | 0.000 |   1.000 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U15/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[24]      | AOI22_X1 | 0.014 |   1.013 |    4.917 | 
     | u_DataPath/u_fetch/pc1/U11/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[24]      | OAI22_X1 | 0.000 |   1.013 |    4.917 | 
     | u_DataPath/u_fetch/pc1/U11/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n93                  | OAI22_X1 | 0.044 |   1.058 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[24]/D |   ^   | u_DataPath/u_fetch/pc1/n93                  | DFF_X1   | 0.000 |   1.058 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -3.904 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[24]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -3.904 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[25]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[25]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  1.042
= Slack Time                    3.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.916 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.916 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.012 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.012 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.053 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.053 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.092 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.092 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.130 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.130 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.169 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.169 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.208 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.208 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.245 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.245 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.404 |    4.321 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.404 |    4.321 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.358 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.358 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.395 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.395 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.432 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.432 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.470 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.470 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.508 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.508 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.547 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.547 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.667 |    4.584 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.667 |    4.584 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.622 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.622 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.660 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.660 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.698 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.698 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.736 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.736 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.775 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.775 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.815 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.000 |   0.899 |    4.815 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U46/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | AND2_X1  | 0.038 |   0.937 |    4.853 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U13/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[25] | XOR2_X1  | 0.000 |   0.937 |    4.853 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U13/Z        |   ^   | u_DataPath/pc_4_i[25]                       | XOR2_X1  | 0.055 |   0.992 |    4.908 | 
     | u_DataPath/u_ifidreg/U34/A                     |   ^   | u_DataPath/pc_4_i[25]                       | INV_X1   | 0.000 |   0.992 |    4.908 | 
     | u_DataPath/u_ifidreg/U34/ZN                    |   v   | u_DataPath/u_ifidreg/n234                   | INV_X1   | 0.010 |   1.002 |    4.918 | 
     | u_DataPath/u_ifidreg/U33/B2                    |   v   | u_DataPath/u_ifidreg/n234                   | OAI22_X1 | 0.000 |   1.002 |    4.918 | 
     | u_DataPath/u_ifidreg/U33/ZN                    |   ^   | u_DataPath/u_ifidreg/n158                   | OAI22_X1 | 0.040 |   1.042 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[25]/D          |   ^   | u_DataPath/u_ifidreg/n158                   | DFFR_X1  | 0.000 |   1.042 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -3.916 | 
     | u_DataPath/u_ifidreg/new_pc_reg[25]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -3.916 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[23]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[23]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  1.014
= Slack Time                    3.948
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.948 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.948 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.044 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.044 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.084 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.084 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.123 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.123 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.162 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.162 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.200 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.200 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.240 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.240 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.277 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.277 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.314 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.314 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.353 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.353 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.390 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.390 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.427 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.427 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.464 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.464 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.502 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.502 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.540 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.540 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.579 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.579 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.616 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.616 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.653 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.653 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.692 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.730 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.730 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.768 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.768 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.807 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U17/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | XOR2_X1  | 0.000 |   0.859 |    4.807 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U17/Z        |   ^   | u_DataPath/pc_4_i[23]                       | XOR2_X1  | 0.054 |   0.914 |    4.862 | 
     | u_DataPath/u_fetch/mux_branch1/U31/B1          |   ^   | u_DataPath/pc_4_i[23]                       | AOI22_X1 | 0.000 |   0.914 |    4.862 | 
     | u_DataPath/u_fetch/mux_branch1/U31/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n51          | AOI22_X1 | 0.026 |   0.939 |    4.887 | 
     | u_DataPath/u_fetch/mux_branch1/U30/A           |   v   | u_DataPath/u_fetch/mux_branch1/n51          | INV_X1   | 0.000 |   0.939 |    4.887 | 
     | u_DataPath/u_fetch/mux_branch1/U30/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[23]    | INV_X1   | 0.017 |   0.956 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U13/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[23]    | AOI22_X1 | 0.000 |   0.956 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U13/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[23]      | AOI22_X1 | 0.014 |   0.970 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U9/B2                   |   v   | u_DataPath/u_fetch/data_mux_jump_i[23]      | OAI22_X1 | 0.000 |   0.970 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U9/ZN                   |   ^   | u_DataPath/u_fetch/pc1/n92                  | OAI22_X1 | 0.044 |   1.014 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[23]/D |   ^   | u_DataPath/u_fetch/pc1/n92                  | DFF_X1   | 0.000 |   1.014 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -3.948 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[23]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -3.948 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[24]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[24]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  1.004
= Slack Time                    3.954
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.954 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.954 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.050 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.050 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.090 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.090 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.129 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.129 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.168 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.168 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.206 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.206 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.245 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.245 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.358 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.358 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.395 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.395 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.433 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.433 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.469 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.469 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.507 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.507 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.546 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.546 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.584 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.584 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.621 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.621 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.659 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.659 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.697 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.697 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.735 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.735 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.774 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.774 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.813 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.000 |   0.859 |    4.813 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U44/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | AND2_X1  | 0.040 |   0.899 |    4.852 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U15/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[24] | XOR2_X1  | 0.000 |   0.899 |    4.852 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U15/Z        |   ^   | u_DataPath/pc_4_i[24]                       | XOR2_X1  | 0.055 |   0.954 |    4.907 | 
     | u_DataPath/u_ifidreg/U20/A                     |   ^   | u_DataPath/pc_4_i[24]                       | INV_X1   | 0.000 |   0.954 |    4.907 | 
     | u_DataPath/u_ifidreg/U20/ZN                    |   v   | u_DataPath/u_ifidreg/n235                   | INV_X1   | 0.010 |   0.964 |    4.918 | 
     | u_DataPath/u_ifidreg/U19/B2                    |   v   | u_DataPath/u_ifidreg/n235                   | OAI22_X1 | 0.000 |   0.964 |    4.918 | 
     | u_DataPath/u_ifidreg/U19/ZN                    |   ^   | u_DataPath/u_ifidreg/n157                   | OAI22_X1 | 0.040 |   1.004 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[24]/D          |   ^   | u_DataPath/u_ifidreg/n157                   | DFFR_X1  | 0.000 |   1.004 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -3.954 | 
     | u_DataPath/u_ifidreg/new_pc_reg[24]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -3.954 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_DataPath/u_exmemreg/takeBranch_out_reg/CK 
Endpoint:   u_DataPath/u_exmemreg/takeBranch_out_reg/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_idexreg/cw_to_ex_reg[1]/Q     (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   5.000
= Required Time                 4.968
- Arrival Time                  1.006
= Slack Time                    3.963
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                         |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                     |           |       |   0.000 |    3.963 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[1]/CK    |   ^   | clk                                     | DFF_X1    | 0.000 |   0.000 |    3.963 | 
     | u_DataPath/u_idexreg/cw_to_ex_reg[1]/Q     |   ^   | u_DataPath/cw_to_ex_i[1]                | DFF_X1    | 0.094 |   0.094 |    4.056 | 
     | u_DataPath/u_execute/EXALU/U512/A          |   ^   | u_DataPath/cw_to_ex_i[1]                | INV_X1    | 0.000 |   0.094 |    4.056 | 
     | u_DataPath/u_execute/EXALU/U512/ZN         |   v   | u_DataPath/u_execute/EXALU/n825         | INV_X1    | 0.010 |   0.104 |    4.067 | 
     | u_DataPath/u_execute/EXALU/U485/A2         |   v   | u_DataPath/u_execute/EXALU/n825         | AND2_X1   | 0.000 |   0.104 |    4.067 | 
     | u_DataPath/u_execute/EXALU/U485/ZN         |   v   | u_DataPath/u_execute/EXALU/n795         | AND2_X1   | 0.041 |   0.145 |    4.107 | 
     | u_DataPath/u_execute/EXALU/U230/A1         |   v   | u_DataPath/u_execute/EXALU/n795         | NAND2_X2  | 0.001 |   0.145 |    4.108 | 
     | u_DataPath/u_execute/EXALU/U230/ZN         |   ^   | u_DataPath/u_execute/EXALU/n190         | NAND2_X2  | 0.076 |   0.221 |    4.184 | 
     | u_DataPath/u_execute/EXALU/U89/A           |   ^   | u_DataPath/u_execute/EXALU/n190         | INV_X1    | 0.001 |   0.223 |    4.185 | 
     | u_DataPath/u_execute/EXALU/U89/ZN          |   v   | u_DataPath/u_execute/EXALU/n887         | INV_X1    | 0.045 |   0.268 |    4.231 | 
     | u_DataPath/u_execute/EXALU/U143/A          |   v   | u_DataPath/u_execute/EXALU/n887         | AOI21_X1  | 0.000 |   0.269 |    4.231 | 
     | u_DataPath/u_execute/EXALU/U143/ZN         |   ^   | u_DataPath/u_execute/EXALU/n188         | AOI21_X1  | 0.119 |   0.388 |    4.350 | 
     | u_DataPath/u_execute/EXALU/FE_OFC8_n188/A  |   ^   | u_DataPath/u_execute/EXALU/n188         | CLKBUF_X1 | 0.000 |   0.388 |    4.350 | 
     | u_DataPath/u_execute/EXALU/FE_OFC8_n188/Z  |   ^   | u_DataPath/u_execute/EXALU/FE_OFN8_n188 | CLKBUF_X1 | 0.143 |   0.531 |    4.494 | 
     | u_DataPath/u_execute/EXALU/U488/A          |   ^   | u_DataPath/u_execute/EXALU/FE_OFN8_n188 | OAI21_X1  | 0.007 |   0.538 |    4.500 | 
     | u_DataPath/u_execute/EXALU/U488/ZN         |   v   | u_DataPath/u_execute/EXALU/n714         | OAI21_X1  | 0.030 |   0.568 |    4.530 | 
     | u_DataPath/u_execute/EXALU/U382/A          |   v   | u_DataPath/u_execute/EXALU/n714         | INV_X1    | 0.000 |   0.568 |    4.530 | 
     | u_DataPath/u_execute/EXALU/U382/ZN         |   ^   | u_DataPath/u_execute/EXALU/n710         | INV_X1    | 0.018 |   0.586 |    4.549 | 
     | u_DataPath/u_execute/EXALU/U381/B1         |   ^   | u_DataPath/u_execute/EXALU/n710         | OAI221_X1 | 0.000 |   0.586 |    4.549 | 
     | u_DataPath/u_execute/EXALU/U381/ZN         |   v   | u_DataPath/u_execute/EXALU/n709         | OAI221_X1 | 0.028 |   0.614 |    4.577 | 
     | u_DataPath/u_execute/EXALU/U379/A          |   v   | u_DataPath/u_execute/EXALU/n709         | AOI221_X1 | 0.000 |   0.614 |    4.577 | 
     | u_DataPath/u_execute/EXALU/U379/ZN         |   ^   | u_DataPath/u_execute/EXALU/n707         | AOI221_X1 | 0.075 |   0.689 |    4.652 | 
     | u_DataPath/u_execute/EXALU/U201/A4         |   ^   | u_DataPath/u_execute/EXALU/n707         | NAND4_X1  | 0.000 |   0.689 |    4.652 | 
     | u_DataPath/u_execute/EXALU/U201/ZN         |   v   | u_DataPath/u_execute/res_outALU_i[13]   | NAND4_X1  | 0.036 |   0.725 |    4.688 | 
     | u_DataPath/u_execute/EXALU/U51/A4          |   v   | u_DataPath/u_execute/res_outALU_i[13]   | NOR4_X1   | 0.000 |   0.725 |    4.688 | 
     | u_DataPath/u_execute/EXALU/U51/ZN          |   ^   | u_DataPath/u_execute/EXALU/n167         | NOR4_X1   | 0.095 |   0.820 |    4.783 | 
     | u_DataPath/u_execute/EXALU/U536/A2         |   ^   | u_DataPath/u_execute/EXALU/n167         | NAND4_X1  | 0.000 |   0.820 |    4.783 | 
     | u_DataPath/u_execute/EXALU/U536/ZN         |   v   | u_DataPath/u_execute/EXALU/n165         | NAND4_X1  | 0.052 |   0.872 |    4.835 | 
     | u_DataPath/u_execute/EXALU/U535/A2         |   v   | u_DataPath/u_execute/EXALU/n165         | NOR2_X1   | 0.000 |   0.872 |    4.835 | 
     | u_DataPath/u_execute/EXALU/U535/ZN         |   ^   | u_DataPath/u_execute/zero_i             | NOR2_X1   | 0.054 |   0.926 |    4.889 | 
     | u_DataPath/u_execute/branch_circuit/U1/A   |   ^   | u_DataPath/u_execute/zero_i             | XOR2_X1   | 0.000 |   0.926 |    4.889 | 
     | u_DataPath/u_execute/branch_circuit/U1/Z   |   ^   | u_DataPath/branchTaken_i                | XOR2_X1   | 0.048 |   0.974 |    4.936 | 
     | u_DataPath/u_exmemreg/U18/A1               |   ^   | u_DataPath/branchTaken_i                | AND2_X1   | 0.000 |   0.974 |    4.936 | 
     | u_DataPath/u_exmemreg/U18/ZN               |   ^   | u_DataPath/u_exmemreg/N78               | AND2_X1   | 0.032 |   1.006 |    4.968 | 
     | u_DataPath/u_exmemreg/takeBranch_out_reg/D |   ^   | u_DataPath/u_exmemreg/N78               | DFF_X1    | 0.000 |   1.006 |    4.968 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                             |       |       |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                         |   ^   | clk   |        |       |   0.000 |   -3.963 | 
     | u_DataPath/u_exmemreg/takeBranch_out_reg/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -3.963 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[22]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[22]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  0.978
= Slack Time                    3.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.984 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.984 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.080 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.080 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.120 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.120 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.159 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.159 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.198 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.198 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.236 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.236 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.276 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.276 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.313 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.313 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.350 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.350 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.404 |    4.389 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.404 |    4.389 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.426 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.426 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.463 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.463 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.500 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.500 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.538 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.538 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.576 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.576 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.615 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.615 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.667 |    4.652 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.667 |    4.652 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.728 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.728 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.766 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.766 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.804 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U19/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | XOR2_X1  | 0.000 |   0.820 |    4.804 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U19/Z        |   ^   | u_DataPath/pc_4_i[22]                       | XOR2_X1  | 0.055 |   0.875 |    4.859 | 
     | u_DataPath/u_fetch/mux_branch1/U29/B1          |   ^   | u_DataPath/pc_4_i[22]                       | AOI22_X1 | 0.000 |   0.875 |    4.859 | 
     | u_DataPath/u_fetch/mux_branch1/U29/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n52          | AOI22_X1 | 0.026 |   0.901 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U28/A           |   v   | u_DataPath/u_fetch/mux_branch1/n52          | INV_X1   | 0.000 |   0.901 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U28/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[22]    | INV_X1   | 0.018 |   0.919 |    4.903 | 
     | u_DataPath/u_fetch/mux_jump1/U39/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[22]    | AOI22_X1 | 0.000 |   0.919 |    4.903 | 
     | u_DataPath/u_fetch/mux_jump1/U39/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[22]      | AOI22_X1 | 0.014 |   0.933 |    4.917 | 
     | u_DataPath/u_fetch/pc1/U35/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[22]      | OAI22_X1 | 0.000 |   0.933 |    4.917 | 
     | u_DataPath/u_fetch/pc1/U35/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n91                  | OAI22_X1 | 0.045 |   0.978 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[22]/D |   ^   | u_DataPath/u_fetch/pc1/n91                  | DFF_X1   | 0.000 |   0.978 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -3.984 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[22]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -3.984 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[23]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[23]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.964
= Slack Time                    3.994
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    3.994 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    3.994 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.090 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.090 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.131 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.131 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.169 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.169 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.208 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.208 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.246 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.246 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.286 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.286 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.323 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.323 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.360 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.360 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.399 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.399 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.473 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.473 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.510 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.510 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.548 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.548 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.586 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.586 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.625 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.625 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.662 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.662 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.738 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.738 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.776 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.776 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.814 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.000 |   0.820 |    4.814 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U42/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | AND2_X1  | 0.039 |   0.859 |    4.853 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U17/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[23] | XOR2_X1  | 0.000 |   0.859 |    4.853 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U17/Z        |   ^   | u_DataPath/pc_4_i[23]                       | XOR2_X1  | 0.054 |   0.914 |    4.908 | 
     | u_DataPath/u_ifidreg/U18/A                     |   ^   | u_DataPath/pc_4_i[23]                       | INV_X1   | 0.000 |   0.914 |    4.908 | 
     | u_DataPath/u_ifidreg/U18/ZN                    |   v   | u_DataPath/u_ifidreg/n236                   | INV_X1   | 0.009 |   0.923 |    4.917 | 
     | u_DataPath/u_ifidreg/U17/B2                    |   v   | u_DataPath/u_ifidreg/n236                   | OAI22_X1 | 0.000 |   0.923 |    4.917 | 
     | u_DataPath/u_ifidreg/U17/ZN                    |   ^   | u_DataPath/u_ifidreg/n156                   | OAI22_X1 | 0.041 |   0.964 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[23]/D          |   ^   | u_DataPath/u_ifidreg/n156                   | DFFR_X1  | 0.000 |   0.964 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -3.994 | 
     | u_DataPath/u_ifidreg/new_pc_reg[23]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -3.994 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[21]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[21]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  0.941
= Slack Time                    4.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    4.021 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    4.021 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.117 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.117 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.157 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.157 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.196 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.196 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.235 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.235 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.273 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.273 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.312 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.312 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.349 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.349 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.387 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.387 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.425 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.425 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.462 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.462 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.500 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.500 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.536 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.536 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.575 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.575 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.613 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.613 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.651 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.651 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.688 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.688 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.726 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.726 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.764 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.764 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.803 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U21/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | XOR2_X1  | 0.000 |   0.782 |    4.803 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U21/Z        |   ^   | u_DataPath/pc_4_i[21]                       | XOR2_X1  | 0.057 |   0.839 |    4.859 | 
     | u_DataPath/u_fetch/mux_branch1/U27/B1          |   ^   | u_DataPath/pc_4_i[21]                       | AOI22_X1 | 0.000 |   0.839 |    4.859 | 
     | u_DataPath/u_fetch/mux_branch1/U27/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n53          | AOI22_X1 | 0.027 |   0.866 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U26/A           |   v   | u_DataPath/u_fetch/mux_branch1/n53          | INV_X1   | 0.000 |   0.866 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U26/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[21]    | INV_X1   | 0.017 |   0.883 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U37/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[21]    | AOI22_X1 | 0.000 |   0.883 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U37/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[21]      | AOI22_X1 | 0.014 |   0.897 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U33/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[21]      | OAI22_X1 | 0.000 |   0.897 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U33/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n90                  | OAI22_X1 | 0.044 |   0.941 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[21]/D |   ^   | u_DataPath/u_fetch/pc1/n90                  | DFF_X1   | 0.000 |   0.941 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -4.021 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[21]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.021 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[22]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[22]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.926
= Slack Time                    4.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    4.032 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    4.032 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.128 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.128 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.168 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.168 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.207 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.207 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.246 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.246 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.284 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.284 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.324 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.324 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.361 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.361 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.398 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.398 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.437 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.437 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.474 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.474 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.548 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.548 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.586 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.586 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.624 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.624 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.663 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.663 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.700 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.700 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.737 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.737 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.776 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.776 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.814 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.000 |   0.782 |    4.814 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U40/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | AND2_X1  | 0.038 |   0.820 |    4.852 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U19/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[22] | XOR2_X1  | 0.000 |   0.820 |    4.852 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U19/Z        |   ^   | u_DataPath/pc_4_i[22]                       | XOR2_X1  | 0.055 |   0.875 |    4.907 | 
     | u_DataPath/u_ifidreg/U32/A                     |   ^   | u_DataPath/pc_4_i[22]                       | INV_X1   | 0.000 |   0.875 |    4.907 | 
     | u_DataPath/u_ifidreg/U32/ZN                    |   v   | u_DataPath/u_ifidreg/n237                   | INV_X1   | 0.010 |   0.885 |    4.917 | 
     | u_DataPath/u_ifidreg/U31/B2                    |   v   | u_DataPath/u_ifidreg/n237                   | OAI22_X1 | 0.000 |   0.885 |    4.917 | 
     | u_DataPath/u_ifidreg/U31/ZN                    |   ^   | u_DataPath/u_ifidreg/n155                   | OAI22_X1 | 0.040 |   0.926 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[22]/D          |   ^   | u_DataPath/u_ifidreg/n155                   | DFFR_X1  | 0.000 |   0.926 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.032 | 
     | u_DataPath/u_ifidreg/new_pc_reg[22]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.032 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[20]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[20]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  0.903
= Slack Time                    4.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    4.058 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    4.058 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.154 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.154 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.195 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.195 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.234 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.234 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.311 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.311 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.350 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.350 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.387 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.387 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.424 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.424 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.404 |    4.463 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.404 |    4.463 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.500 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.500 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.537 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.537 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.574 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.574 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.612 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.612 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.651 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.651 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.667 |    4.726 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.667 |    4.726 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.764 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.764 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U23/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | XOR2_X1  | 0.000 |   0.744 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U23/Z        |   ^   | u_DataPath/pc_4_i[20]                       | XOR2_X1  | 0.057 |   0.801 |    4.859 | 
     | u_DataPath/u_fetch/mux_branch1/U25/B1          |   ^   | u_DataPath/pc_4_i[20]                       | AOI22_X1 | 0.000 |   0.801 |    4.859 | 
     | u_DataPath/u_fetch/mux_branch1/U25/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n54          | AOI22_X1 | 0.027 |   0.828 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U24/A           |   v   | u_DataPath/u_fetch/mux_branch1/n54          | INV_X1   | 0.000 |   0.828 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U24/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[20]    | INV_X1   | 0.017 |   0.845 |    4.903 | 
     | u_DataPath/u_fetch/mux_jump1/U35/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[20]    | AOI22_X1 | 0.000 |   0.845 |    4.903 | 
     | u_DataPath/u_fetch/mux_jump1/U35/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[20]      | AOI22_X1 | 0.014 |   0.859 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U31/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[20]      | OAI22_X1 | 0.000 |   0.859 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U31/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n89                  | OAI22_X1 | 0.044 |   0.903 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[20]/D |   ^   | u_DataPath/u_fetch/pc1/n89                  | DFF_X1   | 0.000 |   0.903 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -4.058 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[20]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.058 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[21]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[21]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.889
= Slack Time                    4.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    4.068 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    4.068 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.164 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.164 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.205 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.205 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.244 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.244 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.321 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.321 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.360 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.360 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.397 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.397 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.434 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.434 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.473 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.473 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.510 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.510 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.547 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.547 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.584 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.584 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.622 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.622 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.661 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.661 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.736 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.736 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.774 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.774 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.000 |   0.744 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U38/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | AND2_X1  | 0.038 |   0.782 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U21/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[21] | XOR2_X1  | 0.000 |   0.782 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U21/Z        |   ^   | u_DataPath/pc_4_i[21]                       | XOR2_X1  | 0.057 |   0.839 |    4.907 | 
     | u_DataPath/u_ifidreg/U30/A                     |   ^   | u_DataPath/pc_4_i[21]                       | INV_X1   | 0.000 |   0.839 |    4.907 | 
     | u_DataPath/u_ifidreg/U30/ZN                    |   v   | u_DataPath/u_ifidreg/n238                   | INV_X1   | 0.009 |   0.848 |    4.916 | 
     | u_DataPath/u_ifidreg/U29/B2                    |   v   | u_DataPath/u_ifidreg/n238                   | OAI22_X1 | 0.000 |   0.848 |    4.916 | 
     | u_DataPath/u_ifidreg/U29/ZN                    |   ^   | u_DataPath/u_ifidreg/n154                   | OAI22_X1 | 0.041 |   0.889 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[21]/D          |   ^   | u_DataPath/u_ifidreg/n154                   | DFFR_X1  | 0.000 |   0.889 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.068 | 
     | u_DataPath/u_ifidreg/new_pc_reg[21]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.068 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[19]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[19]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  0.865
= Slack Time                    4.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    4.097 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    4.097 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.193 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.193 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.233 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.233 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.272 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.311 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.311 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.349 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.349 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.388 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.388 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.425 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.425 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.463 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.463 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.501 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.501 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.538 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.538 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.576 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.576 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.612 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.612 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.651 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.651 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.727 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.631 |    4.727 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.764 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.764 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U25/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | XOR2_X1  | 0.000 |   0.705 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U25/Z        |   ^   | u_DataPath/pc_4_i[19]                       | XOR2_X1  | 0.058 |   0.763 |    4.860 | 
     | u_DataPath/u_fetch/mux_branch1/U23/B1          |   ^   | u_DataPath/pc_4_i[19]                       | AOI22_X1 | 0.000 |   0.763 |    4.860 | 
     | u_DataPath/u_fetch/mux_branch1/U23/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n56          | AOI22_X1 | 0.027 |   0.790 |    4.887 | 
     | u_DataPath/u_fetch/mux_branch1/U22/A           |   v   | u_DataPath/u_fetch/mux_branch1/n56          | INV_X1   | 0.000 |   0.790 |    4.887 | 
     | u_DataPath/u_fetch/mux_branch1/U22/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[19]    | INV_X1   | 0.017 |   0.808 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U25/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[19]    | AOI22_X1 | 0.000 |   0.808 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U25/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[19]      | AOI22_X1 | 0.014 |   0.821 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U21/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[19]      | OAI22_X1 | 0.000 |   0.821 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U21/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n88                  | OAI22_X1 | 0.044 |   0.865 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[19]/D |   ^   | u_DataPath/u_fetch/pc1/n88                  | DFF_X1   | 0.000 |   0.865 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -4.097 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[19]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.097 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[20]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[20]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.851
= Slack Time                    4.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    4.107 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    4.107 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.203 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.203 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.243 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.243 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.282 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.321 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.321 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.398 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.398 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.473 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.473 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.548 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.548 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.586 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.586 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.622 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.622 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.661 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.661 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.737 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.737 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.774 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.774 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.000 |   0.705 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U36/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | AND2_X1  | 0.038 |   0.744 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U23/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[20] | XOR2_X1  | 0.000 |   0.744 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U23/Z        |   ^   | u_DataPath/pc_4_i[20]                       | XOR2_X1  | 0.057 |   0.801 |    4.908 | 
     | u_DataPath/u_ifidreg/U16/A                     |   ^   | u_DataPath/pc_4_i[20]                       | INV_X1   | 0.000 |   0.801 |    4.908 | 
     | u_DataPath/u_ifidreg/U16/ZN                    |   v   | u_DataPath/u_ifidreg/n239                   | INV_X1   | 0.009 |   0.810 |    4.917 | 
     | u_DataPath/u_ifidreg/U15/B2                    |   v   | u_DataPath/u_ifidreg/n239                   | OAI22_X1 | 0.000 |   0.810 |    4.917 | 
     | u_DataPath/u_ifidreg/U15/ZN                    |   ^   | u_DataPath/u_ifidreg/n153                   | OAI22_X1 | 0.041 |   0.851 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[20]/D          |   ^   | u_DataPath/u_ifidreg/n153                   | DFFR_X1  | 0.000 |   0.851 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.107 | 
     | u_DataPath/u_ifidreg/new_pc_reg[20]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.107 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[18]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[18]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  0.823
= Slack Time                    4.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    4.139 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    4.139 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.235 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.235 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.275 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.275 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.314 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.314 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.353 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.353 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.391 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.391 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.430 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.430 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.468 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.468 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.505 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.505 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.404 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.404 |    4.543 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.581 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.581 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.618 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.618 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.655 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.693 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.693 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.731 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.731 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.769 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.769 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.667 |    4.806 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U27/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | XOR2_X1  | 0.000 |   0.667 |    4.806 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U27/Z        |   ^   | u_DataPath/pc_4_i[18]                       | XOR2_X1  | 0.054 |   0.722 |    4.861 | 
     | u_DataPath/u_fetch/mux_branch1/U21/B1          |   ^   | u_DataPath/pc_4_i[18]                       | AOI22_X1 | 0.000 |   0.722 |    4.861 | 
     | u_DataPath/u_fetch/mux_branch1/U21/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n57          | AOI22_X1 | 0.026 |   0.747 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U20/A           |   v   | u_DataPath/u_fetch/mux_branch1/n57          | INV_X1   | 0.000 |   0.747 |    4.886 | 
     | u_DataPath/u_fetch/mux_branch1/U20/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[18]    | INV_X1   | 0.017 |   0.765 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U33/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[18]    | AOI22_X1 | 0.000 |   0.765 |    4.904 | 
     | u_DataPath/u_fetch/mux_jump1/U33/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[18]      | AOI22_X1 | 0.014 |   0.779 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U29/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[18]      | OAI22_X1 | 0.000 |   0.779 |    4.918 | 
     | u_DataPath/u_fetch/pc1/U29/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n87                  | OAI22_X1 | 0.044 |   0.823 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[18]/D |   ^   | u_DataPath/u_fetch/pc1/n87                  | DFF_X1   | 0.000 |   0.823 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -4.139 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[18]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.139 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[19]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[19]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   5.000
= Required Time                 4.958
- Arrival Time                  0.813
= Slack Time                    4.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    4.145 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    4.145 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.241 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.241 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.281 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.281 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.397 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.397 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.474 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.474 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.511 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.549 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.549 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.587 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.587 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.624 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.624 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.661 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.661 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.737 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.737 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.775 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.775 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.000 |   0.668 |    4.812 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U34/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | AND2_X1  | 0.038 |   0.705 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U25/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[19] | XOR2_X1  | 0.000 |   0.705 |    4.850 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U25/Z        |   ^   | u_DataPath/pc_4_i[19]                       | XOR2_X1  | 0.058 |   0.763 |    4.908 | 
     | u_DataPath/u_ifidreg/U28/A                     |   ^   | u_DataPath/pc_4_i[19]                       | INV_X1   | 0.000 |   0.763 |    4.908 | 
     | u_DataPath/u_ifidreg/U28/ZN                    |   v   | u_DataPath/u_ifidreg/n240                   | INV_X1   | 0.009 |   0.772 |    4.917 | 
     | u_DataPath/u_ifidreg/U27/B2                    |   v   | u_DataPath/u_ifidreg/n240                   | OAI22_X1 | 0.000 |   0.772 |    4.917 | 
     | u_DataPath/u_ifidreg/U27/ZN                    |   ^   | u_DataPath/u_ifidreg/n152                   | OAI22_X1 | 0.040 |   0.813 |    4.958 | 
     | u_DataPath/u_ifidreg/new_pc_reg[19]/D          |   ^   | u_DataPath/u_ifidreg/n152                   | DFFR_X1  | 0.000 |   0.813 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.145 | 
     | u_DataPath/u_ifidreg/new_pc_reg[19]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.145 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[17]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[17]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  0.789
= Slack Time                    4.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    4.173 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    4.173 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.269 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.269 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.309 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.309 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.348 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.348 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.387 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.387 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.425 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.425 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.464 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.464 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.502 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.502 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.539 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.539 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.577 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.577 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.615 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.615 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.652 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.652 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.727 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.727 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.765 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.765 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.631 |    4.803 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U29/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | XOR2_X1  | 0.000 |   0.631 |    4.803 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U29/Z        |   ^   | u_DataPath/pc_4_i[17]                       | XOR2_X1  | 0.055 |   0.685 |    4.858 | 
     | u_DataPath/u_fetch/mux_branch1/U19/B1          |   ^   | u_DataPath/pc_4_i[17]                       | AOI22_X1 | 0.000 |   0.685 |    4.858 | 
     | u_DataPath/u_fetch/mux_branch1/U19/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n58          | AOI22_X1 | 0.026 |   0.711 |    4.884 | 
     | u_DataPath/u_fetch/mux_branch1/U18/A           |   v   | u_DataPath/u_fetch/mux_branch1/n58          | INV_X1   | 0.000 |   0.711 |    4.884 | 
     | u_DataPath/u_fetch/mux_branch1/U18/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[17]    | INV_X1   | 0.018 |   0.729 |    4.902 | 
     | u_DataPath/u_fetch/mux_jump1/U31/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[17]    | AOI22_X1 | 0.000 |   0.729 |    4.902 | 
     | u_DataPath/u_fetch/mux_jump1/U31/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[17]      | AOI22_X1 | 0.014 |   0.743 |    4.916 | 
     | u_DataPath/u_fetch/pc1/U27/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[17]      | OAI22_X1 | 0.000 |   0.743 |    4.916 | 
     | u_DataPath/u_fetch/pc1/U27/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n86                  | OAI22_X1 | 0.046 |   0.789 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[17]/D |   ^   | u_DataPath/u_fetch/pc1/n86                  | DFF_X1   | 0.000 |   0.789 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -4.173 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[17]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.173 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[18]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[18]/D         (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   5.000
= Required Time                 4.957
- Arrival Time                  0.774
= Slack Time                    4.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    4.184 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    4.184 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.280 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.280 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.320 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.359 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.398 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.398 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.436 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.475 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.475 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.513 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.513 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.550 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.550 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.588 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.588 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.625 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.625 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.663 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.663 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.699 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.738 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.738 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.776 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.000 |   0.592 |    4.776 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U30/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.038 |   0.630 |    4.814 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[17] | AND2_X1  | 0.000 |   0.630 |    4.814 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U32/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | AND2_X1  | 0.037 |   0.668 |    4.851 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U27/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[18] | XOR2_X1  | 0.000 |   0.668 |    4.851 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U27/Z        |   ^   | u_DataPath/pc_4_i[18]                       | XOR2_X1  | 0.054 |   0.722 |    4.905 | 
     | u_DataPath/u_ifidreg/U26/A                     |   ^   | u_DataPath/pc_4_i[18]                       | INV_X1   | 0.000 |   0.722 |    4.905 | 
     | u_DataPath/u_ifidreg/U26/ZN                    |   v   | u_DataPath/u_ifidreg/n241                   | INV_X1   | 0.010 |   0.732 |    4.916 | 
     | u_DataPath/u_ifidreg/U25/B2                    |   v   | u_DataPath/u_ifidreg/n241                   | OAI22_X1 | 0.000 |   0.732 |    4.916 | 
     | u_DataPath/u_ifidreg/U25/ZN                    |   ^   | u_DataPath/u_ifidreg/n151                   | OAI22_X1 | 0.042 |   0.774 |    4.957 | 
     | u_DataPath/u_ifidreg/new_pc_reg[18]/D          |   ^   | u_DataPath/u_ifidreg/n151                   | DFFR_X1  | 0.000 |   0.774 |    4.957 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.184 | 
     | u_DataPath/u_ifidreg/new_pc_reg[18]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.184 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[2]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[2]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.748
= Slack Time                    4.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.207 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.207 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.314 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.314 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.356 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.356 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.379 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.379 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.471 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.471 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.498 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.498 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.546 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.546 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.570 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.570 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.643 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.654 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.770 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.770 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.897 | 
     | u_DataPath/u_ifidreg/U47/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.029 |   0.719 |    4.926 | 
     | u_DataPath/u_ifidreg/U47/ZN                        |   v   | u_DataPath/u_ifidreg/n135           | OAI22_X1  | 0.029 |   0.748 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[2]/D               |   v   | u_DataPath/u_ifidreg/n135           | DFFR_X1   | 0.000 |   0.748 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.207 | 
     | u_DataPath/u_ifidreg/new_pc_reg[2]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.207 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[3]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[3]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.747
= Slack Time                    4.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.207 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.207 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.356 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.356 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.471 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.471 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.498 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.498 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.547 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.547 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.571 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.571 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.644 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.655 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.770 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.771 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.898 | 
     | u_DataPath/u_ifidreg/U49/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.029 |   0.719 |    4.926 | 
     | u_DataPath/u_ifidreg/U49/ZN                        |   v   | u_DataPath/u_ifidreg/n136           | OAI22_X1  | 0.028 |   0.747 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[3]/D               |   v   | u_DataPath/u_ifidreg/n136           | DFFR_X1   | 0.000 |   0.747 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.207 | 
     | u_DataPath/u_ifidreg/new_pc_reg[3]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.207 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[9]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[9]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   5.000
= Required Time                 4.954
- Arrival Time                  0.747
= Slack Time                    4.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.207 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.207 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.357 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.357 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.498 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.498 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.547 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.547 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.571 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.571 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.644 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.655 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.771 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.771 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.898 | 
     | u_DataPath/u_ifidreg/U127/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.027 |   0.717 |    4.924 | 
     | u_DataPath/u_ifidreg/U127/ZN                       |   v   | u_DataPath/u_ifidreg/n142           | OAI22_X1  | 0.030 |   0.747 |    4.954 | 
     | u_DataPath/u_ifidreg/new_pc_reg[9]/D               |   v   | u_DataPath/u_ifidreg/n142           | DFFR_X1   | 0.000 |   0.747 |    4.954 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.207 | 
     | u_DataPath/u_ifidreg/new_pc_reg[9]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.207 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[17]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[17]/D             (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.747
= Slack Time                    4.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.208 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.208 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.357 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.357 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.499 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.499 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.548 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.548 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.571 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.572 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.644 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.655 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.771 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.771 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.898 | 
     | u_DataPath/u_ifidreg/U143/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.027 |   0.717 |    4.925 | 
     | u_DataPath/u_ifidreg/U143/ZN                       |   v   | u_DataPath/u_ifidreg/n150           | OAI22_X1  | 0.029 |   0.747 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[17]/D              |   v   | u_DataPath/u_ifidreg/n150           | DFFR_X1   | 0.000 |   0.747 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.208 | 
     | u_DataPath/u_ifidreg/new_pc_reg[17]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.208 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[5]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[5]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.747
= Slack Time                    4.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.208 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.208 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.357 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.357 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.499 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.499 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.548 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.548 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.571 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.572 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.644 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.655 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.771 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.771 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.898 | 
     | u_DataPath/u_ifidreg/U53/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.027 |   0.717 |    4.925 | 
     | u_DataPath/u_ifidreg/U53/ZN                        |   v   | u_DataPath/u_ifidreg/n138           | OAI22_X1  | 0.029 |   0.747 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[5]/D               |   v   | u_DataPath/u_ifidreg/n138           | DFFR_X1   | 0.000 |   0.747 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.208 | 
     | u_DataPath/u_ifidreg/new_pc_reg[5]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.208 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[4]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[4]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.746
= Slack Time                    4.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.208 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.208 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.357 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.357 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.499 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.499 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.548 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.548 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.571 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.572 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.645 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.656 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.771 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.772 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.898 | 
     | u_DataPath/u_ifidreg/U51/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.027 |   0.717 |    4.926 | 
     | u_DataPath/u_ifidreg/U51/ZN                        |   v   | u_DataPath/u_ifidreg/n137           | OAI22_X1  | 0.029 |   0.746 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[4]/D               |   v   | u_DataPath/u_ifidreg/n137           | DFFR_X1   | 0.000 |   0.746 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.208 | 
     | u_DataPath/u_ifidreg/new_pc_reg[4]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.208 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[10]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[10]/D             (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.746
= Slack Time                    4.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.208 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.208 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.315 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.357 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.357 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.380 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.499 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.499 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.548 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.548 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.572 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.572 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.645 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.656 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.771 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.772 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.898 | 
     | u_DataPath/u_ifidreg/U129/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.027 |   0.718 |    4.926 | 
     | u_DataPath/u_ifidreg/U129/ZN                       |   v   | u_DataPath/u_ifidreg/n143           | OAI22_X1  | 0.029 |   0.746 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[10]/D              |   v   | u_DataPath/u_ifidreg/n143           | DFFR_X1   | 0.000 |   0.746 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.208 | 
     | u_DataPath/u_ifidreg/new_pc_reg[10]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.208 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[6]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[6]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.746
= Slack Time                    4.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.208 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.208 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.316 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.316 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.358 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.358 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.381 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.381 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.472 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.499 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.499 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.548 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.548 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.572 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.572 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.645 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.656 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.772 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.772 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.899 | 
     | u_DataPath/u_ifidreg/U121/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.027 |   0.717 |    4.925 | 
     | u_DataPath/u_ifidreg/U121/ZN                       |   v   | u_DataPath/u_ifidreg/n139           | OAI22_X1  | 0.029 |   0.746 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[6]/D               |   v   | u_DataPath/u_ifidreg/n139           | DFFR_X1   | 0.000 |   0.746 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.208 | 
     | u_DataPath/u_ifidreg/new_pc_reg[6]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.208 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[1]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[1]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.746
= Slack Time                    4.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.209 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.209 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.316 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.316 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.358 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.358 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.381 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.381 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.473 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.473 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.549 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.549 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.572 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.573 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.645 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.656 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.772 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.772 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.899 | 
     | u_DataPath/u_ifidreg/U45/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.027 |   0.717 |    4.926 | 
     | u_DataPath/u_ifidreg/U45/ZN                        |   v   | u_DataPath/u_ifidreg/n134           | OAI22_X1  | 0.029 |   0.746 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[1]/D               |   v   | u_DataPath/u_ifidreg/n134           | DFFR_X1   | 0.000 |   0.746 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.209 | 
     | u_DataPath/u_ifidreg/new_pc_reg[1]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.209 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[16]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[16]/D             (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.746
= Slack Time                    4.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.209 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.209 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.316 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.316 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.358 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.358 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.381 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.381 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.473 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.473 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.549 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.549 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.572 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.573 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.645 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.656 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.772 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.772 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.899 | 
     | u_DataPath/u_ifidreg/U63/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.027 |   0.717 |    4.926 | 
     | u_DataPath/u_ifidreg/U63/ZN                        |   v   | u_DataPath/u_ifidreg/n149           | OAI22_X1  | 0.029 |   0.746 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[16]/D              |   v   | u_DataPath/u_ifidreg/n149           | DFFR_X1   | 0.000 |   0.746 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.209 | 
     | u_DataPath/u_ifidreg/new_pc_reg[16]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.209 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[7]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[7]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.745
= Slack Time                    4.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.209 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.209 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.317 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.317 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.359 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.359 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.382 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.382 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.473 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.473 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.500 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.549 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.549 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.573 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.573 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.646 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.657 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.773 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.773 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.900 | 
     | u_DataPath/u_ifidreg/U123/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.026 |   0.716 |    4.925 | 
     | u_DataPath/u_ifidreg/U123/ZN                       |   v   | u_DataPath/u_ifidreg/n140           | OAI22_X1  | 0.029 |   0.745 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[7]/D               |   v   | u_DataPath/u_ifidreg/n140           | DFFR_X1   | 0.000 |   0.745 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.209 | 
     | u_DataPath/u_ifidreg/new_pc_reg[7]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.209 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_DataPath/u_fetch/pc1/to_iram_block_reg[16]/
CK 
Endpoint:   u_DataPath/u_fetch/pc1/to_iram_block_reg[16]/D (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   5.000
= Required Time                 4.962
- Arrival Time                  0.752
= Slack Time                    4.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                |       |                                             |          |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------------+----------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                         |          |       |   0.000 |    4.210 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/CK |   ^   | clk                                         | DFF_X1   | 0.000 |   0.000 |    4.210 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[2]/Q  |   ^   | addr_to_iram[0]                             | DFF_X1   | 0.096 |   0.096 |    4.306 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/A1        |   ^   | addr_to_iram[0]                             | AND2_X1  | 0.000 |   0.096 |    4.306 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U4/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.040 |   0.136 |    4.346 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[4]  | AND2_X1  | 0.000 |   0.136 |    4.346 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U6/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.039 |   0.175 |    4.385 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/A1        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[5]  | AND2_X1  | 0.000 |   0.175 |    4.385 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U8/ZN        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.039 |   0.214 |    4.424 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[6]  | AND2_X1  | 0.000 |   0.214 |    4.424 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U10/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.038 |   0.252 |    4.462 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[7]  | AND2_X1  | 0.000 |   0.252 |    4.462 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U12/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.039 |   0.291 |    4.501 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[8]  | AND2_X1  | 0.000 |   0.291 |    4.501 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U14/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.037 |   0.329 |    4.539 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[9]  | AND2_X1  | 0.000 |   0.329 |    4.539 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U16/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.037 |   0.366 |    4.576 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[10] | AND2_X1  | 0.000 |   0.366 |    4.576 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U18/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.038 |   0.405 |    4.614 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[11] | AND2_X1  | 0.000 |   0.405 |    4.614 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U20/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.037 |   0.442 |    4.651 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[12] | AND2_X1  | 0.000 |   0.442 |    4.651 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U22/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.037 |   0.479 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[13] | AND2_X1  | 0.000 |   0.479 |    4.689 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U24/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.037 |   0.516 |    4.725 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[14] | AND2_X1  | 0.000 |   0.516 |    4.725 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U26/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.038 |   0.554 |    4.764 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/A1       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[15] | AND2_X1  | 0.000 |   0.554 |    4.764 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U28/ZN       |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | AND2_X1  | 0.038 |   0.592 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U31/B        |   ^   | u_DataPath/u_fetch/inc_pc1/add_33/carry[16] | XOR2_X1  | 0.000 |   0.592 |    4.802 | 
     | u_DataPath/u_fetch/inc_pc1/add_33/U31/Z        |   ^   | u_DataPath/pc_4_i[16]                       | XOR2_X1  | 0.057 |   0.649 |    4.859 | 
     | u_DataPath/u_fetch/mux_branch1/U17/B1          |   ^   | u_DataPath/pc_4_i[16]                       | AOI22_X1 | 0.000 |   0.649 |    4.859 | 
     | u_DataPath/u_fetch/mux_branch1/U17/ZN          |   v   | u_DataPath/u_fetch/mux_branch1/n59          | AOI22_X1 | 0.026 |   0.675 |    4.885 | 
     | u_DataPath/u_fetch/mux_branch1/U16/A           |   v   | u_DataPath/u_fetch/mux_branch1/n59          | INV_X1   | 0.000 |   0.675 |    4.885 | 
     | u_DataPath/u_fetch/mux_branch1/U16/ZN          |   ^   | u_DataPath/u_fetch/data_mux_branch_i[16]    | INV_X1   | 0.018 |   0.693 |    4.903 | 
     | u_DataPath/u_fetch/mux_jump1/U23/A1            |   ^   | u_DataPath/u_fetch/data_mux_branch_i[16]    | AOI22_X1 | 0.000 |   0.693 |    4.903 | 
     | u_DataPath/u_fetch/mux_jump1/U23/ZN            |   v   | u_DataPath/u_fetch/data_mux_jump_i[16]      | AOI22_X1 | 0.014 |   0.708 |    4.917 | 
     | u_DataPath/u_fetch/pc1/U19/B2                  |   v   | u_DataPath/u_fetch/data_mux_jump_i[16]      | OAI22_X1 | 0.000 |   0.708 |    4.917 | 
     | u_DataPath/u_fetch/pc1/U19/ZN                  |   ^   | u_DataPath/u_fetch/pc1/n85                  | OAI22_X1 | 0.044 |   0.752 |    4.962 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[16]/D |   ^   | u_DataPath/u_fetch/pc1/n85                  | DFF_X1   | 0.000 |   0.752 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                                 |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                                             |   ^   | clk   |        |       |   0.000 |   -4.210 | 
     | u_DataPath/u_fetch/pc1/to_iram_block_reg[16]/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |   -4.210 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[8]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[8]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.742
= Slack Time                    4.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.213 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.213 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.320 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.320 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.362 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.362 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.385 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.385 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.477 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.477 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.503 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.503 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.552 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.552 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.576 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.576 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.649 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.660 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.776 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.776 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.903 | 
     | u_DataPath/u_ifidreg/U125/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.024 |   0.714 |    4.926 | 
     | u_DataPath/u_ifidreg/U125/ZN                       |   v   | u_DataPath/u_ifidreg/n141           | OAI22_X1  | 0.028 |   0.742 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[8]/D               |   v   | u_DataPath/u_ifidreg/n141           | DFFR_X1   | 0.000 |   0.742 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.213 | 
     | u_DataPath/u_ifidreg/new_pc_reg[8]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.213 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[23]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[23]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   5.000
= Required Time                 4.954
- Arrival Time                  0.740
= Slack Time                    4.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.577 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.578 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.650 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.661 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.777 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.777 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.904 | 
     | u_DataPath/u_ifidreg/U111/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.021 |   0.712 |    4.925 | 
     | u_DataPath/u_ifidreg/U111/ZN                       |   v   | u_DataPath/u_ifidreg/n188           | OAI22_X1  | 0.029 |   0.740 |    4.954 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[23]/D  |   v   | u_DataPath/u_ifidreg/n188           | DFFR_X1   | 0.000 |   0.740 |    4.954 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[23]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.214 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[14]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[14]/D (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   5.000
= Required Time                 4.954
- Arrival Time                  0.740
= Slack Time                    4.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.577 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.578 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.650 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.662 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.777 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.777 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.904 | 
     | u_DataPath/u_ifidreg/U93/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.021 |   0.712 |    4.926 | 
     | u_DataPath/u_ifidreg/U93/ZN                        |   v   | u_DataPath/u_ifidreg/n179           | OAI22_X1  | 0.029 |   0.740 |    4.954 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[14]/D  |   v   | u_DataPath/u_ifidreg/n179           | DFFR_X1   | 0.000 |   0.740 |    4.954 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                                |   ^   | clk   |         |       |   0.000 |   -4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[14]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.214 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[15]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[15]/D             (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.741
= Slack Time                    4.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.577 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.578 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.650 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.662 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.777 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.778 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.904 | 
     | u_DataPath/u_ifidreg/U61/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.022 |   0.712 |    4.926 | 
     | u_DataPath/u_ifidreg/U61/ZN                        |   v   | u_DataPath/u_ifidreg/n148           | OAI22_X1  | 0.029 |   0.741 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[15]/D              |   v   | u_DataPath/u_ifidreg/n148           | DFFR_X1   | 0.000 |   0.741 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.214 | 
     | u_DataPath/u_ifidreg/new_pc_reg[15]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.214 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[0]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[0]/D              (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.740
= Slack Time                    4.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.577 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.578 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.650 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.662 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.777 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.778 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.904 | 
     | u_DataPath/u_ifidreg/U43/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.022 |   0.712 |    4.926 | 
     | u_DataPath/u_ifidreg/U43/ZN                        |   v   | u_DataPath/u_ifidreg/n133           | OAI22_X1  | 0.029 |   0.740 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[0]/D               |   v   | u_DataPath/u_ifidreg/n133           | DFFR_X1   | 0.000 |   0.740 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -4.214 | 
     | u_DataPath/u_ifidreg/new_pc_reg[0]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.214 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[11]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[11]/D             (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.740
= Slack Time                    4.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.577 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.578 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.650 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.662 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.777 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.778 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.904 | 
     | u_DataPath/u_ifidreg/U131/B1                       |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.022 |   0.712 |    4.926 | 
     | u_DataPath/u_ifidreg/U131/ZN                       |   v   | u_DataPath/u_ifidreg/n144           | OAI22_X1  | 0.029 |   0.740 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[11]/D              |   v   | u_DataPath/u_ifidreg/n144           | DFFR_X1   | 0.000 |   0.740 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.214 | 
     | u_DataPath/u_ifidreg/new_pc_reg[11]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.214 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[13]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[13]/D             (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.740
= Slack Time                    4.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.577 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.578 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.650 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.662 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.777 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.778 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.904 | 
     | u_DataPath/u_ifidreg/U57/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.022 |   0.712 |    4.926 | 
     | u_DataPath/u_ifidreg/U57/ZN                        |   v   | u_DataPath/u_ifidreg/n146           | OAI22_X1  | 0.029 |   0.740 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[13]/D              |   v   | u_DataPath/u_ifidreg/n146           | DFFR_X1   | 0.000 |   0.740 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.214 | 
     | u_DataPath/u_ifidreg/new_pc_reg[13]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.214 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_DataPath/u_ifidreg/new_pc_reg[12]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[12]/D             (v) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   5.000
= Required Time                 4.955
- Arrival Time                  0.740
= Slack Time                    4.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                 |           |       |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk                                 | DFFR_X1   | 0.000 |   0.000 |    4.214 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/Q  |   ^   | u_DataPath/instruction_decode_i[16] | DFFR_X1   | 0.107 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/B               |   ^   | u_DataPath/instruction_decode_i[16] | XNOR2_X1  | 0.000 |   0.107 |    4.321 | 
     | u_DataPath/u_decode_unit/hdu_0/U11/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | XNOR2_X1  | 0.042 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/A2              |   ^   | u_DataPath/u_decode_unit/hdu_0/n20  | NAND3_X1  | 0.000 |   0.149 |    4.363 | 
     | u_DataPath/u_decode_unit/hdu_0/U21/ZN              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | NAND3_X1  | 0.023 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/B1              |   v   | u_DataPath/u_decode_unit/hdu_0/n16  | OAI33_X1  | 0.000 |   0.172 |    4.386 | 
     | u_DataPath/u_decode_unit/hdu_0/U18/ZN              |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | OAI33_X1  | 0.092 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/A1               |   ^   | u_DataPath/u_decode_unit/hdu_0/n11  | NAND2_X1  | 0.000 |   0.264 |    4.478 | 
     | u_DataPath/u_decode_unit/hdu_0/U6/ZN               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | NAND2_X1  | 0.027 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/B2               |   v   | u_DataPath/u_decode_unit/hdu_0/n9   | AOI21_X1  | 0.000 |   0.291 |    4.505 | 
     | u_DataPath/u_decode_unit/hdu_0/U5/ZN               |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | AOI21_X1  | 0.049 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/A                |   ^   | u_DataPath/u_decode_unit/hdu_0/n7   | INV_X1    | 0.000 |   0.340 |    4.554 | 
     | u_DataPath/u_decode_unit/hdu_0/U3/ZN               |   v   | u_DataPath/ifid_write_i             | INV_X1    | 0.023 |   0.363 |    4.577 | 
     | u_DataPath/u_ifidreg/U140/A1                       |   v   | u_DataPath/ifid_write_i             | OR2_X4    | 0.000 |   0.364 |    4.578 | 
     | u_DataPath/u_ifidreg/U140/ZN                       |   v   | u_DataPath/u_ifidreg/n64            | OR2_X4    | 0.073 |   0.436 |    4.651 | 
     | u_DataPath/u_ifidreg/U13/A2                        |   v   | u_DataPath/u_ifidreg/n64            | NAND2_X1  | 0.011 |   0.448 |    4.662 | 
     | u_DataPath/u_ifidreg/U13/ZN                        |   ^   | u_DataPath/u_ifidreg/n65            | NAND2_X1  | 0.115 |   0.563 |    4.777 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/A                 |   ^   | u_DataPath/u_ifidreg/n65            | CLKBUF_X2 | 0.001 |   0.564 |    4.778 | 
     | u_DataPath/u_ifidreg/FE_OFC7_n65/Z                 |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | CLKBUF_X2 | 0.127 |   0.690 |    4.904 | 
     | u_DataPath/u_ifidreg/U55/B1                        |   ^   | u_DataPath/u_ifidreg/FE_OFN7_n65    | OAI22_X1  | 0.022 |   0.712 |    4.926 | 
     | u_DataPath/u_ifidreg/U55/ZN                        |   v   | u_DataPath/u_ifidreg/n145           | OAI22_X1  | 0.029 |   0.740 |    4.955 | 
     | u_DataPath/u_ifidreg/new_pc_reg[12]/D              |   v   | u_DataPath/u_ifidreg/n145           | DFFR_X1   | 0.000 |   0.740 |    4.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |         |       |   0.000 |   -4.214 | 
     | u_DataPath/u_ifidreg/new_pc_reg[12]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -4.214 | 
     +-----------------------------------------------------------------------------------------------+ 

