./top_syn.v
./data_array/data_array.v
/home/YuChengWang/VLSI-System-Design/HW4_2/./syn/data_array/data_array.v
/home/YuChengWang/VLSI-System-Design/HW4_2/./include/data_array/data_array.v
./tag_array/tag_array.v
/home/YuChengWang/VLSI-System-Design/HW4_2/./syn/tag_array/tag_array.v
/home/YuChengWang/VLSI-System-Design/HW4_2/./include/tag_array/tag_array.v
./SRAM/SRAM.v
/home/YuChengWang/VLSI-System-Design/HW4_2/./syn/SRAM/SRAM.v
/home/YuChengWang/VLSI-System-Design/HW4_2/./include/SRAM/SRAM.v
.//usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib
/home/YuChengWang/VLSI-System-Design/HW4_2/./syn//usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib
/home/YuChengWang/VLSI-System-Design/HW4_2/./include//usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib
/home/YuChengWang/VLSI-System-Design/HW4_2/./sim//usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib
./ROM/ROM.v
/home/YuChengWang/VLSI-System-Design/HW4_2/./syn/ROM/ROM.v
/home/YuChengWang/VLSI-System-Design/HW4_2/./include/ROM/ROM.v
./DRAM/DRAM.sv
/home/YuChengWang/VLSI-System-Design/HW4_2/./syn/DRAM/DRAM.sv
/home/YuChengWang/VLSI-System-Design/HW4_2/./include/DRAM/DRAM.sv
