$date
	Mon Aug 28 18:21:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module RESDMAC_tb $end
$var wire 1 ! BGACK_IO_ $end
$var wire 1 " BR $end
$var wire 32 # DATA_IO [31:0] $end
$var wire 32 $ DATA_o [31:0] $end
$var wire 1 % INT $end
$var wire 8 & PD_PORT [7:0] $end
$var wire 1 ' R_W_IO $end
$var wire 1 ( R_W_o $end
$var wire 1 ) _AS_IO $end
$var wire 1 * _AS_o $end
$var wire 2 + _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 - _DS_o $end
$var wire 1 . _SIZ1 $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 1 _LED_DMA $end
$var wire 1 2 _IOW $end
$var wire 1 3 _IOR $end
$var wire 1 4 _DMAEN $end
$var wire 1 5 _DACK $end
$var wire 1 6 _CSS $end
$var wire 1 7 PDATA_OE_ $end
$var wire 1 8 OWN $end
$var wire 1 9 DATA_OE_ $end
$var parameter 32 : CLK_FREQ $end
$var real 1 ; PERIOD $end
$var reg 32 < ADDR [31:0] $end
$var reg 32 = DATA_i [31:0] $end
$var reg 1 > INTA $end
$var reg 1 ? R_W_i $end
$var reg 1 @ SCLK $end
$var reg 1 A _AS_i $end
$var reg 1 B _BERR $end
$var reg 1 C _BG $end
$var reg 1 D _CS $end
$var reg 1 E _DREQ $end
$var reg 1 F _DS_i $end
$var reg 1 G _RST $end
$var reg 1 H _STERM $end
$scope module uut $end
$var wire 5 I ADDR [6:2] $end
$var wire 1 " BR $end
$var wire 1 J BnDS_O_ $end
$var wire 32 K DATA_I [31:0] $end
$var wire 32 L DATA_IO [31:0] $end
$var wire 1 M DREQ_ $end
$var wire 1 N DSK0_IN_ $end
$var wire 1 O DSK1_IN_ $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 % INT $end
$var wire 1 > INTA $end
$var wire 1 8 OWN $end
$var wire 16 R PDATA_I [15:0] $end
$var wire 1 7 PDATA_OE_ $end
$var wire 16 S PD_PORT [15:0] $end
$var wire 1 T R_W $end
$var wire 1 ' R_W_IO $end
$var wire 1 @ SCLK $end
$var wire 1 U _AS $end
$var wire 1 ) _AS_IO $end
$var wire 1 V _BERR $end
$var wire 1 C _BG $end
$var wire 1 W _BGACK_I $end
$var wire 1 ! _BGACK_IO $end
$var wire 1 D _CS $end
$var wire 1 6 _CSS $end
$var wire 1 5 _DACK $end
$var wire 1 4 _DMAEN $end
$var wire 1 X _DREQ $end
$var wire 2 Y _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 3 _IOR $end
$var wire 1 2 _IOW $end
$var wire 1 1 _LED_DMA $end
$var wire 1 G _RST $end
$var wire 1 . _SIZ1 $end
$var wire 1 Z _STERM $end
$var wire 1 [ nR_W $end
$var wire 1 \ n_AS $end
$var wire 1 ] n_DS $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 ^ _INT $end
$var wire 1 _ WE $end
$var wire 1 ` WDREGREQ $end
$var wire 1 a STOPFLUSH $end
$var wire 1 b SIZE1_CPUSM $end
$var wire 1 c SCSI_CS $end
$var wire 1 d S2F $end
$var wire 1 e S2CPU $end
$var wire 1 f RIFIFO_o $end
$var wire 32 g REG_OD [31:0] $end
$var wire 1 h REG_DSK_ $end
$var wire 1 i RE $end
$var wire 1 j RDFIFO_o $end
$var wire 1 k PRESET $end
$var wire 1 l PLLW $end
$var wire 1 m PLLLOCKED $end
$var wire 1 n PLHW $end
$var wire 1 o PDS $end
$var wire 16 p PDATA_O [15:0] $end
$var wire 1 q PAS $end
$var wire 32 r MID [31:0] $end
$var wire 1 s LS2CPU $end
$var wire 1 t LBYTE_ $end
$var wire 1 u INCNO_SCSI $end
$var wire 1 v INCNO_CPU $end
$var wire 1 w INCNI_SCSI $end
$var wire 1 x INCNI_CPU $end
$var wire 1 y INCFIFO $end
$var wire 1 z INCBO $end
$var wire 1 { H_0C $end
$var wire 1 | FLUSHFIFO $end
$var wire 32 } FIFO_OD [31:0] $end
$var wire 32 ~ FIFO_ID [31:0] $end
$var wire 1 !" FIFOFULL $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 #" F2S $end
$var wire 1 $" F2CPUL $end
$var wire 1 %" F2CPUH $end
$var wire 1 &" DMAENA $end
$var wire 1 '" DMADIR $end
$var wire 1 (" DIEL $end
$var wire 1 )" DIEH $end
$var wire 1 *" DECFIFO $end
$var wire 1 9 DATA_OE_ $end
$var wire 32 +" DATA_O [31:0] $end
$var wire 1 ," DACK_o $end
$var wire 1 -" CPUSM_BGACK $end
$var wire 1 ." CPU2S $end
$var wire 1 /" CLK90 $end
$var wire 1 0" CLK45 $end
$var wire 1 1" CLK135 $end
$var wire 1 2" BRIDGEOUT $end
$var wire 1 3" BRIDGEIN $end
$var wire 1 4" BREQ $end
$var wire 1 5" BOEQ3 $end
$var wire 1 6" BOEQ0 $end
$var wire 1 7" BO1 $end
$var wire 1 8" BO0 $end
$var wire 1 9" ACR_WR $end
$var wire 1 :" A3 $end
$var wire 1 ;" A1 $end
$var reg 1 <" AS_O_ $end
$var reg 1 =" DS_O_ $end
$var reg 1 >" LHW $end
$var reg 1 ?" LLW $end
$scope module int_fifo $end
$var wire 1 @ CLK $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 >" LHWORD $end
$var wire 1 ?" LLWORD $end
$var wire 1 @" MID25 $end
$var wire 3 A" WRITE_PTR [2:0] $end
$var wire 1 B" UUWS $end
$var wire 1 C" UMWS $end
$var wire 1 m RST_FIFO_ $end
$var wire 3 D" READ_PTR [2:0] $end
$var wire 1 E" LMWS $end
$var wire 1 F" LLWS $end
$var wire 1 t LBYTE_ $end
$var wire 1 y INCFIFO $end
$var wire 1 z INCBO $end
$var wire 1 { H_0C $end
$var wire 32 G" FIFO_ID [31:0] $end
$var wire 1 !" FIFOFULL $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 *" DECFIFO $end
$var wire 1 /" CLK90 $end
$var wire 1 1" CLK135 $end
$var wire 2 H" BYTE_PTR [1:0] $end
$var wire 1 5" BOEQ3 $end
$var wire 1 6" BOEQ0 $end
$var wire 1 7" BO1 $end
$var wire 1 8" BO0 $end
$var wire 1 9" ACR_WR $end
$var reg 32 I" FIFO_OD [31:0] $end
$scope module u_byte_ptr $end
$var wire 1 J" BO1_CLK $end
$var wire 1 @" MID25 $end
$var wire 1 m RST_FIFO_ $end
$var wire 2 K" PTR [1:0] $end
$var wire 1 L" MUXZ $end
$var wire 1 z INCBO $end
$var wire 1 { H_0C $end
$var wire 1 1" CLK $end
$var wire 1 9" ACR_WR $end
$var reg 1 M" BO0 $end
$var reg 1 N" BO1 $end
$upscope $end
$scope module u_full_empty_ctr $end
$var wire 1 @ CLK $end
$var wire 1 m RST_FIFO_ $end
$var wire 1 y INCFIFO $end
$var wire 1 *" DECFIFO $end
$var wire 1 1" CLK135 $end
$var reg 7 O" DOWN [6:0] $end
$var reg 1 "" FIFOEMPTY $end
$var reg 1 !" FIFOFULL $end
$var reg 8 P" UP [7:0] $end
$upscope $end
$scope module u_next_in_cntr $end
$var wire 1 P ClKEN $end
$var wire 1 m RST_ $end
$var wire 1 1" CLK $end
$var reg 3 Q" COUNT [2:0] $end
$upscope $end
$scope module u_next_out_cntr $end
$var wire 1 Q ClKEN $end
$var wire 1 m RST_ $end
$var wire 1 1" CLK $end
$var reg 3 R" COUNT [2:0] $end
$upscope $end
$scope module u_write_strobes $end
$var wire 1 >" LHWORD $end
$var wire 1 ?" LLWORD $end
$var wire 1 F" LLWS $end
$var wire 1 E" LMWS $end
$var wire 2 S" PTR [1:0] $end
$var wire 1 C" UMWS $end
$var wire 1 B" UUWS $end
$var wire 1 t LBYTE_ $end
$var wire 1 T" BO1 $end
$var wire 1 U" BO0 $end
$upscope $end
$upscope $end
$scope module u_CPU_SM $end
$var wire 1 U AS_ $end
$var wire 1 W BGACK_I_ $end
$var wire 1 6" BOEQ0 $end
$var wire 1 5" BOEQ3 $end
$var wire 1 V" CYCLEDONE $end
$var wire 1 W" DSACK $end
$var wire 1 N DSACK0_ $end
$var wire 1 O DSACK1_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 X" LASTWORD $end
$var wire 1 Y" RDFIFO_ $end
$var wire 1 Z" RIFIFO_ $end
$var wire 1 [" STERM_ $end
$var wire 1 C aBGRANT_ $end
$var wire 1 \" aCYCLEDONE_ $end
$var wire 1 M aDREQ_ $end
$var wire 1 ]" iDSACK $end
$var wire 1 Z iSTERM_ $end
$var wire 1 \ nAS_ $end
$var wire 1 ^" nDSACK $end
$var wire 1 _" nSTERM_ $end
$var wire 1 `" nSTOPFLUSH_d $end
$var wire 1 a" nINCNI_d $end
$var wire 63 b" nE [62:0] $end
$var wire 1 c" nBRIDGEIN_d $end
$var wire 1 d" nBREQ_d $end
$var wire 1 e" cpudff5_d $end
$var wire 1 f" cpudff4_d $end
$var wire 1 g" cpudff3_d $end
$var wire 1 h" cpudff2_d $end
$var wire 1 i" cpudff1_d $end
$var wire 1 m aRESET_ $end
$var wire 1 | aFLUSHFIFO $end
$var wire 1 &" aDMAENA $end
$var wire 1 j" SIZE1_d $end
$var wire 1 k" PLLW_d $end
$var wire 1 l" PLHW_d $end
$var wire 1 m" PDS_d $end
$var wire 1 n" PAS_d $end
$var wire 5 o" NEXT_STATE [4:0] $end
$var wire 1 p" INCNO_d $end
$var wire 1 q" INCFIFO_d $end
$var wire 1 r" F2CPUL_d $end
$var wire 1 s" F2CPUH_d $end
$var wire 63 t" E [62:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 u" DIEL_d $end
$var wire 1 v" DIEH_d $end
$var wire 1 w" DECFIFO_d $end
$var wire 1 /" CLK90 $end
$var wire 1 0" CLK45 $end
$var wire 1 1" CLK135 $end
$var wire 1 x" BRIDGEOUT_d $end
$var wire 1 y" BGACK_d $end
$var wire 1 ;" A1 $end
$var reg 1 -" BGACK $end
$var reg 1 z" BGRANT_ $end
$var reg 1 4" BREQ $end
$var reg 1 3" BRIDGEIN $end
$var reg 1 2" BRIDGEOUT $end
$var reg 1 {" CCRESET_ $end
$var reg 1 *" DECFIFO $end
$var reg 1 )" DIEH $end
$var reg 1 (" DIEL $end
$var reg 1 |" DMAENA $end
$var reg 1 }" DREQ_ $end
$var reg 2 ~" DSACK_LATCHED_ [1:0] $end
$var reg 1 %" F2CPUH $end
$var reg 1 $" F2CPUL $end
$var reg 1 !# FLUSHFIFO $end
$var reg 1 y INCFIFO $end
$var reg 1 x INCNI $end
$var reg 1 v INCNO $end
$var reg 1 q PAS $end
$var reg 1 o PDS $end
$var reg 1 n PLHW $end
$var reg 1 l PLLW $end
$var reg 1 b SIZE1 $end
$var reg 5 "# STATE [4:0] $end
$var reg 1 a STOPFLUSH $end
$var reg 1 ## nCYCLEDONE $end
$scope module u_CPU_SM_inputs $end
$var wire 1 z" BGRANT_ $end
$var wire 1 5" BOEQ3 $end
$var wire 1 V" CYCLEDONE $end
$var wire 1 |" DMAENA $end
$var wire 1 }" DREQ_ $end
$var wire 1 N DSACK0_ $end
$var wire 1 O DSACK1_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 !# FLUSHFIFO $end
$var wire 1 X" LASTWORD $end
$var wire 5 $# STATE [4:0] $end
$var wire 1 %# nA1 $end
$var wire 1 &# nBGRANT_ $end
$var wire 1 '# nBOEQ3 $end
$var wire 1 (# nCYCLEDONE $end
$var wire 1 )# nDMADIR $end
$var wire 1 *# nDMAENA $end
$var wire 1 +# nDREQ_ $end
$var wire 1 ,# nDSACK0_ $end
$var wire 1 -# nDSACK1_ $end
$var wire 1 .# nFIFOEMPTY $end
$var wire 1 /# nFIFOFULL $end
$var wire 1 0# nLASTWORD $end
$var wire 63 1# nE [62:0] $end
$var wire 63 2# E [62:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 ;" A1 $end
$upscope $end
$scope module u_CPU_SM_outputs $end
$var wire 1 3# AA $end
$var wire 1 4# BB $end
$var wire 1 5# BGACK_W $end
$var wire 1 6# BGACK_X $end
$var wire 1 y" BGACK_d $end
$var wire 1 z" BGRANT_ $end
$var wire 1 7# BRIDGEOUT_X $end
$var wire 1 8# BRIDGEOUT_Y $end
$var wire 1 9# BRIDGEOUT_Z $end
$var wire 1 x" BRIDGEOUT_d $end
$var wire 1 :# CC $end
$var wire 1 V" CYCLEDONE $end
$var wire 1 ;# DD $end
$var wire 1 w" DECFIFO_d $end
$var wire 1 <# DIEH_X $end
$var wire 1 =# DIEH_Y $end
$var wire 1 ># DIEH_Z $end
$var wire 1 v" DIEH_d $end
$var wire 1 ?# DIEL_X $end
$var wire 1 @# DIEL_Y $end
$var wire 1 A# DIEL_Z $end
$var wire 1 u" DIEL_d $end
$var wire 1 W" DSACK $end
$var wire 63 B# E [62:0] $end
$var wire 1 C# EE $end
$var wire 1 D# F2CPUH_X $end
$var wire 1 E# F2CPUH_Y $end
$var wire 1 F# F2CPUH_Z $end
$var wire 1 s" F2CPUH_d $end
$var wire 1 G# F2CPUL_X $end
$var wire 1 H# F2CPUL_Y $end
$var wire 1 I# F2CPUL_Z $end
$var wire 1 r" F2CPUL_d $end
$var wire 1 J# FF $end
$var wire 1 q" INCFIFO_d $end
$var wire 1 p" INCNO_d $end
$var wire 1 K# PAS_X $end
$var wire 1 L# PAS_Y $end
$var wire 1 n" PAS_d $end
$var wire 1 M# PDS_X $end
$var wire 1 N# PDS_Y $end
$var wire 1 m" PDS_d $end
$var wire 1 l" PLHW_d $end
$var wire 1 O# PLLW_X $end
$var wire 1 P# PLLW_Y $end
$var wire 1 k" PLLW_d $end
$var wire 1 Y" RDFIFO_ $end
$var wire 1 Z" RIFIFO_ $end
$var wire 1 Q# S2ORS8 $end
$var wire 1 R# SIZE1_X $end
$var wire 1 S# SIZE1_Y $end
$var wire 1 T# SIZE1_Z $end
$var wire 1 j" SIZE1_d $end
$var wire 5 U# STATE [4:0] $end
$var wire 1 [" STERM_ $end
$var wire 1 d" nBREQ_d $end
$var wire 1 c" nBRIDGEIN_d $end
$var wire 1 ^" nDSACK $end
$var wire 63 V# nE [62:0] $end
$var wire 1 a" nINCNI_d $end
$var wire 1 _" nSTERM_ $end
$var wire 1 `" nSTOPFLUSH_d $end
$upscope $end
$scope module u_cpudff1 $end
$var wire 1 W" DSACK $end
$var wire 63 W# E [62:0] $end
$var wire 1 [" STERM_ $end
$var wire 1 i" cpudff1_d $end
$var wire 1 ^" nDSACK $end
$var wire 63 X# nE [62:0] $end
$var wire 1 _" nSTERM_ $end
$var wire 1 Y# p1a $end
$var wire 1 Z# p1b $end
$var wire 1 [# p1c $end
$upscope $end
$scope module u_cpudff2 $end
$var wire 1 W" DSACK $end
$var wire 63 \# E [62:0] $end
$var wire 1 [" STERM_ $end
$var wire 1 h" cpudff2_d $end
$var wire 1 ^" nDSACK $end
$var wire 63 ]# nE [62:0] $end
$var wire 1 _" nSTERM_ $end
$var wire 1 ^# p2a $end
$var wire 1 _# p2b $end
$var wire 1 `# p2c $end
$upscope $end
$scope module u_cpudff3 $end
$var wire 1 W" DSACK $end
$var wire 63 a# E [62:0] $end
$var wire 1 [" STERM_ $end
$var wire 1 g" cpudff3_d $end
$var wire 1 ^" nDSACK $end
$var wire 63 b# nE [62:0] $end
$var wire 1 _" nSTERM_ $end
$var wire 1 c# p3a $end
$var wire 1 d# p3b $end
$var wire 1 e# p3c $end
$upscope $end
$scope module u_cpudff4 $end
$var wire 1 W" DSACK $end
$var wire 63 f# E [62:0] $end
$var wire 1 [" STERM_ $end
$var wire 1 f" cpudff4_d $end
$var wire 1 ^" nDSACK $end
$var wire 63 g# nE [62:0] $end
$var wire 1 _" nSTERM_ $end
$var wire 1 h# p4a $end
$var wire 1 i# p4b $end
$var wire 1 j# p4c $end
$upscope $end
$scope module u_cpudff5 $end
$var wire 1 W" DSACK $end
$var wire 63 k# E [62:0] $end
$var wire 1 [" STERM_ $end
$var wire 1 e" cpudff5_d $end
$var wire 1 ^" nDSACK $end
$var wire 63 l# nE [62:0] $end
$var wire 1 _" nSTERM_ $end
$var wire 1 m# p5a $end
$var wire 1 n# p5b $end
$var wire 1 o# p5c $end
$upscope $end
$upscope $end
$scope module u_PLL $end
$var wire 1 @ CLK $end
$var wire 1 1" CLK135 $end
$var wire 1 0" CLK45 $end
$var wire 1 /" CLK90 $end
$var wire 1 m LOCKED $end
$var wire 1 p# RST $end
$var reg 1 q# Slocked $end
$var reg 1 r# c1 $end
$var reg 1 s# c2 $end
$var reg 1 t# c3 $end
$upscope $end
$scope module u_SCSI_SM $end
$var wire 1 5" BOEQ3 $end
$var wire 1 1" CLK135 $end
$var wire 1 0" CLK45 $end
$var wire 1 /" CLK90 $end
$var wire 1 *" DECFIFO $end
$var wire 1 M DREQ_ $end
$var wire 1 u# DSACK_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 y INCFIFO $end
$var wire 1 t LBYTE_ $end
$var wire 1 s LS2CPU $end
$var wire 1 m RESET_ $end
$var wire 1 T RW $end
$var wire 1 \ nAS_ $end
$var wire 1 v# WE $end
$var wire 1 w# SET_DSACK $end
$var wire 1 x# SCSI_CS $end
$var wire 1 y# S2F $end
$var wire 1 z# S2CPU $end
$var wire 1 {# RIFIFO $end
$var wire 1 |# RE $end
$var wire 1 }# RDFIFO $end
$var wire 1 ~# INCNO $end
$var wire 1 !$ INCNI $end
$var wire 1 "$ INCBO $end
$var wire 1 #$ F2S $end
$var wire 1 '" DMADIR $end
$var wire 1 $$ DACK $end
$var wire 1 ` CPUREQ $end
$var wire 1 %$ CPU2S $end
$var reg 1 &$ CCPUREQ $end
$var reg 1 '$ CDREQ_ $end
$var reg 1 ($ CDSACK_ $end
$var reg 1 ." CPU2S_o $end
$var reg 1 )$ CRESET_ $end
$var reg 1 ," DACK_o $end
$var reg 1 #" F2S_o $end
$var reg 1 z INCBO_o $end
$var reg 1 w INCNI_o $end
$var reg 1 u INCNO_o $end
$var reg 1 *$ RDFIFO_d $end
$var reg 1 j RDFIFO_o $end
$var reg 1 i RE_o $end
$var reg 1 +$ RIFIFO_d $end
$var reg 1 f RIFIFO_o $end
$var reg 1 e S2CPU_o $end
$var reg 1 d S2F_o $end
$var reg 1 c SCSI_CS_o $end
$var reg 1 _ WE_o $end
$var reg 1 ,$ nLS2CPU $end
$scope module u_SCSI_SM_INTERNALS $end
$var wire 1 5" BOEQ3 $end
$var wire 1 &$ CCPUREQ $end
$var wire 1 '$ CDREQ_ $end
$var wire 1 ($ CDSACK_ $end
$var wire 1 /" CLK $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 j RDFIFO_o $end
$var wire 1 f RIFIFO_o $end
$var wire 1 T RW $end
$var wire 1 )$ nRESET $end
$var wire 1 '" DMADIR $end
$var parameter 5 -$ s0 $end
$var parameter 5 .$ s1 $end
$var parameter 5 /$ s10 $end
$var parameter 5 0$ s12 $end
$var parameter 5 1$ s14 $end
$var parameter 5 2$ s16 $end
$var parameter 5 3$ s17 $end
$var parameter 5 4$ s18 $end
$var parameter 5 5$ s19 $end
$var parameter 5 6$ s2 $end
$var parameter 5 7$ s20 $end
$var parameter 5 8$ s22 $end
$var parameter 5 9$ s24 $end
$var parameter 5 :$ s25 $end
$var parameter 5 ;$ s26 $end
$var parameter 5 <$ s28 $end
$var parameter 5 =$ s3 $end
$var parameter 5 >$ s30 $end
$var parameter 5 ?$ s4 $end
$var parameter 5 @$ s6 $end
$var parameter 5 A$ s8 $end
$var parameter 5 B$ s9 $end
$var reg 1 %$ CPU2S $end
$var reg 1 $$ DACK $end
$var reg 1 #$ F2S $end
$var reg 1 "$ INCBO $end
$var reg 1 !$ INCNI $end
$var reg 1 ~# INCNO $end
$var reg 1 }# RDFIFO $end
$var reg 1 |# RE $end
$var reg 1 {# RIFIFO $end
$var reg 1 z# S2CPU $end
$var reg 1 y# S2F $end
$var reg 1 x# SCSI_CS $end
$var reg 1 w# SET_DSACK $end
$var reg 1 v# WE $end
$var reg 5 C$ state_next [4:0] $end
$var reg 5 D$ state_reg [4:0] $end
$upscope $end
$upscope $end
$scope module u_datapath $end
$var wire 1 :" A3 $end
$var wire 1 8" BO0 $end
$var wire 1 7" BO1 $end
$var wire 1 3" BRIDGEIN $end
$var wire 1 2" BRIDGEOUT $end
$var wire 1 J BnDS_O_ $end
$var wire 1 @ CLK $end
$var wire 1 1" CLK135 $end
$var wire 1 /" CLK90 $end
$var wire 1 ." CPU2S $end
$var wire 32 E$ DATA_I [31:0] $end
$var wire 1 9 DATA_OE_ $end
$var wire 1 )" DIEH $end
$var wire 1 (" DIEL $end
$var wire 1 F$ DOEH_ $end
$var wire 1 G$ DOEL_ $end
$var wire 1 %" F2CPUH $end
$var wire 1 $" F2CPUL $end
$var wire 1 #" F2S $end
$var wire 32 H$ FIFO_OD [31:0] $end
$var wire 1 s LS2CPU $end
$var wire 1 q PAS $end
$var wire 16 I$ PD_IN [15:0] $end
$var wire 1 T RW $end
$var wire 1 e S2CPU $end
$var wire 1 d S2F $end
$var wire 1 J$ bBRIDGEIN $end
$var wire 1 K$ bDIEH $end
$var wire 1 L$ bDIEL $end
$var wire 1 M$ nDMAC_ $end
$var wire 1 ] nDS_ $end
$var wire 1 -" nOWN_ $end
$var wire 32 N$ SCSI_OD [31:0] $end
$var wire 32 O$ REG_OD [31:0] $end
$var wire 16 P$ PD_OUT [15:0] $end
$var wire 32 Q$ MOD_TX [31:0] $end
$var wire 32 R$ MOD_SCSI [31:0] $end
$var wire 32 S$ MID [31:0] $end
$var wire 32 T$ FIFO_ID [31:0] $end
$var wire 1 '" DMADIR $end
$var wire 32 U$ DATA_O [31:0] $end
$var wire 32 V$ CPU_OD [31:0] $end
$scope module u_datapath_input $end
$var wire 1 J BnDS_O_ $end
$var wire 1 /" CLK $end
$var wire 32 W$ DATA [31:0] $end
$var wire 32 X$ MID [31:0] $end
$var wire 1 J$ bBRIDGEIN $end
$var wire 1 K$ bDIEH $end
$var wire 1 L$ bDIEL $end
$var wire 16 Y$ UPPDER_OUTPUT_DATA [15:0] $end
$var wire 16 Z$ UPPDER_INTPUT_DATA [15:0] $end
$var wire 16 [$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 \$ LOWER_INPUT_DATA [15:0] $end
$var wire 32 ]$ CPU_OD [31:0] $end
$var reg 16 ^$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_output $end
$var wire 1 2" BRIDGEOUT $end
$var wire 1 1" CLK $end
$var wire 1 F$ DOEH_ $end
$var wire 1 G$ DOEL_ $end
$var wire 1 %" F2CPUH $end
$var wire 1 $" F2CPUL $end
$var wire 1 _$ LOD1_F2CPU $end
$var wire 1 `$ LOD2_F2CPU $end
$var wire 32 a$ MOD [31:0] $end
$var wire 32 b$ OD [31:0] $end
$var wire 1 q PAS $end
$var wire 1 e S2CPU $end
$var wire 16 c$ UPPER_OUTPUT_DATA [15:0] $end
$var wire 16 d$ UPPER_INPUT_DATA [15:0] $end
$var wire 16 e$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 f$ LOWER_INPUT_DATA [15:0] $end
$var wire 32 g$ DATA [31:0] $end
$var reg 16 h$ LD_LATCH [15:0] $end
$var reg 16 i$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_scsi $end
$var wire 1 :" A3 $end
$var wire 1 8" BO0 $end
$var wire 1 7" BO1 $end
$var wire 1 @ CLK $end
$var wire 1 ." CPU2S $end
$var wire 32 j$ CPU_OD [31:0] $end
$var wire 1 #" F2S $end
$var wire 32 k$ FIFO_OD [31:0] $end
$var wire 1 s LS2CPU $end
$var wire 1 e S2CPU $end
$var wire 1 d S2F $end
$var wire 16 l$ SCSI_DATA_IN [15:0] $end
$var wire 1 m$ SCSI_IN $end
$var wire 1 n$ SCSI_OUT $end
$var wire 32 o$ SCSI_OD [31:0] $end
$var wire 8 p$ SCSI_DATA_TX [7:0] $end
$var wire 8 q$ SCSI_DATA_RX [7:0] $end
$var wire 16 r$ SCSI_DATA_OUT [15:0] $end
$var wire 32 s$ MOD_SCSI [31:0] $end
$var wire 1 t$ F2S_UUD $end
$var wire 1 u$ F2S_UMD $end
$var wire 1 v$ F2S_LMD $end
$var wire 1 w$ F2S_LLD $end
$var reg 8 x$ SCSI_DATA_LATCHED [7:0] $end
$scope module u_datapath_24dec $end
$var wire 1 8" A $end
$var wire 1 7" B $end
$var wire 1 #" G $end
$var wire 1 t$ Z0 $end
$var wire 1 u$ Z1 $end
$var wire 1 v$ Z2 $end
$var wire 1 w$ Z3 $end
$upscope $end
$scope module u_datapath_8b_MUX $end
$var wire 8 y$ A [7:0] $end
$var wire 8 z$ B [7:0] $end
$var wire 8 {$ C [7:0] $end
$var wire 8 |$ D [7:0] $end
$var wire 8 }$ E [7:0] $end
$var wire 8 ~$ F [7:0] $end
$var wire 6 !% S [5:0] $end
$var reg 8 "% Z [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_registers $end
$var wire 8 #% ADDR [7:0] $end
$var wire 1 U AS_ $end
$var wire 1 0" CLK $end
$var wire 1 $% CLR_FLUSHFIFO $end
$var wire 1 D DMAC_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 > INTA_I $end
$var wire 32 %% MID [31:0] $end
$var wire 32 &% REG_OD [31:0] $end
$var wire 1 m RST_ $end
$var wire 1 T RW $end
$var wire 1 a STOPFLUSH $end
$var wire 1 { h_0C $end
$var wire 1 '% WTC_RD_ $end
$var wire 32 (% WTC [31:0] $end
$var wire 1 ` WDREGREQ $end
$var wire 1 )% ST_DMA $end
$var wire 1 *% SP_DMA $end
$var wire 1 h REG_DSK_ $end
$var wire 1 k PRESET $end
$var wire 1 +% ISTR_RD_ $end
$var wire 9 ,% ISTR_O [8:0] $end
$var wire 32 -% ISTR [31:0] $end
$var wire 1 ^ INT_O_ $end
$var wire 1 .% INTENA $end
$var wire 1 /% FLUSH_ $end
$var wire 1 &" DMAENA $end
$var wire 1 '" DMADIR $end
$var wire 1 0% CONTR_WR $end
$var wire 1 1% CONTR_RD_ $end
$var wire 9 2% CNTR_O [8:0] $end
$var wire 32 3% CNTR [31:0] $end
$var wire 1 4% CLR_INT $end
$var wire 1 9" ACR_WR $end
$var reg 1 ;" A1 $end
$var reg 1 | FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 9" ACR_WR $end
$var wire 8 5% ADDR [7:0] $end
$var wire 1 6% ADDR_VALID $end
$var wire 1 U AS_ $end
$var wire 1 4% CLR_INT $end
$var wire 1 1% CONTR_RD_ $end
$var wire 1 0% CONTR_WR $end
$var wire 1 D DMAC_ $end
$var wire 1 /% FLUSH_ $end
$var wire 1 +% ISTR_RD_ $end
$var wire 1 T RW $end
$var wire 1 *% SP_DMA $end
$var wire 1 )% ST_DMA $end
$var wire 1 ` WDREGREQ $end
$var wire 1 '% WTC_RD_ $end
$var wire 1 7% h_04 $end
$var wire 1 8% h_08 $end
$var wire 1 { h_0C $end
$var wire 1 9% h_10 $end
$var wire 1 :% h_14 $end
$var wire 1 ;% h_18 $end
$var wire 1 <% h_1C $end
$var wire 1 =% h_3C $end
$var wire 1 '" DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 0" CLK $end
$var wire 1 0% CONTR_WR $end
$var wire 9 >% MID [8:0] $end
$var wire 1 m RESET_ $end
$var wire 1 *% SP_DMA $end
$var wire 1 )% ST_DMA $end
$var reg 9 ?% CNTR_O [8:0] $end
$var reg 1 '" DMADIR $end
$var reg 1 &" DMAENA $end
$var reg 1 .% INTENA $end
$var reg 1 k PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 0" CLK $end
$var wire 1 4% CLR_INT $end
$var wire 1 @% CLR_INT_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 A% INT $end
$var wire 1 > INTA_I $end
$var wire 1 .% INTENA $end
$var wire 1 +% ISTR_RD_ $end
$var wire 1 m RESET_ $end
$var reg 1 B% E_INT $end
$var reg 1 C% FE $end
$var reg 1 D% FF $end
$var reg 1 E% INTS $end
$var reg 1 F% INT_F $end
$var reg 1 ^ INT_O_ $end
$var reg 1 G% INT_P $end
$var reg 9 H% ISTR_O [8:0] $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 U AS_ $end
$var wire 1 0" CLK $end
$var wire 1 I% CYCLE_ACTIVE $end
$var wire 1 D DMAC_ $end
$var wire 1 ` WDREGREQ $end
$var wire 1 { h_0C $end
$var reg 1 h REG_DSK_ $end
$var reg 3 J% TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 K% i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 L% i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1001 B$
b1000 A$
b110 @$
b100 ?$
b11110 >$
b11 =$
b11100 <$
b11010 ;$
b11001 :$
b11000 9$
b10110 8$
b10100 7$
b10 6$
b10011 5$
b10010 4$
b10001 3$
b10000 2$
b1110 1$
b1100 0$
b1010 /$
b1 .$
b0 -$
r40 ;
b1011111010111100001000000 :
$end
#0
$dumpvars
bx L%
b1 K%
bx J%
0I%
b0xxxx00xx H%
xG%
xF%
xE%
xD%
xC%
xB%
0A%
1@%
bx ?%
bx >%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
b1111100 5%
04%
b0 3%
bx 2%
11%
00%
1/%
x.%
b0 -%
b0xxxx00xx ,%
1+%
0*%
0)%
b0 (%
1'%
b0 &%
bx %%
x$%
b1111100 #%
b0 "%
b0xxxxx !%
bx ~$
bx }$
bx |$
bx {$
bx z$
bx y$
bx x$
xw$
xv$
xu$
xt$
bx00000000xxxxxxxx00000000 s$
b0 r$
bx q$
b0 p$
bx o$
xn$
xm$
bx l$
bx k$
bx j$
bx i$
bx h$
bx g$
bx f$
bx e$
bx d$
bx c$
bx b$
bx00000000xxxxxxxx00000000 a$
x`$
x_$
bx ^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
bx W$
bx V$
bx U$
bx T$
bx S$
bx00000000xxxxxxxx00000000 R$
bx00000000xxxxxxxx00000000 Q$
b0 P$
b0 O$
bx N$
0M$
xL$
xK$
xJ$
bx I$
bx H$
xG$
xF$
bx E$
bx D$
bx C$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
0t#
0s#
0r#
xq#
0p#
xo#
1n#
xm#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx l#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx k#
xj#
1i#
xh#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx g#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx f#
xe#
1d#
xc#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx b#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a#
x`#
1_#
x^#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx ]#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \#
x[#
1Z#
xY#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx X#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx W#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx V#
bx U#
xT#
1S#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
1H#
xG#
xF#
1E#
xD#
xC#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx B#
xA#
1@#
x?#
x>#
1=#
x<#
1;#
1:#
x9#
18#
x7#
x6#
x5#
x4#
13#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 2#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
bx $#
x##
bx "#
x!#
b11 ~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx t"
xs"
xr"
xq"
0p"
bx o"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx b"
xa"
x`"
0_"
1^"
0]"
x\"
1["
xZ"
xY"
xX"
0W"
xV"
xU"
xT"
bx S"
bx R"
bx Q"
bx P"
bx O"
xN"
xM"
xL"
bx K"
xJ"
bx I"
bx H"
bx G"
xF"
xE"
bx D"
xC"
xB"
bx A"
x@"
x?"
x>"
x="
x<"
x;"
1:"
09"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
01"
00"
0/"
x."
x-"
x,"
bx +"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
bx ~
bx }
x|
0{
xz
xy
xx
xw
xv
xu
xt
xs
bx r
xq
b0 p
xo
xn
xm
xl
xk
xj
xi
xh
b0 g
xf
xe
xd
xc
xb
xa
0`
x_
1^
x]
x\
x[
1Z
bx Y
1X
xW
1V
xU
xT
bx S
bx R
xQ
xP
xO
xN
1M
bx L
bx K
xJ
b11111 I
1H
1G
1F
1E
1D
1C
1B
1A
0@
1?
0>
bx =
b11111111111111111111111111111111 <
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
bx +
x*
x)
x(
x'
bx &
0%
bx $
bx #
x"
x!
$end
#200
b0 2%
b0 ?%
0w"
1J#
1C#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 t"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 2#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 B#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 W#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 \#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 a#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 f#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 k#
09
0v$
0u$
b0xx000 !%
0w$
1F$
1G$
1L"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 b"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 1#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 V#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 X#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 ]#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 b#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 g#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 l#
10#
10
1Z"
1Y"
0U"
08"
0T"
1'#
07"
1/#
0X"
0.#
1%#
1)#
0w#
0v#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0f
0j
b0 P"
b0 O"
b0 A"
b0 Q"
b0 D"
b0 R"
16"
0M"
05"
b0 H"
b0 K"
b0 S"
0N"
0!"
1""
0;"
0|
0&"
0k
0.%
0'"
1C%
0D%
0G%
0B%
0E%
0F%
0m
0q#
1p#
b1 L%
0G
1@
#250
10"
1r#
#300
b0 R$
b0 s$
b0 x$
b11111111 &
b1111111111111111 R
b1111111111111111 I$
b1111111111111111 l$
b1111111111111111 S
12
b0 N$
b0 o$
b0 q$
13
1t
17
16
b0 Q$
b0 a$
0m$
0Q
0J"
0t$
15
0n$
b0 !%
0v
0*"
0_
0c
0d
0e
0+$
0i
0*$
0u
0w
0z
0#"
0,"
0."
1'$
0&$
1/"
1s#
#350
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 t"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 2#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 B#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 W#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 \#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 a#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 f#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 k#
05#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 b"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 1#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 V#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 X#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 ]#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 b#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 g#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 l#
0+#
1*#
0&#
0!#
1}"
0|"
1z"
11"
1t#
#400
0@
#450
0\"
0,#
0-#
1N
1O
b11 +
b11 Y
1u#
1s
1h
0,$
0f"
0e"
1h#
1m#
1j"
0k"
0i"
0g"
b0 o"
0h"
1T#
1P#
1[#
1e#
1j#
1o#
0R#
0q"
0m"
1`#
0n"
0v"
1^#
0u"
1Y#
1c#
1L#
1N#
0r"
1K#
14#
0s"
1<#
1d"
1I#
0x"
1c"
1O#
1G#
1?#
1F#
1D#
19#
17#
0l"
1M#
1a"
1>#
1A#
1`"
0y"
1U
1T
b0 ~$
0]
0\
0[
06#
b0 +"
b0 U$
b0 g$
b0 }$
b0 ~
b0 G"
b0 T$
b0 [$
1/
1W
1!
1.
1-
1,
1*
1)
1(
1'
1(#
b10000 C$
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 b"
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 1#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 V#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 X#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 ]#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 b#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 g#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 l#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 t"
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 2#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 B#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 W#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 \#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 a#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 f#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 k#
0Q#
1$%
0P
b0 e$
b0 c$
0L$
b0 V$
b0 ]$
b0 j$
b0 Y$
0"
11
14
0V"
1($
b0 D$
b0 "#
b0 $#
b0 U#
0a
0b
0l
0n
0x
0y
0$"
0%"
0("
0K$
0)"
02"
0J$
03"
04"
0o
0_$
0`$
0q
08
0-"
1##
0w"
0p"
1:#
1^"
0W"
0]"
b11 ~"
0)$
0{"
b1 ,%
b1 H%
00"
0r#
#500
0/"
0s#
#550
01"
0t#
#600
1@
#610
0p#
b11 L%
1G
#650
10"
1r#
#700
1m
1q#
1/"
1s#
#750
11"
1t#
#800
0B"
0C"
0E"
0F"
0J
0>"
0?"
1="
1<"
0@
#850
b0 J%
1{"
1)$
00"
0r#
#900
0/"
0s#
#950
01"
0t#
#1000
1@
#1050
10"
1r#
#1100
b0 C$
1b
b10000 D$
1/"
1s#
#1150
0(#
1V"
0##
11"
1t#
#1200
0@
#1250
00"
0r#
#1300
0/"
0s#
#1350
01"
0t#
#1400
1@
#1450
10"
1r#
#1500
b10000 C$
b0 D$
1/"
1s#
#1550
11"
1t#
#1600
0@
#1650
00"
0r#
#1700
0/"
0s#
#1750
01"
0t#
#1800
1@
#1810
1M$
0D
0:"
b1000000 #%
b1000000 5%
b10000 I
b110111010000000001000000 <
b1 L%
#1850
10"
1r#
#1900
b0 C$
b10000 D$
1/"
1s#
#1950
11"
1t#
#2000
0@
#2050
00"
0r#
#2100
0/"
0s#
#2150
01"
0t#
#2200
1@
#2210
b11011101 >%
1@"
b1100110011011101 \$
b1010101010111011 Z$
b10101010101110111100110011011101 $
b10101010101110111100110011011101 r
b10101010101110111100110011011101 S$
b10101010101110111100110011011101 X$
b10101010101110111100110011011101 %%
b10101010101110111100110011011101 K
b10101010101110111100110011011101 E$
b10101010101110111100110011011101 W$
b10101010101110111100110011011101 #
b10101010101110111100110011011101 L
b10101010101110111100110011011101 =
1\"
0/
10
1`
0I%
16%
b0 C$
0T
0U
1[
1\
0(
0'
0*
0)
0?
0A
#2250
10"
1r#
#2300
b1000 C$
b0 D$
1&$
1/"
1s#
#2350
1(#
0V"
1##
11"
1t#
#2400
0@
#2450
00"
0r#
#2500
0/"
0s#
#2550
01"
0t#
#2600
1@
#2610
1]
0-
0,
b101 L%
0F
#2650
10"
1r#
#2700
b10001 C$
1%$
1v#
1x#
b1000 D$
1/"
1s#
#2750
11"
1t#
#2800
0@
#2850
00"
0r#
#2900
0/"
0s#
#2950
01"
0t#
#3000
1@
#3050
10"
1r#
#3100
b11011101 &
b1101110111011101 R
b1101110111011101 I$
b1101110111011101 l$
b1101110111011101 S
b1101110111011101 p
b1101110111011101 P$
b1101110111011101 r$
b11011101 p$
b11011101 "%
b11011101 ~$
b1100110011011101 ~
b1100110011011101 G"
b1100110011011101 T$
02
07
b1100110011011101 V$
b1100110011011101 ]$
b1100110011011101 j$
b1100110011011101 [$
06
1L$
1n$
b100000 !%
b11010 C$
1v#
1x#
1%$
1_
1c
1."
b10001 D$
1/"
1s#
#3150
11"
1t#
#3200
0@
#3250
00"
0r#
#3300
0/"
0s#
#3350
01"
0t#
#3400
1@
#3450
10"
1r#
#3500
b110 C$
1v#
1x#
1%$
b11010 D$
1/"
1s#
#3550
11"
1t#
#3600
0@
#3650
00"
0r#
#3700
0/"
0s#
#3750
01"
0t#
#3800
1@
#3850
10"
1r#
#3900
b10110 C$
1w#
0v#
1x#
1%$
b110 D$
1/"
1s#
#3950
1,#
1-#
0N
0O
b0 +
b0 Y
0u#
0s
1,$
11"
1t#
#4000
0\"
0,#
0-#
1N
1O
b11 +
b11 Y
1u#
1s
0,$
1/
0`
06%
1U
0]
0\
1-
1,
1*
1)
1F
1A
0@
#4050
00"
0r#
#4100
0/"
0s#
#4150
01"
0t#
#4200
1@
#4250
10"
1r#
#4300
b11111111 &
b1111111111111111 R
b1111111111111111 I$
b1111111111111111 l$
b1111111111111111 S
12
b1110 C$
0w#
0x#
0%$
0_
0&$
b10110 D$
1/"
1s#
#4350
0(#
1V"
0##
11"
1t#
#4400
0@
#4450
00"
0r#
#4500
0/"
0s#
#4550
01"
0t#
#4600
1@
#4610
0M$
1D
b0 p
b0 P$
b0 r$
b11111111 ~$
b1111111111111111 ~
b1111111111111111 G"
b1111111111111111 T$
b0 p$
b0 "%
b1111111111111111 V$
b1111111111111111 ]$
b1111111111111111 j$
b1111111111111111 [$
b10000 !%
b111111111 >%
b1111111111111111 \$
b1111111111111111 Z$
1:"
b11111111111111111111111111111111 $
b11111111111111111111111111111111 r
b11111111111111111111111111111111 S$
b11111111111111111111111111111111 X$
b11111111111111111111111111111111 %%
b11111111111111111111111111111111 K
b11111111111111111111111111111111 E$
b11111111111111111111111111111111 W$
b11111111111111111111111111111111 #
b11111111111111111111111111111111 L
b1111100 #%
b1111100 5%
b11111 I
b11111111111111111111111111111111 =
b11111111111111111111111111111111 <
b1110 C$
1T
0[
1(
1'
b100 L%
1?
#4650
10"
1r#
#4700
b0 ~$
b0 ~
b0 G"
b0 T$
17
b0 V$
b0 ]$
b0 j$
b0 [$
16
0L$
0n$
b0 !%
b0 C$
0c
0."
b1110 D$
1/"
1s#
#4750
11"
1t#
#4800
0@
#4850
00"
0r#
#4900
0/"
0s#
#4950
01"
0t#
#5000
1@
#5050
10"
1r#
#5100
b10000 C$
b0 D$
1/"
1s#
#5150
11"
1t#
#5200
0@
#5250
00"
0r#
#5300
0/"
0s#
#5350
01"
0t#
#5400
1@
#5450
10"
1r#
#5500
b0 C$
b10000 D$
1/"
1s#
#5550
11"
1t#
#5600
0@
#5650
00"
0r#
#5700
0/"
0s#
#5750
01"
0t#
#5800
1@
#5850
10"
1r#
#5900
b10000 C$
b0 D$
1/"
1s#
#5950
11"
1t#
#6000
0@
#6050
00"
0r#
#6100
0/"
0s#
#6150
01"
0t#
#6200
1@
#6210
