Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  3 09:54:47 2020
| Host         : BANANA running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file DeclockedTop_control_sets_placed.rpt
| Design       : DeclockedTop
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   360 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |    49 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           10 |
| No           | No                    | Yes                    |              32 |           32 |
| No           | Yes                   | No                     |              78 |           33 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------+----------------------------------+------------------+----------------+
|           Clock Signal          |          Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------------------+----------------------------------+------------------+----------------+
|  n_0_107_BUFG                   |                                | top/sim/so_reg[10]_LDC_i_2_n_1   |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[1]_LDC_i_1_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[1]_LDC_i_2_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[2]_LDC_i_1_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[2]_LDC_i_2_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[3]_LDC_i_1_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[3]_LDC_i_2_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[4]_LDC_i_1_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[4]_LDC_i_2_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[5]_LDC_i_1_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[5]_LDC_i_2_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[9]_LDC_i_2_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[0]_LDC_i_1_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[0]_LDC_i_2_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[10]_LDC_i_1_n_1   |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[15]_LDC_i_2_n_1   |                1 |              1 |
|  top/drv/div/clk_div            |                                |                                  |                1 |              1 |
|  top/sim/so_reg[7]_LDC_i_1_n_1  |                                | top/sim/so_reg[7]_LDC_i_2_n_1    |                1 |              1 |
|  top/sim/so_reg[11]_LDC_i_1_n_1 |                                | top/sim/so_reg[11]_LDC_i_2_n_1   |                1 |              1 |
|  top/sim/so_reg[12]_LDC_i_1_n_1 |                                | top/sim/so_reg[12]_LDC_i_2_n_1   |                1 |              1 |
|  top/sim/so_reg[13]_LDC_i_1_n_1 |                                | top/sim/so_reg[13]_LDC_i_2_n_1   |                1 |              1 |
|  top/sim/so_reg[14]_LDC_i_1_n_1 |                                | top/sim/so_reg[14]_LDC_i_2_n_1   |                1 |              1 |
|  top/sim/so_reg[15]_LDC_i_1_n_1 |                                | top/sim/so_reg[15]_LDC_i_2_n_1   |                1 |              1 |
|  top/sim/so_reg[1]_LDC_i_1_n_1  |                                | top/sim/so_reg[1]_LDC_i_2_n_1    |                1 |              1 |
|  top/sim/so_reg[2]_LDC_i_1_n_1  |                                | top/sim/so_reg[2]_LDC_i_2_n_1    |                1 |              1 |
|  top/sim/so_reg[3]_LDC_i_1_n_1  |                                | top/sim/so_reg[3]_LDC_i_2_n_1    |                1 |              1 |
|  top/sim/so_reg[4]_LDC_i_1_n_1  |                                | top/sim/so_reg[4]_LDC_i_2_n_1    |                1 |              1 |
|  top/sim/so_reg[5]_LDC_i_1_n_1  |                                | top/sim/so_reg[5]_LDC_i_2_n_1    |                1 |              1 |
|  top/sim/so_reg[0]_LDC_i_1_n_1  |                                | top/sim/so_reg[0]_LDC_i_2_n_1    |                1 |              1 |
|  top/sim/so_reg[10]_LDC_i_1_n_1 |                                | top/sim/so_reg[10]_LDC_i_2_n_1   |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[6]_LDC_i_1_n_1    |                1 |              1 |
|  top/sim/so_reg[8]_LDC_i_1_n_1  |                                | top/sim/so_reg[8]_LDC_i_2_n_1    |                1 |              1 |
|  top/sim/so_reg[9]_LDC_i_1_n_1  |                                | top/sim/so_reg[9]_LDC_i_2_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[8]_LDC_i_2_n_1    |                1 |              1 |
|  top/sim/so_reg[6]_LDC_i_1_n_1  |                                | top/sim/so_reg[6]_LDC_i_2_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[8]_LDC_i_1_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[9]_LDC_i_1_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[6]_LDC_i_2_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[7]_LDC_i_1_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[7]_LDC_i_2_n_1    |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[11]_LDC_i_2_n_1   |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[15]_LDC_i_1_n_1   |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[14]_LDC_i_2_n_1   |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[14]_LDC_i_1_n_1   |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[13]_LDC_i_2_n_1   |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[13]_LDC_i_1_n_1   |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[12]_LDC_i_2_n_1   |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[12]_LDC_i_1_n_1   |                1 |              1 |
|  n_0_107_BUFG                   |                                | top/sim/so_reg[11]_LDC_i_1_n_1   |                1 |              1 |
|  clk_BUFG                       | top/db_reset/signal_i_1__1_n_1 | reset_IBUF                       |                2 |              6 |
|  clk_BUFG                       | top/db_dpr/signal_i_1__3_n_1   | dig_prev_IBUF                    |                2 |              6 |
|  clk_BUFG                       | top/db_dnx/signal_i_1__2_n_1   | dig_next_IBUF                    |                2 |              6 |
|  clk_BUFG                       | top/db_dec/signal_i_1__0_n_1   | dec_IBUF                         |                2 |              6 |
|  clk_BUFG                       | top/db_inc/sel                 | inc_IBUF                         |                2 |              6 |
|  clk_BUFG                       | top/db_reset/out               |                                  |                2 |              8 |
|  clk_BUFG                       | top/sel_rule/rule[7]_i_1_n_1   |                                  |                3 |              8 |
|  clk_BUFG                       |                                | top/div_sim/state[15]_i_1_n_1    |                4 |             15 |
|  clk_BUFG                       |                                | top/drv/div/state[15]_i_1__0_n_1 |                4 |             15 |
|  clk_BUFG                       |                                |                                  |                9 |             19 |
|  clk_sys_IBUF_BUFG              |                                | main_div/state[31]_i_1_n_1       |                9 |             32 |
+---------------------------------+--------------------------------+----------------------------------+------------------+----------------+


