#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002a422f0 .scope module, "CPUTester3" "CPUTester3" 2 1;
 .timescale 0 0;
v0000000002ad1620_0 .var "clk", 0 0;
v0000000002ad16c0_0 .var/i "f", 31 0;
v0000000002ad1760_0 .var/i "index", 31 0;
v0000000002ad1d00_0 .var/i "memoryFile", 31 0;
v0000000002ad04a0_0 .var "reset", 0 0;
S_0000000002a7ce10 .scope module, "CPU_Test1" "mipsCPUData3" 2 8, 3 251 0, S_0000000002a422f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002accfc0_0 .net "MOC", 0 0, v0000000002acaae0_0;  1 drivers
v0000000002acd060_0 .net *"_s11", 3 0, L_0000000002b4cc70;  1 drivers
v0000000002acd560_0 .net "aluB", 31 0, v0000000002a5f980_0;  1 drivers
v0000000002acd420_0 .net "aluCode", 5 0, v0000000002a5f3e0_0;  1 drivers
v0000000002acd4c0_0 .net "aluOut", 31 0, v0000000002acc520_0;  1 drivers
v0000000002acd600_0 .net "aluSource", 1 0, v0000000002a5e760_0;  1 drivers
v0000000002acd6a0_0 .net "andOut", 0 0, v0000000002accd40_0;  1 drivers
v0000000002ad1bc0_0 .net "branch", 0 0, v0000000002a5f520_0;  1 drivers
v0000000002ad2200_0 .net "branchAddOut", 31 0, v0000000002acdba0_0;  1 drivers
v0000000002ad20c0_0 .net "branchSelect", 31 0, v0000000002a5f5c0_0;  1 drivers
v0000000002ad1940_0 .net "byte", 0 0, v0000000002a5e300_0;  1 drivers
v0000000002ad2160_0 .net "clk", 0 0, v0000000002ad1620_0;  1 drivers
v0000000002ad1120_0 .net "func", 5 0, v0000000002acd2e0_0;  1 drivers
v0000000002ad1800_0 .net "immediate", 0 0, v0000000002a5e260_0;  1 drivers
v0000000002ad14e0_0 .net "instruction", 31 0, v0000000002ac9e60_0;  1 drivers
v0000000002ad0860_0 .net "irLoad", 0 0, v0000000002a5fac0_0;  1 drivers
v0000000002ad0d60_0 .net "jump", 0 0, v0000000002a5e800_0;  1 drivers
v0000000002ad1580_0 .net "jumpMuxOut", 31 0, v0000000002aca400_0;  1 drivers
v0000000002ad0900_0 .net "marInput", 31 0, v0000000002accc00_0;  1 drivers
v0000000002ad0a40_0 .net "marLoad", 0 0, v0000000002a5fb60_0;  1 drivers
v0000000002ad1080_0 .net "mdrData", 31 0, v0000000002ac95a0_0;  1 drivers
v0000000002ad0ea0_0 .net "mdrIn", 31 0, v0000000002acd880_0;  1 drivers
v0000000002ad18a0_0 .net "mdrLoad", 0 0, v0000000002a5fde0_0;  1 drivers
v0000000002ad09a0_0 .net "mdrSource", 0 0, v0000000002a5df40_0;  1 drivers
v0000000002ad11c0_0 .net "memAdress", 31 0, v0000000002ac9780_0;  1 drivers
v0000000002ad0fe0_0 .net "memData", 31 0, v0000000002ac9be0_0;  1 drivers
v0000000002ad1ee0_0 .net "memEnable", 0 0, v0000000002a5dfe0_0;  1 drivers
v0000000002ad0f40_0 .net "next", 31 0, v0000000002acacc0_0;  1 drivers
v0000000002ad1e40_0 .net "npcLoad", 0 0, v0000000002a5e080_0;  1 drivers
v0000000002ad1260_0 .net "pcAdd4", 31 0, L_0000000002b4d670;  1 drivers
v0000000002ad0720_0 .net "pcLoad", 0 0, v0000000002a5ea80_0;  1 drivers
v0000000002ad2340_0 .net "pcOut", 31 0, v0000000002acb260_0;  1 drivers
v0000000002ad22a0_0 .net "pcSelect", 0 0, v0000000002a5eb20_0;  1 drivers
v0000000002ad19e0_0 .net "regMuxOut", 4 0, v0000000002ac9640_0;  1 drivers
v0000000002ad1300_0 .net "regOutA", 31 0, v0000000002acaea0_0;  1 drivers
v0000000002ad1a80_0 .net "regOutB", 31 0, v0000000002acaf40_0;  1 drivers
v0000000002ad1c60_0 .net "regWrite", 0 0, v0000000002a5ebc0_0;  1 drivers
v0000000002ad0ae0_0 .net "reset", 0 0, v0000000002ad04a0_0;  1 drivers
v0000000002ad0e00_0 .net "rfSource", 0 0, v0000000002aca9a0_0;  1 drivers
v0000000002ad13a0_0 .net "rw", 0 0, v0000000002a5fa20_0;  1 drivers
v0000000002ad1440_0 .net "shftLeft28Out", 27 0, v0000000002acd380_0;  1 drivers
v0000000002ad1b20_0 .net "shftLeftOut", 31 0, v0000000002ace320_0;  1 drivers
v0000000002ad0cc0_0 .net "signExtOut", 31 0, v0000000002acc840_0;  1 drivers
v0000000002ad0540_0 .net "unSign", 0 0, v0000000002acae00_0;  1 drivers
v0000000002ad1f80_0 .net "zFlag", 0 0, v0000000002acce80_0;  1 drivers
L_0000000002aec840 .part v0000000002ac9e60_0, 26, 6;
L_0000000002aec8e0 .part v0000000002ac9e60_0, 0, 6;
L_0000000002aecc00 .part v0000000002ac9e60_0, 16, 5;
L_0000000002aecca0 .part v0000000002ac9e60_0, 11, 5;
L_0000000002b4cc70 .part L_0000000002b4d670, 28, 4;
L_0000000002b4cb30 .concat [ 28 4 0 0], v0000000002acd380_0, L_0000000002b4cc70;
L_0000000002b4c6d0 .part v0000000002ac9e60_0, 21, 5;
L_0000000002b4e4d0 .part v0000000002ac9e60_0, 16, 5;
L_0000000002b4e9d0 .part v0000000002ac9e60_0, 0, 16;
L_0000000002b4e1b0 .part v0000000002ac9e60_0, 0, 26;
S_00000000029372b0 .scope module, "ALU_Mux" "mux4inputs" 3 343, 4 47 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v0000000002a5fca0_0 .net "one", 31 0, v0000000002acc840_0;  alias, 1 drivers
v0000000002a5f980_0 .var "result", 31 0;
v0000000002a5f160_0 .net "s", 1 0, v0000000002a5e760_0;  alias, 1 drivers
L_0000000002af4518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002a5ed00_0 .net "three", 31 0, L_0000000002af4518;  1 drivers
v0000000002a5e6c0_0 .net "two", 31 0, v0000000002ac95a0_0;  alias, 1 drivers
v0000000002a5f2a0_0 .net "zero", 31 0, v0000000002acaf40_0;  alias, 1 drivers
E_0000000002a33ab0/0 .event edge, v0000000002a5f160_0, v0000000002a5f2a0_0, v0000000002a5fca0_0, v0000000002a5e6c0_0;
E_0000000002a33ab0/1 .event edge, v0000000002a5ed00_0;
E_0000000002a33ab0 .event/or E_0000000002a33ab0/0, E_0000000002a33ab0/1;
S_0000000002937430 .scope module, "Branch_Mux" "mux32" 3 345, 4 33 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002a5e440_0 .net "one", 31 0, v0000000002acdba0_0;  alias, 1 drivers
v0000000002a5f5c0_0 .var "result", 31 0;
v0000000002a5fd40_0 .net "s", 0 0, v0000000002accd40_0;  alias, 1 drivers
v0000000002a5f340_0 .net "zero", 31 0, L_0000000002b4d670;  alias, 1 drivers
E_0000000002a33a70 .event edge, v0000000002a5fd40_0, v0000000002a5f340_0, v0000000002a5e440_0;
S_00000000029416f0 .scope module, "Control_Unit" "control" 3 334, 5 1 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v0000000002a5e1c0_0 .net "MOC", 0 0, v0000000002acaae0_0;  alias, 1 drivers
v0000000002a5fa20_0 .var "RW", 0 0;
v0000000002a5f3e0_0 .var "aluCode", 5 0;
v0000000002a5e760_0 .var "aluSrc", 1 0;
v0000000002a5f520_0 .var "branch", 0 0;
v0000000002a5e300_0 .var "byte", 0 0;
v0000000002a5f480_0 .net "clk", 0 0, v0000000002ad1620_0;  alias, 1 drivers
v0000000002a5e260_0 .var "immediate", 0 0;
v0000000002a5fac0_0 .var "irLoad", 0 0;
v0000000002a5e800_0 .var "jump", 0 0;
v0000000002a5fb60_0 .var "marLoad", 0 0;
v0000000002a5fde0_0 .var "mdrLoad", 0 0;
v0000000002a5df40_0 .var "mdrSource", 0 0;
v0000000002a5dfe0_0 .var "memEnable", 0 0;
v0000000002a5e080_0 .var "npcLoad", 0 0;
v0000000002a5e4e0_0 .net "opCode", 5 0, L_0000000002aec840;  1 drivers
v0000000002a5ea80_0 .var "pcLoad", 0 0;
v0000000002a5eb20_0 .var "pcSelect", 0 0;
v0000000002a5ebc0_0 .var "regWrite", 0 0;
v0000000002ac98c0_0 .net "reset", 0 0, v0000000002ad04a0_0;  alias, 1 drivers
v0000000002aca9a0_0 .var "rfSource", 0 0;
v0000000002acaa40_0 .var "state", 4 0;
v0000000002acae00_0 .var "unSign", 0 0;
E_0000000002a351f0 .event posedge, v0000000002a5f480_0;
S_00000000029386c0 .scope module, "IR" "register" 3 328, 6 48 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002aca4a0_0 .net "clk", 0 0, v0000000002ad1620_0;  alias, 1 drivers
v0000000002ac9960_0 .net "in", 31 0, v0000000002ac9be0_0;  alias, 1 drivers
v0000000002ac9c80_0 .net "load", 0 0, v0000000002a5fac0_0;  alias, 1 drivers
v0000000002ac9e60_0 .var "result", 31 0;
E_0000000002a38ab0 .event posedge, v0000000002a5fac0_0;
S_0000000002938840 .scope module, "Jump_Mux" "mux32" 3 346, 4 33 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002ac9fa0_0 .net "one", 31 0, L_0000000002b4cb30;  1 drivers
v0000000002aca400_0 .var "result", 31 0;
v0000000002aca540_0 .net "s", 0 0, v0000000002a5e800_0;  alias, 1 drivers
v0000000002aca7c0_0 .net "zero", 31 0, v0000000002a5f5c0_0;  alias, 1 drivers
E_0000000002a389b0 .event edge, v0000000002a5e800_0, v0000000002a5f5c0_0, v0000000002ac9fa0_0;
S_00000000028eb670 .scope module, "MAR" "register" 3 325, 6 48 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002ac9b40_0 .net "clk", 0 0, v0000000002ad1620_0;  alias, 1 drivers
v0000000002ac9500_0 .net "in", 31 0, v0000000002accc00_0;  alias, 1 drivers
v0000000002aca860_0 .net "load", 0 0, v0000000002a5fb60_0;  alias, 1 drivers
v0000000002ac9780_0 .var "result", 31 0;
E_0000000002a38b70 .event posedge, v0000000002a5fb60_0;
S_00000000028eb7f0 .scope module, "MDR" "register" 3 326, 6 48 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002aca5e0_0 .net "clk", 0 0, v0000000002ad1620_0;  alias, 1 drivers
v0000000002acab80_0 .net "in", 31 0, v0000000002acd880_0;  alias, 1 drivers
v0000000002ac9d20_0 .net "load", 0 0, v0000000002a5fde0_0;  alias, 1 drivers
v0000000002ac95a0_0 .var "result", 31 0;
E_0000000002a39ab0 .event posedge, v0000000002a5fde0_0;
S_00000000028db020 .scope module, "Memory" "MemoryTest1" 3 356, 7 1 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002acaae0_0 .var "MOC", 0 0;
v0000000002aca180 .array "Mem", 511 0, 7 0;
v0000000002ac9460_0 .net "address", 31 0, v0000000002ac9780_0;  alias, 1 drivers
v0000000002aca680_0 .net "byte", 0 0, v0000000002a5e300_0;  alias, 1 drivers
v0000000002aca0e0_0 .net "dataIn", 31 0, v0000000002ac95a0_0;  alias, 1 drivers
v0000000002aca720_0 .net "memEnable", 0 0, v0000000002a5dfe0_0;  alias, 1 drivers
v0000000002ac9be0_0 .var "output_destination", 31 0;
v0000000002ac9dc0_0 .net "rw", 0 0, v0000000002a5fa20_0;  alias, 1 drivers
E_0000000002a39670 .event posedge, v0000000002a5dfe0_0;
S_00000000028db1a0 .scope module, "NPC" "register" 3 327, 6 48 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002aca900_0 .net "clk", 0 0, v0000000002ad1620_0;  alias, 1 drivers
v0000000002acac20_0 .net "in", 31 0, v0000000002aca400_0;  alias, 1 drivers
v0000000002ac9a00_0 .net "load", 0 0, v0000000002a5e080_0;  alias, 1 drivers
v0000000002acacc0_0 .var "result", 31 0;
E_0000000002a39df0 .event posedge, v0000000002a5e080_0;
S_00000000028cc380 .scope module, "Program_Counter" "ProgramCounter" 3 331, 5 331 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v0000000002acb120_0 .net "Clk", 0 0, v0000000002ad1620_0;  alias, 1 drivers
v0000000002acb1c0_0 .net "Load", 0 0, v0000000002a5ea80_0;  alias, 1 drivers
v0000000002aca360_0 .net "PCNext", 31 0, v0000000002acacc0_0;  alias, 1 drivers
v0000000002acb260_0 .var "PCResult", 31 0;
v0000000002ac9f00_0 .net "Reset", 0 0, v0000000002ad04a0_0;  alias, 1 drivers
E_0000000002a3a570 .event posedge, v0000000002a5ea80_0;
S_0000000002acbef0 .scope module, "Register_File" "RegisterFile" 3 350, 8 1 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002acad60_0 .net "A_Address", 4 0, L_0000000002b4c6d0;  1 drivers
v0000000002acaea0_0 .var "A_Data", 31 0;
v0000000002acb300_0 .net "B_Address", 4 0, L_0000000002b4e4d0;  1 drivers
v0000000002acaf40_0 .var "B_Data", 31 0;
v0000000002ac9aa0_0 .net "C_Address", 4 0, v0000000002ac9640_0;  alias, 1 drivers
v0000000002acafe0_0 .net "C_Data", 31 0, v0000000002acd880_0;  alias, 1 drivers
v0000000002ac96e0_0 .net "Clk", 0 0, v0000000002ad1620_0;  alias, 1 drivers
v0000000002aca040 .array "Registers", 31 0, 31 0;
v0000000002acb080_0 .net "Write", 0 0, v0000000002a5ebc0_0;  alias, 1 drivers
v0000000002aca040_0 .array/port v0000000002aca040, 0;
v0000000002aca040_1 .array/port v0000000002aca040, 1;
v0000000002aca040_2 .array/port v0000000002aca040, 2;
E_0000000002a39a30/0 .event edge, v0000000002acad60_0, v0000000002aca040_0, v0000000002aca040_1, v0000000002aca040_2;
v0000000002aca040_3 .array/port v0000000002aca040, 3;
v0000000002aca040_4 .array/port v0000000002aca040, 4;
v0000000002aca040_5 .array/port v0000000002aca040, 5;
v0000000002aca040_6 .array/port v0000000002aca040, 6;
E_0000000002a39a30/1 .event edge, v0000000002aca040_3, v0000000002aca040_4, v0000000002aca040_5, v0000000002aca040_6;
v0000000002aca040_7 .array/port v0000000002aca040, 7;
v0000000002aca040_8 .array/port v0000000002aca040, 8;
v0000000002aca040_9 .array/port v0000000002aca040, 9;
v0000000002aca040_10 .array/port v0000000002aca040, 10;
E_0000000002a39a30/2 .event edge, v0000000002aca040_7, v0000000002aca040_8, v0000000002aca040_9, v0000000002aca040_10;
v0000000002aca040_11 .array/port v0000000002aca040, 11;
v0000000002aca040_12 .array/port v0000000002aca040, 12;
v0000000002aca040_13 .array/port v0000000002aca040, 13;
v0000000002aca040_14 .array/port v0000000002aca040, 14;
E_0000000002a39a30/3 .event edge, v0000000002aca040_11, v0000000002aca040_12, v0000000002aca040_13, v0000000002aca040_14;
v0000000002aca040_15 .array/port v0000000002aca040, 15;
v0000000002aca040_16 .array/port v0000000002aca040, 16;
v0000000002aca040_17 .array/port v0000000002aca040, 17;
v0000000002aca040_18 .array/port v0000000002aca040, 18;
E_0000000002a39a30/4 .event edge, v0000000002aca040_15, v0000000002aca040_16, v0000000002aca040_17, v0000000002aca040_18;
v0000000002aca040_19 .array/port v0000000002aca040, 19;
v0000000002aca040_20 .array/port v0000000002aca040, 20;
v0000000002aca040_21 .array/port v0000000002aca040, 21;
v0000000002aca040_22 .array/port v0000000002aca040, 22;
E_0000000002a39a30/5 .event edge, v0000000002aca040_19, v0000000002aca040_20, v0000000002aca040_21, v0000000002aca040_22;
v0000000002aca040_23 .array/port v0000000002aca040, 23;
v0000000002aca040_24 .array/port v0000000002aca040, 24;
v0000000002aca040_25 .array/port v0000000002aca040, 25;
v0000000002aca040_26 .array/port v0000000002aca040, 26;
E_0000000002a39a30/6 .event edge, v0000000002aca040_23, v0000000002aca040_24, v0000000002aca040_25, v0000000002aca040_26;
v0000000002aca040_27 .array/port v0000000002aca040, 27;
v0000000002aca040_28 .array/port v0000000002aca040, 28;
v0000000002aca040_29 .array/port v0000000002aca040, 29;
v0000000002aca040_30 .array/port v0000000002aca040, 30;
E_0000000002a39a30/7 .event edge, v0000000002aca040_27, v0000000002aca040_28, v0000000002aca040_29, v0000000002aca040_30;
v0000000002aca040_31 .array/port v0000000002aca040, 31;
E_0000000002a39a30/8 .event edge, v0000000002aca040_31, v0000000002acb300_0;
E_0000000002a39a30 .event/or E_0000000002a39a30/0, E_0000000002a39a30/1, E_0000000002a39a30/2, E_0000000002a39a30/3, E_0000000002a39a30/4, E_0000000002a39a30/5, E_0000000002a39a30/6, E_0000000002a39a30/7, E_0000000002a39a30/8;
E_0000000002a39bf0 .event posedge, v0000000002a5ebc0_0;
S_0000000002acbbf0 .scope module, "Register_Mux" "mux4" 3 341, 4 13 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002aca220_0 .net "one", 4 0, L_0000000002aecca0;  1 drivers
v0000000002ac9640_0 .var "result", 4 0;
v0000000002ac9820_0 .net "s", 0 0, v0000000002aca9a0_0;  alias, 1 drivers
v0000000002aca2c0_0 .net "zero", 4 0, L_0000000002aecc00;  1 drivers
E_0000000002a39c70 .event edge, v0000000002aca9a0_0, v0000000002aca2c0_0, v0000000002aca220_0;
S_0000000002acb470 .scope module, "addFour" "addplus4" 3 363, 6 3 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002af4560 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002acc700_0 .net/2u *"_s0", 31 0, L_0000000002af4560;  1 drivers
v0000000002acda60_0 .net "pc", 31 0, v0000000002acb260_0;  alias, 1 drivers
v0000000002acdf60_0 .net "result", 31 0, L_0000000002b4d670;  alias, 1 drivers
L_0000000002b4d670 .arith/sum 32, v0000000002acb260_0, L_0000000002af4560;
S_0000000002acc070 .scope module, "adder" "adder" 3 364, 6 7 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002ace140_0 .net "entry0", 31 0, v0000000002ace320_0;  alias, 1 drivers
v0000000002acd7e0_0 .net "entry1", 31 0, v0000000002acb260_0;  alias, 1 drivers
v0000000002acdba0_0 .var "result", 31 0;
E_0000000002a39cf0 .event edge, v0000000002ace140_0, v0000000002acb260_0;
S_0000000002acb5f0 .scope module, "alu" "ALU" 3 353, 9 1 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v0000000002acc520_0 .var "Result", 31 0;
v0000000002ace000_0 .net "a", 31 0, v0000000002acaea0_0;  alias, 1 drivers
v0000000002acd1a0_0 .net "b", 31 0, v0000000002a5f980_0;  alias, 1 drivers
v0000000002acdec0_0 .var "carryFlag", 0 0;
v0000000002acce80_0 .var "condition", 0 0;
v0000000002acc8e0_0 .var/i "counter", 31 0;
v0000000002acd240_0 .var/i "index", 31 0;
v0000000002acd920_0 .var "negativeFlag", 0 0;
v0000000002acde20_0 .net "operation", 5 0, v0000000002acd2e0_0;  alias, 1 drivers
v0000000002ace0a0_0 .var "overFlowFlag", 0 0;
v0000000002ace1e0_0 .var "tempVar", 31 0;
v0000000002ace280_0 .var/i "var", 31 0;
v0000000002acd100_0 .var "zeroFlag", 0 0;
E_0000000002a398b0 .event edge, v0000000002acde20_0, v0000000002a5f980_0, v0000000002acaea0_0;
S_0000000002acbd70 .scope module, "funcMux" "mux6" 3 340, 4 23 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v0000000002acdb00_0 .net "one", 5 0, v0000000002a5f3e0_0;  alias, 1 drivers
v0000000002acd2e0_0 .var "result", 5 0;
v0000000002accf20_0 .net "s", 0 0, v0000000002a5e260_0;  alias, 1 drivers
v0000000002accac0_0 .net "zero", 5 0, L_0000000002aec8e0;  1 drivers
E_0000000002a39b30 .event edge, v0000000002a5e260_0, v0000000002accac0_0, v0000000002a5f3e0_0;
S_0000000002acc1f0 .scope module, "mdrMux" "mux32" 3 344, 4 33 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002acd740_0 .net "one", 31 0, v0000000002acc520_0;  alias, 1 drivers
v0000000002acd880_0 .var "result", 31 0;
v0000000002acc660_0 .net "s", 0 0, v0000000002a5df40_0;  alias, 1 drivers
v0000000002acc7a0_0 .net "zero", 31 0, v0000000002ac9be0_0;  alias, 1 drivers
E_0000000002a39db0 .event edge, v0000000002a5df40_0, v0000000002ac9960_0, v0000000002acc520_0;
S_0000000002acb770 .scope module, "pcMux" "mux32" 3 339, 4 33 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002acca20_0 .net "one", 31 0, v0000000002acb260_0;  alias, 1 drivers
v0000000002accc00_0 .var "result", 31 0;
v0000000002acdd80_0 .net "s", 0 0, v0000000002a5eb20_0;  alias, 1 drivers
v0000000002acdc40_0 .net "zero", 31 0, v0000000002acc520_0;  alias, 1 drivers
E_0000000002a39e30 .event edge, v0000000002a5eb20_0, v0000000002acc520_0, v0000000002acb260_0;
S_0000000002acb8f0 .scope module, "shftJump" "shftLeft28" 3 361, 6 19 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002acc5c0_0 .net "in", 25 0, L_0000000002b4e1b0;  1 drivers
v0000000002acd380_0 .var "result", 27 0;
E_0000000002a39a70 .event edge, v0000000002acc5c0_0;
S_0000000002acba70 .scope module, "shftLeft" "shftLeft" 3 362, 6 41 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002accde0_0 .net "in", 31 0, v0000000002acc840_0;  alias, 1 drivers
v0000000002ace320_0 .var "result", 31 0;
E_0000000002a3a430 .event edge, v0000000002a5fca0_0;
S_0000000002acfb10 .scope module, "signExt" "signExtender" 3 360, 6 26 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002acc980_0 .net "ins", 15 0, L_0000000002b4e9d0;  1 drivers
v0000000002acc840_0 .var "result", 31 0;
v0000000002acdce0_0 .var "tempOnes", 15 0;
v0000000002acd9c0_0 .var "tempZero", 15 0;
v0000000002accb60_0 .net "unSign", 0 0, v0000000002acae00_0;  alias, 1 drivers
E_0000000002a398f0 .event edge, v0000000002acc980_0;
S_0000000002acfc90 .scope module, "simpleAND" "AND" 3 365, 6 13 0, S_0000000002a7ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v0000000002acc480_0 .net "branch", 0 0, v0000000002a5f520_0;  alias, 1 drivers
v0000000002accca0_0 .net "condition", 0 0, v0000000002acce80_0;  alias, 1 drivers
v0000000002accd40_0 .var "result", 0 0;
E_0000000002a39af0 .event edge, v0000000002a5f520_0, v0000000002acce80_0;
S_0000000002a69020 .scope module, "MemoryTest2" "MemoryTest2" 7 61;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002ad1da0_0 .var "MOC", 0 0;
v0000000002ad2020 .array "Mem", 511 0, 7 0;
o0000000002a7fba8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002ad05e0_0 .net "address", 31 0, o0000000002a7fba8;  0 drivers
o0000000002a7fbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002ad0680_0 .net "byte", 0 0, o0000000002a7fbd8;  0 drivers
o0000000002a7fc08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002ad0b80_0 .net "dataIn", 31 0, o0000000002a7fc08;  0 drivers
o0000000002a7fc38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002ad07c0_0 .net "memEnable", 0 0, o0000000002a7fc38;  0 drivers
v0000000002ad0c20_0 .var "output_destination", 31 0;
o0000000002a7fc98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002ad2730_0 .net "rw", 0 0, o0000000002a7fc98;  0 drivers
E_0000000002a39930 .event posedge, v0000000002ad07c0_0;
S_0000000002a69b90 .scope module, "MemoryTest3" "MemoryTest3" 7 121;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002ad3310_0 .var "MOC", 0 0;
v0000000002ad3090 .array "Mem", 511 0, 7 0;
o0000000002a7fe48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002ad34f0_0 .net "address", 31 0, o0000000002a7fe48;  0 drivers
o0000000002a7fe78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002ad3d10_0 .net "byte", 0 0, o0000000002a7fe78;  0 drivers
o0000000002a7fea8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002ad24b0_0 .net "dataIn", 31 0, o0000000002a7fea8;  0 drivers
o0000000002a7fed8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002ad2870_0 .net "memEnable", 0 0, o0000000002a7fed8;  0 drivers
v0000000002ad2a50_0 .var "output_destination", 31 0;
o0000000002a7ff38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002ad2550_0 .net "rw", 0 0, o0000000002a7ff38;  0 drivers
E_0000000002a34430 .event posedge, v0000000002ad2870_0;
S_0000000002a7a970 .scope module, "mipsCPUData1" "mipsCPUData1" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002ae1490_0 .net "MOC", 0 0, v0000000002adfb60_0;  1 drivers
v0000000002ae13f0_0 .net *"_s11", 3 0, L_0000000002b4e7f0;  1 drivers
v0000000002ae1df0_0 .net "aluB", 31 0, v0000000002ad3f90_0;  1 drivers
v0000000002ae2250_0 .net "aluCode", 5 0, v0000000002ad2cd0_0;  1 drivers
v0000000002ae0810_0 .net "aluOut", 31 0, v0000000002adf8e0_0;  1 drivers
v0000000002ae22f0_0 .net "aluSource", 1 0, v0000000002ad3bd0_0;  1 drivers
v0000000002ae2390_0 .net "andOut", 0 0, v0000000002ae0770_0;  1 drivers
v0000000002ae0590_0 .net "branch", 0 0, v0000000002ad3db0_0;  1 drivers
v0000000002ae04f0_0 .net "branchAddOut", 31 0, v0000000002adf840_0;  1 drivers
v0000000002ae17b0_0 .net "branchSelect", 31 0, v0000000002ad4030_0;  1 drivers
v0000000002ae1850_0 .net "byte", 0 0, v0000000002ad2910_0;  1 drivers
o0000000002a80568 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002ae08b0_0 .net "clk", 0 0, o0000000002a80568;  0 drivers
v0000000002ae18f0_0 .net "func", 5 0, v0000000002ae1f30_0;  1 drivers
v0000000002ae0b30_0 .net "immediate", 0 0, v0000000002ad40d0_0;  1 drivers
v0000000002ae1a30_0 .net "instruction", 31 0, v0000000002ad2f50_0;  1 drivers
v0000000002ae0f90_0 .net "irLoad", 0 0, v0000000002ad4350_0;  1 drivers
v0000000002ae0e50_0 .net "jump", 0 0, v0000000002ad3ef0_0;  1 drivers
v0000000002ae0bd0_0 .net "jumpMuxOut", 31 0, v0000000002ad2ff0_0;  1 drivers
v0000000002ae0c70_0 .net "marInput", 31 0, v0000000002ae1170_0;  1 drivers
v0000000002ae5600_0 .net "marLoad", 0 0, v0000000002ad4170_0;  1 drivers
v0000000002ae6140_0 .net "mdrData", 31 0, v0000000002aded00_0;  1 drivers
v0000000002ae4ca0_0 .net "mdrIn", 31 0, v0000000002ae1b70_0;  1 drivers
v0000000002ae4700_0 .net "mdrLoad", 0 0, v0000000002ad2e10_0;  1 drivers
v0000000002ae5740_0 .net "mdrSource", 0 0, v0000000002ad31d0_0;  1 drivers
v0000000002ae5240_0 .net "memAdress", 31 0, v0000000002adea80_0;  1 drivers
v0000000002ae6820_0 .net "memData", 31 0, v0000000002adeb20_0;  1 drivers
v0000000002ae5e20_0 .net "memEnable", 0 0, v0000000002ad4210_0;  1 drivers
v0000000002ae59c0_0 .net "next", 31 0, v0000000002ade8a0_0;  1 drivers
v0000000002ae4a20_0 .net "npcLoad", 0 0, v0000000002ad27d0_0;  1 drivers
v0000000002ae5100_0 .net "pcAdd4", 31 0, L_0000000002b4c810;  1 drivers
v0000000002ae5a60_0 .net "pcLoad", 0 0, v0000000002ad29b0_0;  1 drivers
v0000000002ae4660_0 .net "pcOut", 31 0, v0000000002ade940_0;  1 drivers
v0000000002ae6460_0 .net "pcSelect", 0 0, v0000000002ad2690_0;  1 drivers
v0000000002ae6960_0 .net "regMuxOut", 4 0, v0000000002adef80_0;  1 drivers
v0000000002ae5420_0 .net "regOutA", 31 0, v0000000002adfa20_0;  1 drivers
v0000000002ae63c0_0 .net "regOutB", 31 0, v0000000002adf700_0;  1 drivers
v0000000002ae56a0_0 .net "regWrite", 0 0, v0000000002ad38b0_0;  1 drivers
o0000000002a807d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002ae5380_0 .net "reset", 0 0, o0000000002a807d8;  0 drivers
v0000000002ae66e0_0 .net "rfSource", 0 0, v0000000002ad36d0_0;  1 drivers
v0000000002ae52e0_0 .net "rw", 0 0, v0000000002ad3b30_0;  1 drivers
v0000000002ae4f20_0 .net "shftLeft28Out", 27 0, v0000000002ae06d0_0;  1 drivers
v0000000002ae57e0_0 .net "shftLeftOut", 31 0, v0000000002ae1c10_0;  1 drivers
v0000000002ae54c0_0 .net "signExtOut", 31 0, v0000000002ae0630_0;  1 drivers
v0000000002ae47a0_0 .net "unSign", 0 0, v0000000002ad3770_0;  1 drivers
v0000000002ae5060_0 .net "zFlag", 0 0, v0000000002ae0380_0;  1 drivers
L_0000000002b4ec50 .part v0000000002ad2f50_0, 26, 6;
L_0000000002b4e570 .part v0000000002ad2f50_0, 0, 6;
L_0000000002b4d990 .part v0000000002ad2f50_0, 16, 5;
L_0000000002b4da30 .part v0000000002ad2f50_0, 11, 5;
L_0000000002b4e7f0 .part L_0000000002b4c810, 28, 4;
L_0000000002b4de90 .concat [ 28 4 0 0], v0000000002ae06d0_0, L_0000000002b4e7f0;
L_0000000002b4e610 .part v0000000002ad2f50_0, 21, 5;
L_0000000002b4d8f0 .part v0000000002ad2f50_0, 16, 5;
L_0000000002b4c770 .part v0000000002ad2f50_0, 0, 16;
L_0000000002b4dfd0 .part v0000000002ad2f50_0, 0, 26;
S_0000000002acea90 .scope module, "ALU_Mux" "mux4inputs" 3 93, 4 47 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v0000000002ad33b0_0 .net "one", 31 0, v0000000002ae0630_0;  alias, 1 drivers
v0000000002ad3f90_0 .var "result", 31 0;
v0000000002ad3630_0 .net "s", 1 0, v0000000002ad3bd0_0;  alias, 1 drivers
L_0000000002af45a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002ad3450_0 .net "three", 31 0, L_0000000002af45a8;  1 drivers
v0000000002ad2d70_0 .net "two", 31 0, v0000000002aded00_0;  alias, 1 drivers
v0000000002ad3130_0 .net "zero", 31 0, v0000000002adf700_0;  alias, 1 drivers
E_0000000002a39d30/0 .event edge, v0000000002ad3630_0, v0000000002ad3130_0, v0000000002ad33b0_0, v0000000002ad2d70_0;
E_0000000002a39d30/1 .event edge, v0000000002ad3450_0;
E_0000000002a39d30 .event/or E_0000000002a39d30/0, E_0000000002a39d30/1;
S_0000000002acfe10 .scope module, "Branch_Mux" "mux32" 3 95, 4 33 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002ad42b0_0 .net "one", 31 0, v0000000002adf840_0;  alias, 1 drivers
v0000000002ad4030_0 .var "result", 31 0;
v0000000002ad3e50_0 .net "s", 0 0, v0000000002ae0770_0;  alias, 1 drivers
v0000000002ad25f0_0 .net "zero", 31 0, L_0000000002b4c810;  alias, 1 drivers
E_0000000002a336b0 .event edge, v0000000002ad3e50_0, v0000000002ad25f0_0, v0000000002ad42b0_0;
S_0000000002acec10 .scope module, "Control_Unit" "control" 3 84, 5 1 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v0000000002ad3a90_0 .net "MOC", 0 0, v0000000002adfb60_0;  alias, 1 drivers
v0000000002ad3b30_0 .var "RW", 0 0;
v0000000002ad2cd0_0 .var "aluCode", 5 0;
v0000000002ad3bd0_0 .var "aluSrc", 1 0;
v0000000002ad3db0_0 .var "branch", 0 0;
v0000000002ad2910_0 .var "byte", 0 0;
v0000000002ad3590_0 .net "clk", 0 0, o0000000002a80568;  alias, 0 drivers
v0000000002ad40d0_0 .var "immediate", 0 0;
v0000000002ad4350_0 .var "irLoad", 0 0;
v0000000002ad3ef0_0 .var "jump", 0 0;
v0000000002ad4170_0 .var "marLoad", 0 0;
v0000000002ad2e10_0 .var "mdrLoad", 0 0;
v0000000002ad31d0_0 .var "mdrSource", 0 0;
v0000000002ad4210_0 .var "memEnable", 0 0;
v0000000002ad27d0_0 .var "npcLoad", 0 0;
v0000000002ad3810_0 .net "opCode", 5 0, L_0000000002b4ec50;  1 drivers
v0000000002ad29b0_0 .var "pcLoad", 0 0;
v0000000002ad2690_0 .var "pcSelect", 0 0;
v0000000002ad38b0_0 .var "regWrite", 0 0;
v0000000002ad2c30_0 .net "reset", 0 0, o0000000002a807d8;  alias, 0 drivers
v0000000002ad36d0_0 .var "rfSource", 0 0;
v0000000002ad2af0_0 .var "state", 4 0;
v0000000002ad3770_0 .var "unSign", 0 0;
E_0000000002a39e70 .event posedge, v0000000002ad3590_0;
S_0000000002acef10 .scope module, "IR" "register" 3 78, 6 48 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002ad2b90_0 .net "clk", 0 0, o0000000002a80568;  alias, 0 drivers
v0000000002ad3c70_0 .net "in", 31 0, v0000000002adeb20_0;  alias, 1 drivers
v0000000002ad2eb0_0 .net "load", 0 0, v0000000002ad4350_0;  alias, 1 drivers
v0000000002ad2f50_0 .var "result", 31 0;
E_0000000002a396b0 .event posedge, v0000000002ad4350_0;
S_0000000002aced90 .scope module, "Jump_Mux" "mux32" 3 96, 4 33 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002ad3950_0 .net "one", 31 0, L_0000000002b4de90;  1 drivers
v0000000002ad2ff0_0 .var "result", 31 0;
v0000000002ad39f0_0 .net "s", 0 0, v0000000002ad3ef0_0;  alias, 1 drivers
v0000000002ad3270_0 .net "zero", 31 0, v0000000002ad4030_0;  alias, 1 drivers
E_0000000002a3a330 .event edge, v0000000002ad3ef0_0, v0000000002ad4030_0, v0000000002ad3950_0;
S_0000000002ace490 .scope module, "MAR" "register" 3 75, 6 48 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002ade760_0 .net "clk", 0 0, o0000000002a80568;  alias, 0 drivers
v0000000002ade6c0_0 .net "in", 31 0, v0000000002ae1170_0;  alias, 1 drivers
v0000000002adf520_0 .net "load", 0 0, v0000000002ad4170_0;  alias, 1 drivers
v0000000002adea80_0 .var "result", 31 0;
E_0000000002a39770 .event posedge, v0000000002ad4170_0;
S_0000000002acf390 .scope module, "MDR" "register" 3 76, 6 48 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002ade800_0 .net "clk", 0 0, o0000000002a80568;  alias, 0 drivers
v0000000002adf0c0_0 .net "in", 31 0, v0000000002ae1b70_0;  alias, 1 drivers
v0000000002ae02e0_0 .net "load", 0 0, v0000000002ad2e10_0;  alias, 1 drivers
v0000000002aded00_0 .var "result", 31 0;
E_0000000002a3a2f0 .event posedge, v0000000002ad2e10_0;
S_0000000002acf810 .scope module, "Memory" "MemoryTest1" 3 106, 7 1 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002adfb60_0 .var "MOC", 0 0;
v0000000002adf200 .array "Mem", 511 0, 7 0;
v0000000002ade4e0_0 .net "address", 31 0, v0000000002adea80_0;  alias, 1 drivers
v0000000002adf980_0 .net "byte", 0 0, v0000000002ad2910_0;  alias, 1 drivers
v0000000002adffc0_0 .net "dataIn", 31 0, v0000000002aded00_0;  alias, 1 drivers
v0000000002adfde0_0 .net "memEnable", 0 0, v0000000002ad4210_0;  alias, 1 drivers
v0000000002adeb20_0 .var "output_destination", 31 0;
v0000000002adebc0_0 .net "rw", 0 0, v0000000002ad3b30_0;  alias, 1 drivers
E_0000000002a39730 .event posedge, v0000000002ad4210_0;
S_0000000002ace610 .scope module, "NPC" "register" 3 77, 6 48 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002adec60_0 .net "clk", 0 0, o0000000002a80568;  alias, 0 drivers
v0000000002adfc00_0 .net "in", 31 0, v0000000002ad2ff0_0;  alias, 1 drivers
v0000000002adfca0_0 .net "load", 0 0, v0000000002ad27d0_0;  alias, 1 drivers
v0000000002ade8a0_0 .var "result", 31 0;
E_0000000002a39ff0 .event posedge, v0000000002ad27d0_0;
S_0000000002ace790 .scope module, "Program_Counter" "ProgramCounter" 3 81, 5 331 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v0000000002adeda0_0 .net "Clk", 0 0, o0000000002a80568;  alias, 0 drivers
v0000000002adf020_0 .net "Load", 0 0, v0000000002ad29b0_0;  alias, 1 drivers
v0000000002adee40_0 .net "PCNext", 31 0, v0000000002ade8a0_0;  alias, 1 drivers
v0000000002ade940_0 .var "PCResult", 31 0;
v0000000002adf5c0_0 .net "Reset", 0 0, o0000000002a807d8;  alias, 0 drivers
E_0000000002a3a3f0 .event posedge, v0000000002ad29b0_0;
S_0000000002acff90 .scope module, "Register_File" "RegisterFile" 3 100, 8 1 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002adf660_0 .net "A_Address", 4 0, L_0000000002b4e610;  1 drivers
v0000000002adfa20_0 .var "A_Data", 31 0;
v0000000002ae0100_0 .net "B_Address", 4 0, L_0000000002b4d8f0;  1 drivers
v0000000002adf700_0 .var "B_Data", 31 0;
v0000000002ade9e0_0 .net "C_Address", 4 0, v0000000002adef80_0;  alias, 1 drivers
v0000000002adf2a0_0 .net "C_Data", 31 0, v0000000002ae1b70_0;  alias, 1 drivers
v0000000002ade620_0 .net "Clk", 0 0, o0000000002a80568;  alias, 0 drivers
v0000000002adeee0 .array "Registers", 31 0, 31 0;
v0000000002adfd40_0 .net "Write", 0 0, v0000000002ad38b0_0;  alias, 1 drivers
v0000000002adeee0_0 .array/port v0000000002adeee0, 0;
v0000000002adeee0_1 .array/port v0000000002adeee0, 1;
v0000000002adeee0_2 .array/port v0000000002adeee0, 2;
E_0000000002a39b70/0 .event edge, v0000000002adf660_0, v0000000002adeee0_0, v0000000002adeee0_1, v0000000002adeee0_2;
v0000000002adeee0_3 .array/port v0000000002adeee0, 3;
v0000000002adeee0_4 .array/port v0000000002adeee0, 4;
v0000000002adeee0_5 .array/port v0000000002adeee0, 5;
v0000000002adeee0_6 .array/port v0000000002adeee0, 6;
E_0000000002a39b70/1 .event edge, v0000000002adeee0_3, v0000000002adeee0_4, v0000000002adeee0_5, v0000000002adeee0_6;
v0000000002adeee0_7 .array/port v0000000002adeee0, 7;
v0000000002adeee0_8 .array/port v0000000002adeee0, 8;
v0000000002adeee0_9 .array/port v0000000002adeee0, 9;
v0000000002adeee0_10 .array/port v0000000002adeee0, 10;
E_0000000002a39b70/2 .event edge, v0000000002adeee0_7, v0000000002adeee0_8, v0000000002adeee0_9, v0000000002adeee0_10;
v0000000002adeee0_11 .array/port v0000000002adeee0, 11;
v0000000002adeee0_12 .array/port v0000000002adeee0, 12;
v0000000002adeee0_13 .array/port v0000000002adeee0, 13;
v0000000002adeee0_14 .array/port v0000000002adeee0, 14;
E_0000000002a39b70/3 .event edge, v0000000002adeee0_11, v0000000002adeee0_12, v0000000002adeee0_13, v0000000002adeee0_14;
v0000000002adeee0_15 .array/port v0000000002adeee0, 15;
v0000000002adeee0_16 .array/port v0000000002adeee0, 16;
v0000000002adeee0_17 .array/port v0000000002adeee0, 17;
v0000000002adeee0_18 .array/port v0000000002adeee0, 18;
E_0000000002a39b70/4 .event edge, v0000000002adeee0_15, v0000000002adeee0_16, v0000000002adeee0_17, v0000000002adeee0_18;
v0000000002adeee0_19 .array/port v0000000002adeee0, 19;
v0000000002adeee0_20 .array/port v0000000002adeee0, 20;
v0000000002adeee0_21 .array/port v0000000002adeee0, 21;
v0000000002adeee0_22 .array/port v0000000002adeee0, 22;
E_0000000002a39b70/5 .event edge, v0000000002adeee0_19, v0000000002adeee0_20, v0000000002adeee0_21, v0000000002adeee0_22;
v0000000002adeee0_23 .array/port v0000000002adeee0, 23;
v0000000002adeee0_24 .array/port v0000000002adeee0, 24;
v0000000002adeee0_25 .array/port v0000000002adeee0, 25;
v0000000002adeee0_26 .array/port v0000000002adeee0, 26;
E_0000000002a39b70/6 .event edge, v0000000002adeee0_23, v0000000002adeee0_24, v0000000002adeee0_25, v0000000002adeee0_26;
v0000000002adeee0_27 .array/port v0000000002adeee0, 27;
v0000000002adeee0_28 .array/port v0000000002adeee0, 28;
v0000000002adeee0_29 .array/port v0000000002adeee0, 29;
v0000000002adeee0_30 .array/port v0000000002adeee0, 30;
E_0000000002a39b70/7 .event edge, v0000000002adeee0_27, v0000000002adeee0_28, v0000000002adeee0_29, v0000000002adeee0_30;
v0000000002adeee0_31 .array/port v0000000002adeee0, 31;
E_0000000002a39b70/8 .event edge, v0000000002adeee0_31, v0000000002ae0100_0;
E_0000000002a39b70 .event/or E_0000000002a39b70/0, E_0000000002a39b70/1, E_0000000002a39b70/2, E_0000000002a39b70/3, E_0000000002a39b70/4, E_0000000002a39b70/5, E_0000000002a39b70/6, E_0000000002a39b70/7, E_0000000002a39b70/8;
E_0000000002a3a4f0 .event posedge, v0000000002ad38b0_0;
S_0000000002acf090 .scope module, "Register_Mux" "mux4" 3 91, 4 13 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002adfac0_0 .net "one", 4 0, L_0000000002b4da30;  1 drivers
v0000000002adef80_0 .var "result", 4 0;
v0000000002adf340_0 .net "s", 0 0, v0000000002ad36d0_0;  alias, 1 drivers
v0000000002adf7a0_0 .net "zero", 4 0, L_0000000002b4d990;  1 drivers
E_0000000002a3a070 .event edge, v0000000002ad36d0_0, v0000000002adf7a0_0, v0000000002adfac0_0;
S_0000000002ace910 .scope module, "addFour" "addplus4" 3 113, 6 3 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002af45f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002adfe80_0 .net/2u *"_s0", 31 0, L_0000000002af45f0;  1 drivers
v0000000002adf160_0 .net "pc", 31 0, v0000000002ade940_0;  alias, 1 drivers
v0000000002adf3e0_0 .net "result", 31 0, L_0000000002b4c810;  alias, 1 drivers
L_0000000002b4c810 .arith/sum 32, v0000000002ade940_0, L_0000000002af45f0;
S_0000000002acf690 .scope module, "adder" "adder" 3 114, 6 7 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002adf480_0 .net "entry0", 31 0, v0000000002ae1c10_0;  alias, 1 drivers
v0000000002adff20_0 .net "entry1", 31 0, v0000000002ade940_0;  alias, 1 drivers
v0000000002adf840_0 .var "result", 31 0;
E_0000000002a3a3b0 .event edge, v0000000002adf480_0, v0000000002ade940_0;
S_0000000002acf210 .scope module, "alu" "ALU" 3 103, 9 1 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v0000000002adf8e0_0 .var "Result", 31 0;
v0000000002ae0060_0 .net "a", 31 0, v0000000002adfa20_0;  alias, 1 drivers
v0000000002ae01a0_0 .net "b", 31 0, v0000000002ad3f90_0;  alias, 1 drivers
v0000000002ae0240_0 .var "carryFlag", 0 0;
v0000000002ae0380_0 .var "condition", 0 0;
v0000000002ade580_0 .var/i "counter", 31 0;
v0000000002ae1030_0 .var/i "index", 31 0;
v0000000002ae1cb0_0 .var "negativeFlag", 0 0;
v0000000002ae10d0_0 .net "operation", 5 0, v0000000002ae1f30_0;  alias, 1 drivers
v0000000002ae1990_0 .var "overFlowFlag", 0 0;
v0000000002ae1e90_0 .var "tempVar", 31 0;
v0000000002ae1530_0 .var/i "var", 31 0;
v0000000002ae0950_0 .var "zeroFlag", 0 0;
E_0000000002a3a4b0 .event edge, v0000000002ae10d0_0, v0000000002ad3f90_0, v0000000002adfa20_0;
S_0000000002ad0110 .scope module, "funcMux" "mux6" 3 90, 4 23 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v0000000002ae1ad0_0 .net "one", 5 0, v0000000002ad2cd0_0;  alias, 1 drivers
v0000000002ae1f30_0 .var "result", 5 0;
v0000000002ae2070_0 .net "s", 0 0, v0000000002ad40d0_0;  alias, 1 drivers
v0000000002ae15d0_0 .net "zero", 5 0, L_0000000002b4e570;  1 drivers
E_0000000002a39d70 .event edge, v0000000002ad40d0_0, v0000000002ae15d0_0, v0000000002ad2cd0_0;
S_0000000002ad0290 .scope module, "mdrMux" "mux32" 3 94, 4 33 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002ae0ef0_0 .net "one", 31 0, v0000000002adf8e0_0;  alias, 1 drivers
v0000000002ae1b70_0 .var "result", 31 0;
v0000000002ae1210_0 .net "s", 0 0, v0000000002ad31d0_0;  alias, 1 drivers
v0000000002ae1fd0_0 .net "zero", 31 0, v0000000002adeb20_0;  alias, 1 drivers
E_0000000002a39c30 .event edge, v0000000002ad31d0_0, v0000000002ad3c70_0, v0000000002adf8e0_0;
S_0000000002acf510 .scope module, "pcMux" "mux32" 3 89, 4 33 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002ae1350_0 .net "one", 31 0, v0000000002ade940_0;  alias, 1 drivers
v0000000002ae1170_0 .var "result", 31 0;
v0000000002ae0db0_0 .net "s", 0 0, v0000000002ad2690_0;  alias, 1 drivers
v0000000002ae1d50_0 .net "zero", 31 0, v0000000002adf8e0_0;  alias, 1 drivers
E_0000000002a39f30 .event edge, v0000000002ad2690_0, v0000000002adf8e0_0, v0000000002ade940_0;
S_0000000002acf990 .scope module, "shftJump" "shftLeft28" 3 111, 6 19 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002ae0d10_0 .net "in", 25 0, L_0000000002b4dfd0;  1 drivers
v0000000002ae06d0_0 .var "result", 27 0;
E_0000000002a39eb0 .event edge, v0000000002ae0d10_0;
S_0000000002ae3280 .scope module, "shftLeft" "shftLeft" 3 112, 6 41 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002ae1670_0 .net "in", 31 0, v0000000002ae0630_0;  alias, 1 drivers
v0000000002ae1c10_0 .var "result", 31 0;
E_0000000002a3a270 .event edge, v0000000002ad33b0_0;
S_0000000002ae2e00 .scope module, "signExt" "signExtender" 3 110, 6 26 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002ae1710_0 .net "ins", 15 0, L_0000000002b4c770;  1 drivers
v0000000002ae0630_0 .var "result", 31 0;
v0000000002ae2110_0 .var "tempOnes", 15 0;
v0000000002ae09f0_0 .var "tempZero", 15 0;
v0000000002ae21b0_0 .net "unSign", 0 0, v0000000002ad3770_0;  alias, 1 drivers
E_0000000002a3a0f0 .event edge, v0000000002ae1710_0;
S_0000000002ae2680 .scope module, "simpleAND" "AND" 3 115, 6 13 0, S_0000000002a7a970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v0000000002ae0a90_0 .net "branch", 0 0, v0000000002ad3db0_0;  alias, 1 drivers
v0000000002ae12b0_0 .net "condition", 0 0, v0000000002ae0380_0;  alias, 1 drivers
v0000000002ae0770_0 .var "result", 0 0;
E_0000000002a395b0 .event edge, v0000000002ad3db0_0, v0000000002ae0380_0;
S_0000000002a7aaf0 .scope module, "mipsCPUData2" "mipsCPUData2" 3 126;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002aeb4e0_0 .net "MOC", 0 0, v0000000002ae7680_0;  1 drivers
v0000000002aeb6c0_0 .net *"_s11", 3 0, L_0000000002b4d030;  1 drivers
v0000000002aeb080_0 .net "aluB", 31 0, v0000000002ae4ac0_0;  1 drivers
v0000000002aea720_0 .net "aluCode", 5 0, v0000000002ae48e0_0;  1 drivers
v0000000002aeb940_0 .net "aluOut", 31 0, v0000000002aedf60_0;  1 drivers
v0000000002aea9a0_0 .net "aluSource", 1 0, v0000000002ae4980_0;  1 drivers
v0000000002aeb9e0_0 .net "andOut", 0 0, v0000000002aecac0_0;  1 drivers
v0000000002aeaa40_0 .net "branch", 0 0, v0000000002ae4c00_0;  1 drivers
v0000000002aeaea0_0 .net "branchAddOut", 31 0, v0000000002aee1e0_0;  1 drivers
v0000000002aeb620_0 .net "branchSelect", 31 0, v0000000002ae5c40_0;  1 drivers
v0000000002aec980_0 .net "byte", 0 0, v0000000002ae61e0_0;  1 drivers
o0000000002a82c98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aec3e0_0 .net "clk", 0 0, o0000000002a82c98;  0 drivers
v0000000002aea7c0_0 .net "func", 5 0, v0000000002aee3c0_0;  1 drivers
v0000000002aebf80_0 .net "immediate", 0 0, v0000000002ae5560_0;  1 drivers
v0000000002aecb60_0 .net "instruction", 31 0, v0000000002ae6c80_0;  1 drivers
v0000000002aeac20_0 .net "irLoad", 0 0, v0000000002ae5ba0_0;  1 drivers
v0000000002aeaae0_0 .net "jump", 0 0, v0000000002ae4d40_0;  1 drivers
v0000000002aec2a0_0 .net "jumpMuxOut", 31 0, v0000000002ae7540_0;  1 drivers
v0000000002aeb120_0 .net "marInput", 31 0, v0000000002aed2e0_0;  1 drivers
v0000000002aeba80_0 .net "marLoad", 0 0, v0000000002ae4de0_0;  1 drivers
v0000000002aea680_0 .net "mdrData", 31 0, v0000000002ae7b80_0;  1 drivers
v0000000002aec200_0 .net "mdrIn", 31 0, v0000000002aecfc0_0;  1 drivers
v0000000002aead60_0 .net "mdrLoad", 0 0, v0000000002ae5d80_0;  1 drivers
v0000000002aeca20_0 .net "mdrSource", 0 0, v0000000002ae5ec0_0;  1 drivers
v0000000002aeb1c0_0 .net "memAdress", 31 0, v0000000002ae7c20_0;  1 drivers
v0000000002aeae00_0 .net "memData", 31 0, v0000000002ae77c0_0;  1 drivers
v0000000002aeb760_0 .net "memEnable", 0 0, v0000000002ae5f60_0;  1 drivers
v0000000002aeb800_0 .net "next", 31 0, v0000000002ae7180_0;  1 drivers
v0000000002aec020_0 .net "npcLoad", 0 0, v0000000002ae4e80_0;  1 drivers
v0000000002aec660_0 .net "pcAdd4", 31 0, L_0000000002b4eb10;  1 drivers
v0000000002aea5e0_0 .net "pcLoad", 0 0, v0000000002ae6280_0;  1 drivers
v0000000002aeaf40_0 .net "pcOut", 31 0, v0000000002ae7360_0;  1 drivers
v0000000002aeb260_0 .net "pcSelect", 0 0, v0000000002ae6000_0;  1 drivers
v0000000002aeb300_0 .net "regMuxOut", 4 0, v0000000002aedd80_0;  1 drivers
v0000000002aebb20_0 .net "regOutA", 31 0, v0000000002ae7040_0;  1 drivers
v0000000002aebee0_0 .net "regOutB", 31 0, v0000000002ae6d20_0;  1 drivers
v0000000002aec520_0 .net "regWrite", 0 0, v0000000002ae60a0_0;  1 drivers
o0000000002a82f08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aeb3a0_0 .net "reset", 0 0, o0000000002a82f08;  0 drivers
v0000000002aeb440_0 .net "rfSource", 0 0, v0000000002ae6500_0;  1 drivers
v0000000002aec160_0 .net "rw", 0 0, v0000000002ae5ce0_0;  1 drivers
v0000000002aeb8a0_0 .net "shftLeft28Out", 27 0, v0000000002aedce0_0;  1 drivers
v0000000002aebbc0_0 .net "shftLeftOut", 31 0, v0000000002aea540_0;  1 drivers
v0000000002aeb580_0 .net "signExtOut", 31 0, v0000000002aeab80_0;  1 drivers
v0000000002aec7a0_0 .net "unSign", 0 0, v0000000002ae6a00_0;  1 drivers
v0000000002aebc60_0 .net "zFlag", 0 0, v0000000002aedb00_0;  1 drivers
L_0000000002b4ea70 .part v0000000002ae6c80_0, 26, 6;
L_0000000002b4e390 .part v0000000002ae6c80_0, 0, 6;
L_0000000002b4cbd0 .part v0000000002ae6c80_0, 16, 5;
L_0000000002b4d710 .part v0000000002ae6c80_0, 11, 5;
L_0000000002b4d030 .part L_0000000002b4eb10, 28, 4;
L_0000000002b4c8b0 .concat [ 28 4 0 0], v0000000002aedce0_0, L_0000000002b4d030;
L_0000000002b4d0d0 .part v0000000002ae6c80_0, 21, 5;
L_0000000002b4c950 .part v0000000002ae6c80_0, 16, 5;
L_0000000002b4e250 .part v0000000002ae6c80_0, 0, 16;
L_0000000002b4d170 .part v0000000002ae6c80_0, 0, 26;
S_0000000002ae3b80 .scope module, "ALU_Mux" "mux4inputs" 3 218, 4 47 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v0000000002ae5880_0 .net "one", 31 0, v0000000002aeab80_0;  alias, 1 drivers
v0000000002ae4ac0_0 .var "result", 31 0;
v0000000002ae4840_0 .net "s", 1 0, v0000000002ae4980_0;  alias, 1 drivers
L_0000000002af4638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002ae4520_0 .net "three", 31 0, L_0000000002af4638;  1 drivers
v0000000002ae4b60_0 .net "two", 31 0, v0000000002ae7b80_0;  alias, 1 drivers
v0000000002ae5920_0 .net "zero", 31 0, v0000000002ae6d20_0;  alias, 1 drivers
E_0000000002a3a170/0 .event edge, v0000000002ae4840_0, v0000000002ae5920_0, v0000000002ae5880_0, v0000000002ae4b60_0;
E_0000000002a3a170/1 .event edge, v0000000002ae4520_0;
E_0000000002a3a170 .event/or E_0000000002a3a170/0, E_0000000002a3a170/1;
S_0000000002ae3880 .scope module, "Branch_Mux" "mux32" 3 220, 4 33 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002ae5b00_0 .net "one", 31 0, v0000000002aee1e0_0;  alias, 1 drivers
v0000000002ae5c40_0 .var "result", 31 0;
v0000000002ae6780_0 .net "s", 0 0, v0000000002aecac0_0;  alias, 1 drivers
v0000000002ae6aa0_0 .net "zero", 31 0, L_0000000002b4eb10;  alias, 1 drivers
E_0000000002a3a130 .event edge, v0000000002ae6780_0, v0000000002ae6aa0_0, v0000000002ae5b00_0;
S_0000000002ae2c80 .scope module, "Control_Unit" "control" 3 209, 5 1 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v0000000002ae51a0_0 .net "MOC", 0 0, v0000000002ae7680_0;  alias, 1 drivers
v0000000002ae5ce0_0 .var "RW", 0 0;
v0000000002ae48e0_0 .var "aluCode", 5 0;
v0000000002ae4980_0 .var "aluSrc", 1 0;
v0000000002ae4c00_0 .var "branch", 0 0;
v0000000002ae61e0_0 .var "byte", 0 0;
v0000000002ae68c0_0 .net "clk", 0 0, o0000000002a82c98;  alias, 0 drivers
v0000000002ae5560_0 .var "immediate", 0 0;
v0000000002ae5ba0_0 .var "irLoad", 0 0;
v0000000002ae4d40_0 .var "jump", 0 0;
v0000000002ae4de0_0 .var "marLoad", 0 0;
v0000000002ae5d80_0 .var "mdrLoad", 0 0;
v0000000002ae5ec0_0 .var "mdrSource", 0 0;
v0000000002ae5f60_0 .var "memEnable", 0 0;
v0000000002ae4e80_0 .var "npcLoad", 0 0;
v0000000002ae4fc0_0 .net "opCode", 5 0, L_0000000002b4ea70;  1 drivers
v0000000002ae6280_0 .var "pcLoad", 0 0;
v0000000002ae6000_0 .var "pcSelect", 0 0;
v0000000002ae60a0_0 .var "regWrite", 0 0;
v0000000002ae6320_0 .net "reset", 0 0, o0000000002a82f08;  alias, 0 drivers
v0000000002ae6500_0 .var "rfSource", 0 0;
v0000000002ae65a0_0 .var "state", 4 0;
v0000000002ae6a00_0 .var "unSign", 0 0;
E_0000000002a3a1f0 .event posedge, v0000000002ae68c0_0;
S_0000000002ae2980 .scope module, "IR" "register" 3 203, 6 48 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002ae6640_0 .net "clk", 0 0, o0000000002a82c98;  alias, 0 drivers
v0000000002ae6b40_0 .net "in", 31 0, v0000000002ae77c0_0;  alias, 1 drivers
v0000000002ae6be0_0 .net "load", 0 0, v0000000002ae5ba0_0;  alias, 1 drivers
v0000000002ae6c80_0 .var "result", 31 0;
E_0000000002a3a230 .event posedge, v0000000002ae5ba0_0;
S_0000000002ae2800 .scope module, "Jump_Mux" "mux32" 3 221, 4 33 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002ae45c0_0 .net "one", 31 0, L_0000000002b4c8b0;  1 drivers
v0000000002ae7540_0 .var "result", 31 0;
v0000000002ae7860_0 .net "s", 0 0, v0000000002ae4d40_0;  alias, 1 drivers
v0000000002ae7ae0_0 .net "zero", 31 0, v0000000002ae5c40_0;  alias, 1 drivers
E_0000000002a3a470 .event edge, v0000000002ae4d40_0, v0000000002ae5c40_0, v0000000002ae45c0_0;
S_0000000002ae2b00 .scope module, "MAR" "register" 3 200, 6 48 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002ae7fe0_0 .net "clk", 0 0, o0000000002a82c98;  alias, 0 drivers
v0000000002ae7900_0 .net "in", 31 0, v0000000002aed2e0_0;  alias, 1 drivers
v0000000002ae8120_0 .net "load", 0 0, v0000000002ae4de0_0;  alias, 1 drivers
v0000000002ae7c20_0 .var "result", 31 0;
E_0000000002a3a530 .event posedge, v0000000002ae4de0_0;
S_0000000002ae3400 .scope module, "MDR" "register" 3 201, 6 48 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002ae79a0_0 .net "clk", 0 0, o0000000002a82c98;  alias, 0 drivers
v0000000002ae7a40_0 .net "in", 31 0, v0000000002aecfc0_0;  alias, 1 drivers
v0000000002ae7720_0 .net "load", 0 0, v0000000002ae5d80_0;  alias, 1 drivers
v0000000002ae7b80_0 .var "result", 31 0;
E_0000000002a395f0 .event posedge, v0000000002ae5d80_0;
S_0000000002ae2f80 .scope module, "Memory" "MemoryTest1" 3 231, 7 1 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002ae7680_0 .var "MOC", 0 0;
v0000000002ae8080 .array "Mem", 511 0, 7 0;
v0000000002ae81c0_0 .net "address", 31 0, v0000000002ae7c20_0;  alias, 1 drivers
v0000000002ae7cc0_0 .net "byte", 0 0, v0000000002ae61e0_0;  alias, 1 drivers
v0000000002ae7e00_0 .net "dataIn", 31 0, v0000000002ae7b80_0;  alias, 1 drivers
v0000000002ae75e0_0 .net "memEnable", 0 0, v0000000002ae5f60_0;  alias, 1 drivers
v0000000002ae77c0_0 .var "output_destination", 31 0;
v0000000002ae7d60_0 .net "rw", 0 0, v0000000002ae5ce0_0;  alias, 1 drivers
E_0000000002a3b530 .event posedge, v0000000002ae5f60_0;
S_0000000002ae3100 .scope module, "NPC" "register" 3 202, 6 48 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002ae6f00_0 .net "clk", 0 0, o0000000002a82c98;  alias, 0 drivers
v0000000002ae6e60_0 .net "in", 31 0, v0000000002ae7540_0;  alias, 1 drivers
v0000000002ae7ea0_0 .net "load", 0 0, v0000000002ae4e80_0;  alias, 1 drivers
v0000000002ae7180_0 .var "result", 31 0;
E_0000000002a3b070 .event posedge, v0000000002ae4e80_0;
S_0000000002ae4180 .scope module, "Program_Counter" "ProgramCounter" 3 206, 5 331 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v0000000002ae6fa0_0 .net "Clk", 0 0, o0000000002a82c98;  alias, 0 drivers
v0000000002ae7f40_0 .net "Load", 0 0, v0000000002ae6280_0;  alias, 1 drivers
v0000000002ae8260_0 .net "PCNext", 31 0, v0000000002ae7180_0;  alias, 1 drivers
v0000000002ae7360_0 .var "PCResult", 31 0;
v0000000002ae6dc0_0 .net "Reset", 0 0, o0000000002a82f08;  alias, 0 drivers
E_0000000002a3b2f0 .event posedge, v0000000002ae6280_0;
S_0000000002ae2500 .scope module, "Register_File" "RegisterFile" 3 225, 8 1 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002ae8300_0 .net "A_Address", 4 0, L_0000000002b4d0d0;  1 drivers
v0000000002ae7040_0 .var "A_Data", 31 0;
v0000000002ae70e0_0 .net "B_Address", 4 0, L_0000000002b4c950;  1 drivers
v0000000002ae6d20_0 .var "B_Data", 31 0;
v0000000002ae83a0_0 .net "C_Address", 4 0, v0000000002aedd80_0;  alias, 1 drivers
v0000000002ae7220_0 .net "C_Data", 31 0, v0000000002aecfc0_0;  alias, 1 drivers
v0000000002ae7400_0 .net "Clk", 0 0, o0000000002a82c98;  alias, 0 drivers
v0000000002ae72c0 .array "Registers", 31 0, 31 0;
v0000000002ae74a0_0 .net "Write", 0 0, v0000000002ae60a0_0;  alias, 1 drivers
v0000000002ae72c0_0 .array/port v0000000002ae72c0, 0;
v0000000002ae72c0_1 .array/port v0000000002ae72c0, 1;
v0000000002ae72c0_2 .array/port v0000000002ae72c0, 2;
E_0000000002a3b430/0 .event edge, v0000000002ae8300_0, v0000000002ae72c0_0, v0000000002ae72c0_1, v0000000002ae72c0_2;
v0000000002ae72c0_3 .array/port v0000000002ae72c0, 3;
v0000000002ae72c0_4 .array/port v0000000002ae72c0, 4;
v0000000002ae72c0_5 .array/port v0000000002ae72c0, 5;
v0000000002ae72c0_6 .array/port v0000000002ae72c0, 6;
E_0000000002a3b430/1 .event edge, v0000000002ae72c0_3, v0000000002ae72c0_4, v0000000002ae72c0_5, v0000000002ae72c0_6;
v0000000002ae72c0_7 .array/port v0000000002ae72c0, 7;
v0000000002ae72c0_8 .array/port v0000000002ae72c0, 8;
v0000000002ae72c0_9 .array/port v0000000002ae72c0, 9;
v0000000002ae72c0_10 .array/port v0000000002ae72c0, 10;
E_0000000002a3b430/2 .event edge, v0000000002ae72c0_7, v0000000002ae72c0_8, v0000000002ae72c0_9, v0000000002ae72c0_10;
v0000000002ae72c0_11 .array/port v0000000002ae72c0, 11;
v0000000002ae72c0_12 .array/port v0000000002ae72c0, 12;
v0000000002ae72c0_13 .array/port v0000000002ae72c0, 13;
v0000000002ae72c0_14 .array/port v0000000002ae72c0, 14;
E_0000000002a3b430/3 .event edge, v0000000002ae72c0_11, v0000000002ae72c0_12, v0000000002ae72c0_13, v0000000002ae72c0_14;
v0000000002ae72c0_15 .array/port v0000000002ae72c0, 15;
v0000000002ae72c0_16 .array/port v0000000002ae72c0, 16;
v0000000002ae72c0_17 .array/port v0000000002ae72c0, 17;
v0000000002ae72c0_18 .array/port v0000000002ae72c0, 18;
E_0000000002a3b430/4 .event edge, v0000000002ae72c0_15, v0000000002ae72c0_16, v0000000002ae72c0_17, v0000000002ae72c0_18;
v0000000002ae72c0_19 .array/port v0000000002ae72c0, 19;
v0000000002ae72c0_20 .array/port v0000000002ae72c0, 20;
v0000000002ae72c0_21 .array/port v0000000002ae72c0, 21;
v0000000002ae72c0_22 .array/port v0000000002ae72c0, 22;
E_0000000002a3b430/5 .event edge, v0000000002ae72c0_19, v0000000002ae72c0_20, v0000000002ae72c0_21, v0000000002ae72c0_22;
v0000000002ae72c0_23 .array/port v0000000002ae72c0, 23;
v0000000002ae72c0_24 .array/port v0000000002ae72c0, 24;
v0000000002ae72c0_25 .array/port v0000000002ae72c0, 25;
v0000000002ae72c0_26 .array/port v0000000002ae72c0, 26;
E_0000000002a3b430/6 .event edge, v0000000002ae72c0_23, v0000000002ae72c0_24, v0000000002ae72c0_25, v0000000002ae72c0_26;
v0000000002ae72c0_27 .array/port v0000000002ae72c0, 27;
v0000000002ae72c0_28 .array/port v0000000002ae72c0, 28;
v0000000002ae72c0_29 .array/port v0000000002ae72c0, 29;
v0000000002ae72c0_30 .array/port v0000000002ae72c0, 30;
E_0000000002a3b430/7 .event edge, v0000000002ae72c0_27, v0000000002ae72c0_28, v0000000002ae72c0_29, v0000000002ae72c0_30;
v0000000002ae72c0_31 .array/port v0000000002ae72c0, 31;
E_0000000002a3b430/8 .event edge, v0000000002ae72c0_31, v0000000002ae70e0_0;
E_0000000002a3b430 .event/or E_0000000002a3b430/0, E_0000000002a3b430/1, E_0000000002a3b430/2, E_0000000002a3b430/3, E_0000000002a3b430/4, E_0000000002a3b430/5, E_0000000002a3b430/6, E_0000000002a3b430/7, E_0000000002a3b430/8;
E_0000000002a3aa70 .event posedge, v0000000002ae60a0_0;
S_0000000002ae3700 .scope module, "Register_Mux" "mux4" 3 216, 4 13 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002aed920_0 .net "one", 4 0, L_0000000002b4d710;  1 drivers
v0000000002aedd80_0 .var "result", 4 0;
v0000000002aecde0_0 .net "s", 0 0, v0000000002ae6500_0;  alias, 1 drivers
v0000000002aedc40_0 .net "zero", 4 0, L_0000000002b4cbd0;  1 drivers
E_0000000002a3b130 .event edge, v0000000002ae6500_0, v0000000002aedc40_0, v0000000002aed920_0;
S_0000000002ae3580 .scope module, "addFour" "addplus4" 3 238, 6 3 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002af4680 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002aed9c0_0 .net/2u *"_s0", 31 0, L_0000000002af4680;  1 drivers
v0000000002aeda60_0 .net "pc", 31 0, v0000000002ae7360_0;  alias, 1 drivers
v0000000002aede20_0 .net "result", 31 0, L_0000000002b4eb10;  alias, 1 drivers
L_0000000002b4eb10 .arith/sum 32, v0000000002ae7360_0, L_0000000002af4680;
S_0000000002ae3a00 .scope module, "adder" "adder" 3 239, 6 7 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002aedec0_0 .net "entry0", 31 0, v0000000002aea540_0;  alias, 1 drivers
v0000000002aee000_0 .net "entry1", 31 0, v0000000002ae7360_0;  alias, 1 drivers
v0000000002aee1e0_0 .var "result", 31 0;
E_0000000002a3acf0 .event edge, v0000000002aedec0_0, v0000000002ae7360_0;
S_0000000002ae3d00 .scope module, "alu" "ALU" 3 228, 9 1 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v0000000002aedf60_0 .var "Result", 31 0;
v0000000002aed380_0 .net "a", 31 0, v0000000002ae7040_0;  alias, 1 drivers
v0000000002aed420_0 .net "b", 31 0, v0000000002ae4ac0_0;  alias, 1 drivers
v0000000002aee0a0_0 .var "carryFlag", 0 0;
v0000000002aedb00_0 .var "condition", 0 0;
v0000000002aed4c0_0 .var/i "counter", 31 0;
v0000000002aece80_0 .var/i "index", 31 0;
v0000000002aed600_0 .var "negativeFlag", 0 0;
v0000000002aee140_0 .net "operation", 5 0, v0000000002aee3c0_0;  alias, 1 drivers
v0000000002aee280_0 .var "overFlowFlag", 0 0;
v0000000002aee320_0 .var "tempVar", 31 0;
v0000000002aed6a0_0 .var/i "var", 31 0;
v0000000002aecd40_0 .var "zeroFlag", 0 0;
E_0000000002a3afb0 .event edge, v0000000002aee140_0, v0000000002ae4ac0_0, v0000000002ae7040_0;
S_0000000002ae3e80 .scope module, "funcMux" "mux6" 3 215, 4 23 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v0000000002aed740_0 .net "one", 5 0, v0000000002ae48e0_0;  alias, 1 drivers
v0000000002aee3c0_0 .var "result", 5 0;
v0000000002aed880_0 .net "s", 0 0, v0000000002ae5560_0;  alias, 1 drivers
v0000000002aecf20_0 .net "zero", 5 0, L_0000000002b4e390;  1 drivers
E_0000000002a3aab0 .event edge, v0000000002ae5560_0, v0000000002aecf20_0, v0000000002ae48e0_0;
S_0000000002ae4000 .scope module, "mdrMux" "mux32" 3 219, 4 33 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002aed060_0 .net "one", 31 0, v0000000002aedf60_0;  alias, 1 drivers
v0000000002aecfc0_0 .var "result", 31 0;
v0000000002aed100_0 .net "s", 0 0, v0000000002ae5ec0_0;  alias, 1 drivers
v0000000002aed1a0_0 .net "zero", 31 0, v0000000002ae77c0_0;  alias, 1 drivers
E_0000000002a3ab70 .event edge, v0000000002ae5ec0_0, v0000000002ae6b40_0, v0000000002aedf60_0;
S_0000000002ae4300 .scope module, "pcMux" "mux32" 3 214, 4 33 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002aed240_0 .net "one", 31 0, v0000000002ae7360_0;  alias, 1 drivers
v0000000002aed2e0_0 .var "result", 31 0;
v0000000002aed7e0_0 .net "s", 0 0, v0000000002ae6000_0;  alias, 1 drivers
v0000000002aed560_0 .net "zero", 31 0, v0000000002aedf60_0;  alias, 1 drivers
E_0000000002a3a6b0 .event edge, v0000000002ae6000_0, v0000000002aedf60_0, v0000000002ae7360_0;
S_0000000002aef140 .scope module, "shftJump" "shftLeft28" 3 236, 6 19 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002aedba0_0 .net "in", 25 0, L_0000000002b4d170;  1 drivers
v0000000002aedce0_0 .var "result", 27 0;
E_0000000002a3acb0 .event edge, v0000000002aedba0_0;
S_0000000002aef8c0 .scope module, "shftLeft" "shftLeft" 3 237, 6 41 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002aebe40_0 .net "in", 31 0, v0000000002aeab80_0;  alias, 1 drivers
v0000000002aea540_0 .var "result", 31 0;
E_0000000002a3b170 .event edge, v0000000002ae5880_0;
S_0000000002aeeb40 .scope module, "signExt" "signExtender" 3 235, 6 26 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002aeafe0_0 .net "ins", 15 0, L_0000000002b4e250;  1 drivers
v0000000002aeab80_0 .var "result", 31 0;
v0000000002aea860_0 .var "tempOnes", 15 0;
v0000000002aec480_0 .var "tempZero", 15 0;
v0000000002aeacc0_0 .net "unSign", 0 0, v0000000002ae6a00_0;  alias, 1 drivers
E_0000000002a3b1b0 .event edge, v0000000002aeafe0_0;
S_0000000002aefa40 .scope module, "simpleAND" "AND" 3 240, 6 13 0, S_0000000002a7aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v0000000002aea900_0 .net "branch", 0 0, v0000000002ae4c00_0;  alias, 1 drivers
v0000000002aec700_0 .net "condition", 0 0, v0000000002aedb00_0;  alias, 1 drivers
v0000000002aecac0_0 .var "result", 0 0;
E_0000000002a3b270 .event edge, v0000000002ae4c00_0, v0000000002aedb00_0;
S_0000000002a7cc90 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o0000000002a84f18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002aebd00_0 .net "one", 4 0, o0000000002a84f18;  0 drivers
v0000000002aebda0_0 .var "result", 4 0;
o0000000002a84f78 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002aec0c0_0 .net "s", 1 0, o0000000002a84f78;  0 drivers
o0000000002a84fa8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002aec340_0 .net "two", 4 0, o0000000002a84fa8;  0 drivers
o0000000002a84fd8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002aec5c0_0 .net "zero", 4 0, o0000000002a84fd8;  0 drivers
E_0000000002a3b2b0 .event edge, v0000000002aec0c0_0, v0000000002aec5c0_0, v0000000002aebd00_0, v0000000002aec340_0;
    .scope S_00000000028eb670;
T_0 ;
    %wait E_0000000002a38b70;
    %load/vec4 v0000000002ac9500_0;
    %store/vec4 v0000000002ac9780_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000028eb7f0;
T_1 ;
    %wait E_0000000002a39ab0;
    %load/vec4 v0000000002acab80_0;
    %store/vec4 v0000000002ac95a0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000028db1a0;
T_2 ;
    %wait E_0000000002a39df0;
    %load/vec4 v0000000002acac20_0;
    %store/vec4 v0000000002acacc0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000029386c0;
T_3 ;
    %wait E_0000000002a38ab0;
    %load/vec4 v0000000002ac9960_0;
    %store/vec4 v0000000002ac9e60_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000028cc380;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002acb260_0, 0;
    %end;
    .thread T_4;
    .scope S_00000000028cc380;
T_5 ;
    %wait E_0000000002a3a570;
    %delay 1, 0;
    %load/vec4 v0000000002aca360_0;
    %store/vec4 v0000000002acb260_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000029416f0;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %end;
    .thread T_6;
    .scope S_00000000029416f0;
T_7 ;
    %wait E_0000000002a351f0;
    %load/vec4 v0000000002acaa40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5ea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002acae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5dfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5eb20_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002acaa40_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002a5e760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002aca9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5df40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002acaa40_0, 0, 5;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5eb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5ebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5ea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002acae00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000002a5e760_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002a5f3e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5ea80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fa20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000002acaa40_0, 0, 5;
    %jmp T_7.16;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5ea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e080_0, 0, 1;
    %load/vec4 v0000000002a5e1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5dfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5fac0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000002acaa40_0, 0, 5;
T_7.17 ;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5df40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5eb20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002a5e760_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002a5f3e0_0, 0, 6;
    %load/vec4 v0000000002a5e4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %jmp T_7.34;
T_7.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000000002a5f3e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002acae00_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000000002a5f3e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0000000002a5f3e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000000002a5f3e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002a5f3e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e300_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002a5f3e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e300_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002a5f3e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002acae00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e300_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0000000002a5f3e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0000000002a5f3e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.34;
T_7.31 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0000000002a5f3e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002acaa40_0, 0, 5;
    %jmp T_7.34;
T_7.32 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0000000002a5f3e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002acaa40_0, 0, 5;
    %jmp T_7.34;
T_7.33 ;
    %vpi_call 5 172 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000000002a5f3e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002acaa40_0, 0, 5;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5dfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002aca9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fa20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5fde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5df40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5eb20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002a5e760_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5ebc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002aca9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5f520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fa20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5df40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5eb20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002a5e760_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5fde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5ebc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002acaa40_0, 0, 5;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002a5e760_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002a5f3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5fb60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fa20_0, 0, 1;
    %load/vec4 v0000000002a5e1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
T_7.35 ;
    %jmp T_7.16;
T_7.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5fde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5df40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5ebc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002acaa40_0, 0, 5;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002a5e760_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002a5f3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5fb60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5df40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002a5e760_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0000000002a5f3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5fde0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fde0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000002a5f3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5dfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5fa20_0, 0, 1;
    %load/vec4 v0000000002a5e1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e300_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
T_7.37 ;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e800_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5dfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002aca9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5f520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5fb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5fde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5df40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5eb20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002a5e760_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5f520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e260_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002a5e760_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a5e080_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002acaa40_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002acb770;
T_8 ;
    %wait E_0000000002a39e30;
    %load/vec4 v0000000002acdd80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000002acdc40_0;
    %store/vec4 v0000000002accc00_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002acca20_0;
    %store/vec4 v0000000002accc00_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000002acbd70;
T_9 ;
    %wait E_0000000002a39b30;
    %load/vec4 v0000000002accf20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000000002accac0_0;
    %store/vec4 v0000000002acd2e0_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000002acdb00_0;
    %store/vec4 v0000000002acd2e0_0, 0, 6;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000002acbbf0;
T_10 ;
    %wait E_0000000002a39c70;
    %load/vec4 v0000000002ac9820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000000002aca2c0_0;
    %store/vec4 v0000000002ac9640_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000002aca220_0;
    %store/vec4 v0000000002ac9640_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000029372b0;
T_11 ;
    %wait E_0000000002a33ab0;
    %load/vec4 v0000000002a5f160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v0000000002a5f2a0_0;
    %store/vec4 v0000000002a5f980_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0000000002a5f2a0_0;
    %store/vec4 v0000000002a5f980_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0000000002a5fca0_0;
    %store/vec4 v0000000002a5f980_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0000000002a5e6c0_0;
    %store/vec4 v0000000002a5f980_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0000000002a5ed00_0;
    %store/vec4 v0000000002a5f980_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000002acc1f0;
T_12 ;
    %wait E_0000000002a39db0;
    %load/vec4 v0000000002acc660_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000000002acc7a0_0;
    %store/vec4 v0000000002acd880_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000002acd740_0;
    %store/vec4 v0000000002acd880_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000002937430;
T_13 ;
    %wait E_0000000002a33a70;
    %load/vec4 v0000000002a5fd40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000000002a5f340_0;
    %store/vec4 v0000000002a5f5c0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000002a5e440_0;
    %store/vec4 v0000000002a5f5c0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000002938840;
T_14 ;
    %wait E_0000000002a389b0;
    %load/vec4 v0000000002aca540_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000000002aca7c0_0;
    %store/vec4 v0000000002aca400_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000002ac9fa0_0;
    %store/vec4 v0000000002aca400_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000002acbef0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
    %end;
    .thread T_15;
    .scope S_0000000002acbef0;
T_16 ;
    %wait E_0000000002a39bf0;
    %load/vec4 v0000000002ac9aa0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_16.0, 4;
    %delay 1, 0;
    %load/vec4 v0000000002acafe0_0;
    %load/vec4 v0000000002ac9aa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002aca040, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000002acbef0;
T_17 ;
    %wait E_0000000002a39a30;
    %load/vec4 v0000000002acad60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002aca040, 4;
    %assign/vec4 v0000000002acaea0_0, 0;
    %load/vec4 v0000000002acb300_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002aca040, 4;
    %assign/vec4 v0000000002acaf40_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000002acb5f0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002acc8e0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0000000002acb5f0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002ace280_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0000000002acb5f0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002acd100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002acce80_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0000000002acb5f0;
T_21 ;
    %wait E_0000000002a398b0;
    %load/vec4 v0000000002acde20_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %jmp T_21.27;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002acce80_0, 0, 1;
    %jmp T_21.27;
T_21.1 ;
    %load/vec4 v0000000002ace000_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002acce80_0, 0, 1;
    %jmp T_21.29;
T_21.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002acce80_0, 0, 1;
T_21.29 ;
    %jmp T_21.27;
T_21.2 ;
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd1a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_21.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_21.31, 8;
T_21.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.31, 8;
 ; End of false expr.
    %blend;
T_21.31;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %load/vec4 v0000000002acc520_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.33, 8;
T_21.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.33, 8;
 ; End of false expr.
    %blend;
T_21.33;
    %store/vec4 v0000000002acd100_0, 0, 1;
    %load/vec4 v0000000002acc520_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.35, 8;
T_21.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.35, 8;
 ; End of false expr.
    %blend;
T_21.35;
    %pad/s 1;
    %store/vec4 v0000000002acd920_0, 0, 1;
    %jmp T_21.27;
T_21.3 ;
    %vpi_call 9 130 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd1a0_0;
    %vpi_call 9 131 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0000000002acd1a0_0;
    %load/vec4 v0000000002ace000_0;
    %cmp/s;
    %jmp/0xz  T_21.36, 5;
    %vpi_call 9 138 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002acce80_0, 0, 1;
    %jmp T_21.37;
T_21.36 ;
    %vpi_call 9 142 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002acce80_0, 0, 1;
T_21.37 ;
    %jmp T_21.27;
T_21.4 ;
    %vpi_call 9 149 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd1a0_0;
    %vpi_call 9 150 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002ace000_0;
    %cmp/s;
    %jmp/0xz  T_21.38, 5;
    %vpi_call 9 157 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002acce80_0, 0, 1;
    %jmp T_21.39;
T_21.38 ;
    %vpi_call 9 161 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002acce80_0, 0, 1;
T_21.39 ;
    %jmp T_21.27;
T_21.5 ;
    %vpi_call 9 168 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd1a0_0;
    %vpi_call 9 169 "$display", "The question is %d less than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0000000002ace000_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.40, 5;
    %vpi_call 9 171 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002acce80_0, 0, 1;
    %jmp T_21.41;
T_21.40 ;
    %vpi_call 9 175 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002acce80_0, 0, 1;
T_21.41 ;
    %jmp T_21.27;
T_21.6 ;
    %load/vec4 v0000000002ace000_0;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.7 ;
    %load/vec4 v0000000002acd1a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.42, 4;
    %load/vec4 v0000000002ace000_0;
    %store/vec4 v0000000002acc520_0, 0, 32;
T_21.42 ;
    %jmp T_21.27;
T_21.8 ;
    %load/vec4 v0000000002acd1a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.44, 4;
    %load/vec4 v0000000002ace000_0;
    %store/vec4 v0000000002acc520_0, 0, 32;
T_21.44 ;
    %jmp T_21.27;
T_21.9 ;
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd1a0_0;
    %and;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.10 ;
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd1a0_0;
    %or;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.11 ;
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd1a0_0;
    %xor;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.12 ;
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd1a0_0;
    %or;
    %inv;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.13 ;
    %load/vec4 v0000000002ace000_0;
    %pad/u 33;
    %load/vec4 v0000000002acd1a0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %store/vec4 v0000000002acdec0_0, 0, 1;
    %load/vec4 v0000000002ace000_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002acd1a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.47, 8;
T_21.46 ; End of true expr.
    %load/vec4 v0000000002acd1a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002acc520_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.49, 9;
T_21.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.49, 9;
 ; End of false expr.
    %blend;
T_21.49;
    %jmp/0 T_21.47, 8;
 ; End of false expr.
    %blend;
T_21.47;
    %pad/s 1;
    %store/vec4 v0000000002ace0a0_0, 0, 1;
    %jmp T_21.27;
T_21.14 ;
    %load/vec4 v0000000002ace000_0;
    %pad/u 33;
    %load/vec4 v0000000002acd1a0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %store/vec4 v0000000002acdec0_0, 0, 1;
    %load/vec4 v0000000002ace000_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002acd1a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.51, 8;
T_21.50 ; End of true expr.
    %load/vec4 v0000000002acd1a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002acc520_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.53, 9;
T_21.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.53, 9;
 ; End of false expr.
    %blend;
T_21.53;
    %jmp/0 T_21.51, 8;
 ; End of false expr.
    %blend;
T_21.51;
    %pad/s 1;
    %store/vec4 v0000000002ace0a0_0, 0, 1;
    %jmp T_21.27;
T_21.15 ;
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd1a0_0;
    %add;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %load/vec4 v0000000002ace000_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002acd1a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.55, 8;
T_21.54 ; End of true expr.
    %load/vec4 v0000000002acd1a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002acc520_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.56, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.57, 9;
T_21.56 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.57, 9;
 ; End of false expr.
    %blend;
T_21.57;
    %jmp/0 T_21.55, 8;
 ; End of false expr.
    %blend;
T_21.55;
    %pad/s 1;
    %store/vec4 v0000000002ace0a0_0, 0, 1;
    %load/vec4 v0000000002acc520_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.59, 8;
T_21.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.59, 8;
 ; End of false expr.
    %blend;
T_21.59;
    %pad/s 1;
    %store/vec4 v0000000002acd920_0, 0, 1;
    %load/vec4 v0000000002acc520_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.61, 8;
T_21.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.61, 8;
 ; End of false expr.
    %blend;
T_21.61;
    %store/vec4 v0000000002acd100_0, 0, 1;
    %jmp T_21.27;
T_21.16 ;
    %load/vec4 v0000000002acd1a0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002ace1e0_0, 0, 32;
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002ace1e0_0;
    %add;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %load/vec4 v0000000002ace000_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002ace1e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.62, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.63, 8;
T_21.62 ; End of true expr.
    %load/vec4 v0000000002ace1e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002acc520_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.64, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.65, 9;
T_21.64 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.65, 9;
 ; End of false expr.
    %blend;
T_21.65;
    %jmp/0 T_21.63, 8;
 ; End of false expr.
    %blend;
T_21.63;
    %pad/s 1;
    %store/vec4 v0000000002ace0a0_0, 0, 1;
    %load/vec4 v0000000002acc520_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.67, 8;
T_21.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.67, 8;
 ; End of false expr.
    %blend;
T_21.67;
    %pad/s 1;
    %store/vec4 v0000000002acd920_0, 0, 1;
    %load/vec4 v0000000002acc520_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.69, 8;
T_21.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.69, 8;
 ; End of false expr.
    %blend;
T_21.69;
    %store/vec4 v0000000002acd100_0, 0, 1;
    %jmp T_21.27;
T_21.17 ;
    %load/vec4 v0000000002acd1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.18 ;
    %load/vec4 v0000000002acd1a0_0;
    %ix/getv 4, v0000000002ace000_0;
    %shiftl 4;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.19 ;
    %load/vec4 v0000000002acd1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.20 ;
    %load/vec4 v0000000002acd1a0_0;
    %ix/getv 4, v0000000002ace000_0;
    %shiftr 4;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.21 ;
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd1a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.70, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.71;
T_21.70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002acc520_0, 0, 32;
T_21.71 ;
    %jmp T_21.27;
T_21.22 ;
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd1a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.73;
T_21.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002acc520_0, 0, 32;
T_21.73 ;
    %jmp T_21.27;
T_21.23 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002acd240_0, 0, 32;
T_21.74 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002acd240_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.75, 5;
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd240_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.76, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002ace280_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002acd240_0, 0, 32;
T_21.76 ;
    %load/vec4 v0000000002ace280_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.78, 4;
    %load/vec4 v0000000002acc8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002acc8e0_0, 0, 32;
T_21.78 ;
    %load/vec4 v0000000002acd240_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002acd240_0, 0, 32;
    %jmp T_21.74;
T_21.75 ;
    %load/vec4 v0000000002acc8e0_0;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.24 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002acd240_0, 0, 32;
T_21.80 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002acd240_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.81, 5;
    %load/vec4 v0000000002ace000_0;
    %load/vec4 v0000000002acd240_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.82, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002ace280_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002acd240_0, 0, 32;
T_21.82 ;
    %load/vec4 v0000000002ace280_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.84, 4;
    %load/vec4 v0000000002acc8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002acc8e0_0, 0, 32;
T_21.84 ;
    %load/vec4 v0000000002acd240_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002acd240_0, 0, 32;
    %jmp T_21.80;
T_21.81 ;
    %load/vec4 v0000000002acc8e0_0;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.25 ;
    %load/vec4 v0000000002ace000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.26 ;
    %load/vec4 v0000000002ace000_0;
    %ix/getv 4, v0000000002acd1a0_0;
    %shiftr 4;
    %store/vec4 v0000000002acc520_0, 0, 32;
    %jmp T_21.27;
T_21.27 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000028db020;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002acaae0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000000028db020;
T_23 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002aca180 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002aca180, 0>, &A<v0000000002aca180, 1>, &A<v0000000002aca180, 2>, &A<v0000000002aca180, 3> {0 0 0};
    %end;
    .thread T_23;
    .scope S_00000000028db020;
T_24 ;
    %wait E_0000000002a39670;
    %load/vec4 v0000000002aca680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0000000002ac9dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002acaae0_0;
    %ix/getv 4, v0000000002ac9460_0;
    %load/vec4a v0000000002aca180, 4;
    %load/vec4 v0000000002ac9460_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002aca180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002ac9460_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002aca180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002ac9460_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002aca180, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002ac9be0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002acaae0_0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002acaae0_0;
    %load/vec4 v0000000002aca0e0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002ac9460_0;
    %store/vec4a v0000000002aca180, 4, 0;
    %load/vec4 v0000000002aca0e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002ac9460_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002aca180, 4, 0;
    %load/vec4 v0000000002aca0e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002ac9460_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002aca180, 4, 0;
    %load/vec4 v0000000002aca0e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002ac9460_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002aca180, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002acaae0_0;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000002ac9dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002acaae0_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000000002ac9460_0;
    %load/vec4a v0000000002aca180, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002ac9be0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002acaae0_0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002acaae0_0;
    %load/vec4 v0000000002aca0e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000000002ac9460_0;
    %store/vec4a v0000000002aca180, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002acaae0_0;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000002acfb10;
T_25 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002acdce0_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0000000002acfb10;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002acd9c0_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0000000002acfb10;
T_27 ;
    %wait E_0000000002a398f0;
    %load/vec4 v0000000002acc980_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002accb60_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0000000002acd9c0_0;
    %load/vec4 v0000000002acc980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002acc840_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000002acdce0_0;
    %load/vec4 v0000000002acc980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002acc840_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000000002acb8f0;
T_28 ;
    %wait E_0000000002a39a70;
    %load/vec4 v0000000002acc5c0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002acd380_0, 0, 28;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000000002acba70;
T_29 ;
    %wait E_0000000002a3a430;
    %load/vec4 v0000000002accde0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002ace320_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000000002acc070;
T_30 ;
    %wait E_0000000002a39cf0;
    %load/vec4 v0000000002ace140_0;
    %load/vec4 v0000000002acd7e0_0;
    %add;
    %store/vec4 v0000000002acdba0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000000002acfc90;
T_31 ;
    %wait E_0000000002a39af0;
    %load/vec4 v0000000002acc480_0;
    %load/vec4 v0000000002accca0_0;
    %and;
    %store/vec4 v0000000002accd40_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000002a422f0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad04a0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0000000002a422f0;
T_33 ;
    %vpi_call 2 12 "$dumpfile", "results/CPUFileTest3.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, v0000000002ad1620_0, v0000000002ad04a0_0, S_00000000028cc380, S_00000000028db020, S_00000000029416f0, S_0000000002acb5f0, S_0000000002acbef0, S_0000000002acb470, S_0000000002acc070, S_0000000002acfb10, S_0000000002acb8f0, S_0000000002acba70, S_0000000002acfc90, S_00000000028eb670, S_00000000028eb7f0, S_00000000028db1a0, S_00000000029386c0, S_0000000002acbd70, S_0000000002acb770, S_0000000002938840, S_00000000029372b0, S_0000000002acbbf0, S_0000000002acc1f0, S_0000000002937430 {0 0 0};
    %vpi_func 2 56 "$fopen" 32, "output/Memory3StatusFile.txt", "w" {0 0 0};
    %store/vec4 v0000000002ad1d00_0, 0, 32;
    %vpi_func 2 57 "$fopen" 32, "output/StateChangeTest3.txt", "w" {0 0 0};
    %store/vec4 v0000000002ad16c0_0, 0, 32;
    %vpi_call 2 59 "$fwrite", v0000000002ad1d00_0, "\012----------Memory at Start Up---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002ad1760_0, 0, 32;
T_33.0 ;
    %load/vec4 v0000000002ad1760_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v0000000002ad1760_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000002ad1760_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002aca180, 4;
    %load/vec4 v0000000002ad1760_0;
    %addi 2, 0, 32;
    %load/vec4 v0000000002ad1760_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002aca180, 4;
    %load/vec4 v0000000002ad1760_0;
    %addi 3, 0, 32;
    %load/vec4 v0000000002ad1760_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002aca180, 4;
    %vpi_call 2 61 "$fwrite", v0000000002ad1d00_0, "\012Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b", v0000000002ad1760_0, &A<v0000000002aca180, v0000000002ad1760_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v0000000002ad1760_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002ad1760_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002ad1760_0, 0, 32;
T_33.2 ;
    %load/vec4 v0000000002ad1760_0;
    %cmpi/s 600, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad1620_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad1620_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 67 "$fwrite", v0000000002ad16c0_0, "\012 ---------CLOCK CYCLE: %d START-----------\012", v0000000002ad1760_0 {0 0 0};
    %vpi_call 2 69 "$fwrite", v0000000002ad16c0_0, "\012\012State: %d", v0000000002acaa40_0 {0 0 0};
    %vpi_call 2 71 "$fwrite", v0000000002ad16c0_0, "\012Current Instruction: %b", v0000000002ac9be0_0 {0 0 0};
    %vpi_call 2 73 "$fwrite", v0000000002ad16c0_0, "\012Register S Address: %d , %b", v0000000002acad60_0, v0000000002acad60_0 {0 0 0};
    %vpi_call 2 74 "$fwrite", v0000000002ad16c0_0, "\012Register T Address: %d , %b", v0000000002acb300_0, v0000000002acb300_0 {0 0 0};
    %vpi_call 2 75 "$fwrite", v0000000002ad16c0_0, "\012Offset: %d\012\012", v0000000002acc980_0 {0 0 0};
    %vpi_call 2 77 "$fwrite", v0000000002ad16c0_0, "\012MAR: %d", v0000000002ac9780_0 {0 0 0};
    %vpi_call 2 80 "$fwrite", v0000000002ad16c0_0, "\012IR: %b", v0000000002ac9e60_0 {0 0 0};
    %load/vec4 v0000000002ad1760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002ad1760_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %vpi_call 2 82 "$fwrite", v0000000002ad1d00_0, "\012----------Memory at End---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002ad1760_0, 0, 32;
T_33.4 ;
    %load/vec4 v0000000002ad1760_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.5, 5;
    %load/vec4 v0000000002ad1760_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000002ad1760_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002aca180, 4;
    %load/vec4 v0000000002ad1760_0;
    %addi 2, 0, 32;
    %load/vec4 v0000000002ad1760_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002aca180, 4;
    %load/vec4 v0000000002ad1760_0;
    %addi 3, 0, 32;
    %load/vec4 v0000000002ad1760_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002aca180, 4;
    %vpi_call 2 84 "$fwrite", v0000000002ad1d00_0, "\012Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b", v0000000002ad1760_0, &A<v0000000002aca180, v0000000002ad1760_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v0000000002ad1760_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002ad1760_0, 0, 32;
    %jmp T_33.4;
T_33.5 ;
    %vpi_call 2 86 "$fclose", v0000000002ad16c0_0 {0 0 0};
    %vpi_call 2 87 "$fclose", v0000000002ad1d00_0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0000000002a69020;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad1da0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0000000002a69020;
T_35 ;
    %vpi_call 7 75 "$readmemb", "Input/testcode_mips2.txt", v0000000002ad2020 {0 0 0};
    %vpi_call 7 76 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002ad2020, 0>, &A<v0000000002ad2020, 1>, &A<v0000000002ad2020, 2>, &A<v0000000002ad2020, 3> {0 0 0};
    %end;
    .thread T_35;
    .scope S_0000000002a69020;
T_36 ;
    %wait E_0000000002a39930;
    %load/vec4 v0000000002ad0680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v0000000002ad2730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ad1da0_0;
    %ix/getv 4, v0000000002ad05e0_0;
    %load/vec4a v0000000002ad2020, 4;
    %load/vec4 v0000000002ad05e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002ad2020, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002ad05e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002ad2020, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002ad05e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002ad2020, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002ad0c20_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ad1da0_0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ad1da0_0;
    %load/vec4 v0000000002ad0b80_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002ad05e0_0;
    %store/vec4a v0000000002ad2020, 4, 0;
    %load/vec4 v0000000002ad0b80_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002ad05e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002ad2020, 4, 0;
    %load/vec4 v0000000002ad0b80_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002ad05e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002ad2020, 4, 0;
    %load/vec4 v0000000002ad0b80_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002ad05e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002ad2020, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ad1da0_0;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000000002ad2730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ad1da0_0;
    %ix/getv 4, v0000000002ad05e0_0;
    %load/vec4a v0000000002ad2020, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000000002ad0c20_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ad1da0_0;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ad1da0_0;
    %load/vec4 v0000000002ad0b80_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002ad05e0_0;
    %store/vec4a v0000000002ad2020, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ad1da0_0;
T_36.5 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000000002a69b90;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad3310_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0000000002a69b90;
T_38 ;
    %vpi_call 7 135 "$readmemb", "Input/testcode_mips3.txt", v0000000002ad3090 {0 0 0};
    %vpi_call 7 136 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002ad3090, 0>, &A<v0000000002ad3090, 1>, &A<v0000000002ad3090, 2>, &A<v0000000002ad3090, 3> {0 0 0};
    %end;
    .thread T_38;
    .scope S_0000000002a69b90;
T_39 ;
    %wait E_0000000002a34430;
    %load/vec4 v0000000002ad3d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0000000002ad2550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ad3310_0;
    %ix/getv 4, v0000000002ad34f0_0;
    %load/vec4a v0000000002ad3090, 4;
    %load/vec4 v0000000002ad34f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002ad3090, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002ad34f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002ad3090, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002ad34f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002ad3090, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002ad2a50_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ad3310_0;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ad3310_0;
    %load/vec4 v0000000002ad24b0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002ad34f0_0;
    %store/vec4a v0000000002ad3090, 4, 0;
    %load/vec4 v0000000002ad24b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002ad34f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002ad3090, 4, 0;
    %load/vec4 v0000000002ad24b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002ad34f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002ad3090, 4, 0;
    %load/vec4 v0000000002ad24b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002ad34f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002ad3090, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ad3310_0;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000000002ad2550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ad3310_0;
    %ix/getv 4, v0000000002ad34f0_0;
    %load/vec4a v0000000002ad3090, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000000002ad2a50_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ad3310_0;
    %jmp T_39.5;
T_39.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ad3310_0;
    %load/vec4 v0000000002ad24b0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002ad34f0_0;
    %store/vec4a v0000000002ad3090, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ad3310_0;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000002ace490;
T_40 ;
    %wait E_0000000002a39770;
    %load/vec4 v0000000002ade6c0_0;
    %store/vec4 v0000000002adea80_0, 0, 32;
    %jmp T_40;
    .thread T_40;
    .scope S_0000000002acf390;
T_41 ;
    %wait E_0000000002a3a2f0;
    %load/vec4 v0000000002adf0c0_0;
    %store/vec4 v0000000002aded00_0, 0, 32;
    %jmp T_41;
    .thread T_41;
    .scope S_0000000002ace610;
T_42 ;
    %wait E_0000000002a39ff0;
    %load/vec4 v0000000002adfc00_0;
    %store/vec4 v0000000002ade8a0_0, 0, 32;
    %jmp T_42;
    .thread T_42;
    .scope S_0000000002acef10;
T_43 ;
    %wait E_0000000002a396b0;
    %load/vec4 v0000000002ad3c70_0;
    %store/vec4 v0000000002ad2f50_0, 0, 32;
    %jmp T_43;
    .thread T_43;
    .scope S_0000000002ace790;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002ade940_0, 0;
    %end;
    .thread T_44;
    .scope S_0000000002ace790;
T_45 ;
    %wait E_0000000002a3a3f0;
    %delay 1, 0;
    %load/vec4 v0000000002adee40_0;
    %store/vec4 v0000000002ade940_0, 0, 32;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000002acec10;
T_46 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %end;
    .thread T_46;
    .scope S_0000000002acec10;
T_47 ;
    %wait E_0000000002a39e70;
    %load/vec4 v0000000002ad2af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_47.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_47.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_47.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_47.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_47.15, 6;
    %jmp T_47.16;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad2910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad29b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad27d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad2690_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002ad2af0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002ad3bd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad40d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad36d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad38b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad2e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad31d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002ad2af0_0, 0, 5;
    %jmp T_47.16;
T_47.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad2690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad38b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad4170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad27d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad2e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad29b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3770_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000002ad3bd0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002ad2cd0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad40d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.16;
T_47.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad29b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad27d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad2910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3b30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000002ad2af0_0, 0, 5;
    %jmp T_47.16;
T_47.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad29b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad27d0_0, 0, 1;
    %load/vec4 v0000000002ad3a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad4350_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000002ad2af0_0, 0, 5;
T_47.17 ;
    %jmp T_47.16;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad38b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad40d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad2690_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002ad3bd0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002ad2cd0_0, 0, 6;
    %load/vec4 v0000000002ad3810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_47.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_47.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_47.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_47.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_47.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_47.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_47.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_47.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_47.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_47.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_47.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_47.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_47.31, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_47.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_47.33, 6;
    %jmp T_47.34;
T_47.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000000002ad2cd0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad3770_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000000002ad2cd0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0000000002ad2cd0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000000002ad2cd0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002ad2cd0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad2910_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002ad2cd0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad2910_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002ad2cd0_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad3770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad2910_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0000000002ad2cd0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.30 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0000000002ad2cd0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.34;
T_47.31 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0000000002ad2cd0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002ad2af0_0, 0, 5;
    %jmp T_47.34;
T_47.32 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0000000002ad2cd0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002ad2af0_0, 0, 5;
    %jmp T_47.34;
T_47.33 ;
    %vpi_call 5 172 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000000002ad2cd0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002ad2af0_0, 0, 5;
    %jmp T_47.34;
T_47.34 ;
    %pop/vec4 1;
    %jmp T_47.16;
T_47.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad36d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad40d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad2e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad2690_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002ad3bd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad38b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.16;
T_47.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad36d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad40d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad2690_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002ad3bd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad2e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad38b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002ad2af0_0, 0, 5;
    %jmp T_47.16;
T_47.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002ad3bd0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002ad2cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad40d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad4170_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.16;
T_47.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3b30_0, 0, 1;
    %load/vec4 v0000000002ad3a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
T_47.35 ;
    %jmp T_47.16;
T_47.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad2e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad31d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad38b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002ad2af0_0, 0, 5;
    %jmp T_47.16;
T_47.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002ad3bd0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002ad2cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad40d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad4170_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.16;
T_47.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad31d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002ad3bd0_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0000000002ad2cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad40d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad2e10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.16;
T_47.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad2e10_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000002ad2cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad4210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad3b30_0, 0, 1;
    %load/vec4 v0000000002ad3a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad2910_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
T_47.37 ;
    %jmp T_47.16;
T_47.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad3ef0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.16;
T_47.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad36d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad38b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad40d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad3b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad4170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad2e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ad2690_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002ad3bd0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.16;
T_47.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad3db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad40d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002ad3bd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ad27d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002ad2af0_0, 0;
    %jmp T_47.16;
T_47.16 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0000000002acf510;
T_48 ;
    %wait E_0000000002a39f30;
    %load/vec4 v0000000002ae0db0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_48.0, 4;
    %load/vec4 v0000000002ae1d50_0;
    %store/vec4 v0000000002ae1170_0, 0, 32;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000002ae1350_0;
    %store/vec4 v0000000002ae1170_0, 0, 32;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000002ad0110;
T_49 ;
    %wait E_0000000002a39d70;
    %load/vec4 v0000000002ae2070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v0000000002ae15d0_0;
    %store/vec4 v0000000002ae1f30_0, 0, 6;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000000002ae1ad0_0;
    %store/vec4 v0000000002ae1f30_0, 0, 6;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000002acf090;
T_50 ;
    %wait E_0000000002a3a070;
    %load/vec4 v0000000002adf340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0000000002adf7a0_0;
    %store/vec4 v0000000002adef80_0, 0, 5;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0000000002adfac0_0;
    %store/vec4 v0000000002adef80_0, 0, 5;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000002acea90;
T_51 ;
    %wait E_0000000002a39d30;
    %load/vec4 v0000000002ad3630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %load/vec4 v0000000002ad3130_0;
    %store/vec4 v0000000002ad3f90_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0000000002ad3130_0;
    %store/vec4 v0000000002ad3f90_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0000000002ad33b0_0;
    %store/vec4 v0000000002ad3f90_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0000000002ad2d70_0;
    %store/vec4 v0000000002ad3f90_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0000000002ad3450_0;
    %store/vec4 v0000000002ad3f90_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000002ad0290;
T_52 ;
    %wait E_0000000002a39c30;
    %load/vec4 v0000000002ae1210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v0000000002ae1fd0_0;
    %store/vec4 v0000000002ae1b70_0, 0, 32;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000000002ae0ef0_0;
    %store/vec4 v0000000002ae1b70_0, 0, 32;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000000002acfe10;
T_53 ;
    %wait E_0000000002a336b0;
    %load/vec4 v0000000002ad3e50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0000000002ad25f0_0;
    %store/vec4 v0000000002ad4030_0, 0, 32;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000000002ad42b0_0;
    %store/vec4 v0000000002ad4030_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0000000002aced90;
T_54 ;
    %wait E_0000000002a3a330;
    %load/vec4 v0000000002ad39f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0000000002ad3270_0;
    %store/vec4 v0000000002ad2ff0_0, 0, 32;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000000002ad3950_0;
    %store/vec4 v0000000002ad2ff0_0, 0, 32;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000000002acff90;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
    %end;
    .thread T_55;
    .scope S_0000000002acff90;
T_56 ;
    %wait E_0000000002a3a4f0;
    %load/vec4 v0000000002ade9e0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_56.0, 4;
    %delay 1, 0;
    %load/vec4 v0000000002adf2a0_0;
    %load/vec4 v0000000002ade9e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002adeee0, 0, 4;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0000000002acff90;
T_57 ;
    %wait E_0000000002a39b70;
    %load/vec4 v0000000002adf660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002adeee0, 4;
    %assign/vec4 v0000000002adfa20_0, 0;
    %load/vec4 v0000000002ae0100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002adeee0, 4;
    %assign/vec4 v0000000002adf700_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000000002acf210;
T_58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002ade580_0, 0, 32;
    %end;
    .thread T_58;
    .scope S_0000000002acf210;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002ae1530_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0000000002acf210;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae0950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae0380_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0000000002acf210;
T_61 ;
    %wait E_0000000002a3a4b0;
    %load/vec4 v0000000002ae10d0_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_61.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_61.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_61.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_61.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_61.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_61.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_61.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_61.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_61.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_61.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_61.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_61.22, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_61.23, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_61.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_61.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_61.26, 6;
    %jmp T_61.27;
T_61.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae0380_0, 0, 1;
    %jmp T_61.27;
T_61.1 ;
    %load/vec4 v0000000002ae0060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae0380_0, 0, 1;
    %jmp T_61.29;
T_61.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae0380_0, 0, 1;
T_61.29 ;
    %jmp T_61.27;
T_61.2 ;
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae01a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_61.31, 8;
T_61.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_61.31, 8;
 ; End of false expr.
    %blend;
T_61.31;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %load/vec4 v0000000002adf8e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.33, 8;
T_61.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.33, 8;
 ; End of false expr.
    %blend;
T_61.33;
    %store/vec4 v0000000002ae0950_0, 0, 1;
    %load/vec4 v0000000002adf8e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.35, 8;
T_61.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.35, 8;
 ; End of false expr.
    %blend;
T_61.35;
    %pad/s 1;
    %store/vec4 v0000000002ae1cb0_0, 0, 1;
    %jmp T_61.27;
T_61.3 ;
    %vpi_call 9 130 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae01a0_0;
    %vpi_call 9 131 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0000000002ae01a0_0;
    %load/vec4 v0000000002ae0060_0;
    %cmp/s;
    %jmp/0xz  T_61.36, 5;
    %vpi_call 9 138 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae0380_0, 0, 1;
    %jmp T_61.37;
T_61.36 ;
    %vpi_call 9 142 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae0380_0, 0, 1;
T_61.37 ;
    %jmp T_61.27;
T_61.4 ;
    %vpi_call 9 149 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae01a0_0;
    %vpi_call 9 150 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002ae0060_0;
    %cmp/s;
    %jmp/0xz  T_61.38, 5;
    %vpi_call 9 157 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae0380_0, 0, 1;
    %jmp T_61.39;
T_61.38 ;
    %vpi_call 9 161 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae0380_0, 0, 1;
T_61.39 ;
    %jmp T_61.27;
T_61.5 ;
    %vpi_call 9 168 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae01a0_0;
    %vpi_call 9 169 "$display", "The question is %d less than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0000000002ae0060_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_61.40, 5;
    %vpi_call 9 171 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae0380_0, 0, 1;
    %jmp T_61.41;
T_61.40 ;
    %vpi_call 9 175 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae0380_0, 0, 1;
T_61.41 ;
    %jmp T_61.27;
T_61.6 ;
    %load/vec4 v0000000002ae0060_0;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.7 ;
    %load/vec4 v0000000002ae01a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_61.42, 4;
    %load/vec4 v0000000002ae0060_0;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
T_61.42 ;
    %jmp T_61.27;
T_61.8 ;
    %load/vec4 v0000000002ae01a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.44, 4;
    %load/vec4 v0000000002ae0060_0;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
T_61.44 ;
    %jmp T_61.27;
T_61.9 ;
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae01a0_0;
    %and;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.10 ;
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae01a0_0;
    %or;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.11 ;
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae01a0_0;
    %xor;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.12 ;
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae01a0_0;
    %or;
    %inv;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.13 ;
    %load/vec4 v0000000002ae0060_0;
    %pad/u 33;
    %load/vec4 v0000000002ae01a0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %store/vec4 v0000000002ae0240_0, 0, 1;
    %load/vec4 v0000000002ae0060_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002ae01a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.47, 8;
T_61.46 ; End of true expr.
    %load/vec4 v0000000002ae01a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002adf8e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.49, 9;
T_61.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.49, 9;
 ; End of false expr.
    %blend;
T_61.49;
    %jmp/0 T_61.47, 8;
 ; End of false expr.
    %blend;
T_61.47;
    %pad/s 1;
    %store/vec4 v0000000002ae1990_0, 0, 1;
    %jmp T_61.27;
T_61.14 ;
    %load/vec4 v0000000002ae0060_0;
    %pad/u 33;
    %load/vec4 v0000000002ae01a0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %store/vec4 v0000000002ae0240_0, 0, 1;
    %load/vec4 v0000000002ae0060_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002ae01a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.51, 8;
T_61.50 ; End of true expr.
    %load/vec4 v0000000002ae01a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002adf8e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.53, 9;
T_61.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.53, 9;
 ; End of false expr.
    %blend;
T_61.53;
    %jmp/0 T_61.51, 8;
 ; End of false expr.
    %blend;
T_61.51;
    %pad/s 1;
    %store/vec4 v0000000002ae1990_0, 0, 1;
    %jmp T_61.27;
T_61.15 ;
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae01a0_0;
    %add;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %load/vec4 v0000000002ae0060_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002ae01a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.55, 8;
T_61.54 ; End of true expr.
    %load/vec4 v0000000002ae01a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002adf8e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.56, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.57, 9;
T_61.56 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.57, 9;
 ; End of false expr.
    %blend;
T_61.57;
    %jmp/0 T_61.55, 8;
 ; End of false expr.
    %blend;
T_61.55;
    %pad/s 1;
    %store/vec4 v0000000002ae1990_0, 0, 1;
    %load/vec4 v0000000002adf8e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.59, 8;
T_61.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.59, 8;
 ; End of false expr.
    %blend;
T_61.59;
    %pad/s 1;
    %store/vec4 v0000000002ae1cb0_0, 0, 1;
    %load/vec4 v0000000002adf8e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.61, 8;
T_61.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.61, 8;
 ; End of false expr.
    %blend;
T_61.61;
    %store/vec4 v0000000002ae0950_0, 0, 1;
    %jmp T_61.27;
T_61.16 ;
    %load/vec4 v0000000002ae01a0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002ae1e90_0, 0, 32;
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae1e90_0;
    %add;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %load/vec4 v0000000002ae0060_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002ae1e90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.62, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.63, 8;
T_61.62 ; End of true expr.
    %load/vec4 v0000000002ae1e90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002adf8e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.64, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.65, 9;
T_61.64 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.65, 9;
 ; End of false expr.
    %blend;
T_61.65;
    %jmp/0 T_61.63, 8;
 ; End of false expr.
    %blend;
T_61.63;
    %pad/s 1;
    %store/vec4 v0000000002ae1990_0, 0, 1;
    %load/vec4 v0000000002adf8e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.67, 8;
T_61.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.67, 8;
 ; End of false expr.
    %blend;
T_61.67;
    %pad/s 1;
    %store/vec4 v0000000002ae1cb0_0, 0, 1;
    %load/vec4 v0000000002adf8e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.69, 8;
T_61.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.69, 8;
 ; End of false expr.
    %blend;
T_61.69;
    %store/vec4 v0000000002ae0950_0, 0, 1;
    %jmp T_61.27;
T_61.17 ;
    %load/vec4 v0000000002ae01a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.18 ;
    %load/vec4 v0000000002ae01a0_0;
    %ix/getv 4, v0000000002ae0060_0;
    %shiftl 4;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.19 ;
    %load/vec4 v0000000002ae01a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.20 ;
    %load/vec4 v0000000002ae01a0_0;
    %ix/getv 4, v0000000002ae0060_0;
    %shiftr 4;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.21 ;
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae01a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.70, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.71;
T_61.70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
T_61.71 ;
    %jmp T_61.27;
T_61.22 ;
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae01a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.73;
T_61.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
T_61.73 ;
    %jmp T_61.27;
T_61.23 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002ae1030_0, 0, 32;
T_61.74 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002ae1030_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.75, 5;
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae1030_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_61.76, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002ae1530_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002ae1030_0, 0, 32;
T_61.76 ;
    %load/vec4 v0000000002ae1530_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.78, 4;
    %load/vec4 v0000000002ade580_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002ade580_0, 0, 32;
T_61.78 ;
    %load/vec4 v0000000002ae1030_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002ae1030_0, 0, 32;
    %jmp T_61.74;
T_61.75 ;
    %load/vec4 v0000000002ade580_0;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.24 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002ae1030_0, 0, 32;
T_61.80 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002ae1030_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.81, 5;
    %load/vec4 v0000000002ae0060_0;
    %load/vec4 v0000000002ae1030_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_61.82, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002ae1530_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002ae1030_0, 0, 32;
T_61.82 ;
    %load/vec4 v0000000002ae1530_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.84, 4;
    %load/vec4 v0000000002ade580_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002ade580_0, 0, 32;
T_61.84 ;
    %load/vec4 v0000000002ae1030_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002ae1030_0, 0, 32;
    %jmp T_61.80;
T_61.81 ;
    %load/vec4 v0000000002ade580_0;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.25 ;
    %load/vec4 v0000000002ae0060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.26 ;
    %load/vec4 v0000000002ae0060_0;
    %ix/getv 4, v0000000002ae01a0_0;
    %shiftr 4;
    %store/vec4 v0000000002adf8e0_0, 0, 32;
    %jmp T_61.27;
T_61.27 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0000000002acf810;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002adfb60_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0000000002acf810;
T_63 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002adf200 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002adf200, 0>, &A<v0000000002adf200, 1>, &A<v0000000002adf200, 2>, &A<v0000000002adf200, 3> {0 0 0};
    %end;
    .thread T_63;
    .scope S_0000000002acf810;
T_64 ;
    %wait E_0000000002a39730;
    %load/vec4 v0000000002adf980_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.0, 4;
    %load/vec4 v0000000002adebc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002adfb60_0;
    %ix/getv 4, v0000000002ade4e0_0;
    %load/vec4a v0000000002adf200, 4;
    %load/vec4 v0000000002ade4e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002adf200, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002ade4e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002adf200, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002ade4e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002adf200, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002adeb20_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002adfb60_0;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002adfb60_0;
    %load/vec4 v0000000002adffc0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002ade4e0_0;
    %store/vec4a v0000000002adf200, 4, 0;
    %load/vec4 v0000000002adffc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002ade4e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002adf200, 4, 0;
    %load/vec4 v0000000002adffc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002ade4e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002adf200, 4, 0;
    %load/vec4 v0000000002adffc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002ade4e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002adf200, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002adfb60_0;
T_64.3 ;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000000002adebc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002adfb60_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000000002ade4e0_0;
    %load/vec4a v0000000002adf200, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002adeb20_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002adfb60_0;
    %jmp T_64.5;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002adfb60_0;
    %load/vec4 v0000000002adffc0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000000002ade4e0_0;
    %store/vec4a v0000000002adf200, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002adfb60_0;
T_64.5 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000000002ae2e00;
T_65 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002ae2110_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_0000000002ae2e00;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002ae09f0_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_0000000002ae2e00;
T_67 ;
    %wait E_0000000002a3a0f0;
    %load/vec4 v0000000002ae1710_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002ae21b0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v0000000002ae09f0_0;
    %load/vec4 v0000000002ae1710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002ae0630_0, 0, 32;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0000000002ae2110_0;
    %load/vec4 v0000000002ae1710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002ae0630_0, 0, 32;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0000000002acf990;
T_68 ;
    %wait E_0000000002a39eb0;
    %load/vec4 v0000000002ae0d10_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002ae06d0_0, 0, 28;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0000000002ae3280;
T_69 ;
    %wait E_0000000002a3a270;
    %load/vec4 v0000000002ae1670_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002ae1c10_0, 0, 32;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0000000002acf690;
T_70 ;
    %wait E_0000000002a3a3b0;
    %load/vec4 v0000000002adf480_0;
    %load/vec4 v0000000002adff20_0;
    %add;
    %store/vec4 v0000000002adf840_0, 0, 32;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0000000002ae2680;
T_71 ;
    %wait E_0000000002a395b0;
    %load/vec4 v0000000002ae0a90_0;
    %load/vec4 v0000000002ae12b0_0;
    %and;
    %store/vec4 v0000000002ae0770_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0000000002ae2b00;
T_72 ;
    %wait E_0000000002a3a530;
    %load/vec4 v0000000002ae7900_0;
    %store/vec4 v0000000002ae7c20_0, 0, 32;
    %jmp T_72;
    .thread T_72;
    .scope S_0000000002ae3400;
T_73 ;
    %wait E_0000000002a395f0;
    %load/vec4 v0000000002ae7a40_0;
    %store/vec4 v0000000002ae7b80_0, 0, 32;
    %jmp T_73;
    .thread T_73;
    .scope S_0000000002ae3100;
T_74 ;
    %wait E_0000000002a3b070;
    %load/vec4 v0000000002ae6e60_0;
    %store/vec4 v0000000002ae7180_0, 0, 32;
    %jmp T_74;
    .thread T_74;
    .scope S_0000000002ae2980;
T_75 ;
    %wait E_0000000002a3a230;
    %load/vec4 v0000000002ae6b40_0;
    %store/vec4 v0000000002ae6c80_0, 0, 32;
    %jmp T_75;
    .thread T_75;
    .scope S_0000000002ae4180;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002ae7360_0, 0;
    %end;
    .thread T_76;
    .scope S_0000000002ae4180;
T_77 ;
    %wait E_0000000002a3b2f0;
    %delay 1, 0;
    %load/vec4 v0000000002ae8260_0;
    %store/vec4 v0000000002ae7360_0, 0, 32;
    %jmp T_77;
    .thread T_77;
    .scope S_0000000002ae2c80;
T_78 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %end;
    .thread T_78;
    .scope S_0000000002ae2c80;
T_79 ;
    %wait E_0000000002a3a1f0;
    %load/vec4 v0000000002ae65a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_79.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_79.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_79.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_79.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_79.15, 6;
    %jmp T_79.16;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae61e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae6280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae6000_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002ae65a0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002ae4980_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae6500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ec0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002ae65a0_0, 0, 5;
    %jmp T_79.16;
T_79.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae6000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae60a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae6280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae6a00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000002ae4980_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002ae48e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5560_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.16;
T_79.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae6280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae4e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae61e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ce0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000002ae65a0_0, 0, 5;
    %jmp T_79.16;
T_79.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae6280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4e80_0, 0, 1;
    %load/vec4 v0000000002ae51a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5ba0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000002ae65a0_0, 0, 5;
T_79.17 ;
    %jmp T_79.16;
T_79.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae6000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002ae4980_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002ae48e0_0, 0, 6;
    %load/vec4 v0000000002ae4fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_79.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_79.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_79.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_79.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_79.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_79.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_79.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_79.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_79.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_79.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_79.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_79.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_79.31, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_79.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_79.33, 6;
    %jmp T_79.34;
T_79.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000000002ae48e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae6a00_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000000002ae48e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0000000002ae48e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000000002ae48e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002ae48e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae61e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002ae48e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae61e0_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002ae48e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae6a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae61e0_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0000000002ae48e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.30 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0000000002ae48e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.34;
T_79.31 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0000000002ae48e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002ae65a0_0, 0, 5;
    %jmp T_79.34;
T_79.32 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0000000002ae48e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002ae65a0_0, 0, 5;
    %jmp T_79.34;
T_79.33 ;
    %vpi_call 5 172 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000000002ae48e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002ae65a0_0, 0, 5;
    %jmp T_79.34;
T_79.34 ;
    %pop/vec4 1;
    %jmp T_79.16;
T_79.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae6500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae6000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002ae4980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.16;
T_79.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae6500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae6000_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002ae4980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002ae65a0_0, 0, 5;
    %jmp T_79.16;
T_79.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002ae4980_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002ae48e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5560_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae4de0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.16;
T_79.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ce0_0, 0, 1;
    %load/vec4 v0000000002ae51a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
T_79.35 ;
    %jmp T_79.16;
T_79.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae60a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002ae65a0_0, 0, 5;
    %jmp T_79.16;
T_79.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002ae4980_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002ae48e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5560_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae4de0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.16;
T_79.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002ae4980_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0000000002ae48e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5560_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5d80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.16;
T_79.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5d80_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000002ae48e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5ce0_0, 0, 1;
    %load/vec4 v0000000002ae51a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae61e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
T_79.37 ;
    %jmp T_79.16;
T_79.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae4d40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.16;
T_79.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae6500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae4de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002ae6000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002ae4980_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.16;
T_79.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae4c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae5560_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002ae4980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae4e80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002ae65a0_0, 0;
    %jmp T_79.16;
T_79.16 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0000000002ae4300;
T_80 ;
    %wait E_0000000002a3a6b0;
    %load/vec4 v0000000002aed7e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v0000000002aed560_0;
    %store/vec4 v0000000002aed2e0_0, 0, 32;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000000002aed240_0;
    %store/vec4 v0000000002aed2e0_0, 0, 32;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0000000002ae3e80;
T_81 ;
    %wait E_0000000002a3aab0;
    %load/vec4 v0000000002aed880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v0000000002aecf20_0;
    %store/vec4 v0000000002aee3c0_0, 0, 6;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0000000002aed740_0;
    %store/vec4 v0000000002aee3c0_0, 0, 6;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0000000002ae3700;
T_82 ;
    %wait E_0000000002a3b130;
    %load/vec4 v0000000002aecde0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v0000000002aedc40_0;
    %store/vec4 v0000000002aedd80_0, 0, 5;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000000002aed920_0;
    %store/vec4 v0000000002aedd80_0, 0, 5;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0000000002ae3b80;
T_83 ;
    %wait E_0000000002a3a170;
    %load/vec4 v0000000002ae4840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %load/vec4 v0000000002ae5920_0;
    %store/vec4 v0000000002ae4ac0_0, 0, 32;
    %jmp T_83.5;
T_83.0 ;
    %load/vec4 v0000000002ae5920_0;
    %store/vec4 v0000000002ae4ac0_0, 0, 32;
    %jmp T_83.5;
T_83.1 ;
    %load/vec4 v0000000002ae5880_0;
    %store/vec4 v0000000002ae4ac0_0, 0, 32;
    %jmp T_83.5;
T_83.2 ;
    %load/vec4 v0000000002ae4b60_0;
    %store/vec4 v0000000002ae4ac0_0, 0, 32;
    %jmp T_83.5;
T_83.3 ;
    %load/vec4 v0000000002ae4520_0;
    %store/vec4 v0000000002ae4ac0_0, 0, 32;
    %jmp T_83.5;
T_83.5 ;
    %pop/vec4 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0000000002ae4000;
T_84 ;
    %wait E_0000000002a3ab70;
    %load/vec4 v0000000002aed100_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_84.0, 4;
    %load/vec4 v0000000002aed1a0_0;
    %store/vec4 v0000000002aecfc0_0, 0, 32;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0000000002aed060_0;
    %store/vec4 v0000000002aecfc0_0, 0, 32;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0000000002ae3880;
T_85 ;
    %wait E_0000000002a3a130;
    %load/vec4 v0000000002ae6780_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_85.0, 4;
    %load/vec4 v0000000002ae6aa0_0;
    %store/vec4 v0000000002ae5c40_0, 0, 32;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0000000002ae5b00_0;
    %store/vec4 v0000000002ae5c40_0, 0, 32;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0000000002ae2800;
T_86 ;
    %wait E_0000000002a3a470;
    %load/vec4 v0000000002ae7860_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_86.0, 4;
    %load/vec4 v0000000002ae7ae0_0;
    %store/vec4 v0000000002ae7540_0, 0, 32;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0000000002ae45c0_0;
    %store/vec4 v0000000002ae7540_0, 0, 32;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0000000002ae2500;
T_87 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
    %end;
    .thread T_87;
    .scope S_0000000002ae2500;
T_88 ;
    %wait E_0000000002a3aa70;
    %load/vec4 v0000000002ae83a0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_88.0, 4;
    %delay 1, 0;
    %load/vec4 v0000000002ae7220_0;
    %load/vec4 v0000000002ae83a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002ae72c0, 0, 4;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0000000002ae2500;
T_89 ;
    %wait E_0000000002a3b430;
    %load/vec4 v0000000002ae8300_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002ae72c0, 4;
    %assign/vec4 v0000000002ae7040_0, 0;
    %load/vec4 v0000000002ae70e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002ae72c0, 4;
    %assign/vec4 v0000000002ae6d20_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0000000002ae3d00;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002aed4c0_0, 0, 32;
    %end;
    .thread T_90;
    .scope S_0000000002ae3d00;
T_91 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002aed6a0_0, 0, 32;
    %end;
    .thread T_91;
    .scope S_0000000002ae3d00;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002aecd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002aedb00_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_0000000002ae3d00;
T_93 ;
    %wait E_0000000002a3afb0;
    %load/vec4 v0000000002aee140_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_93.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_93.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_93.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_93.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_93.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_93.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_93.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_93.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_93.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_93.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_93.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_93.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_93.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_93.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_93.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_93.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_93.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_93.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_93.22, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_93.23, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_93.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_93.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_93.26, 6;
    %jmp T_93.27;
T_93.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002aedb00_0, 0, 1;
    %jmp T_93.27;
T_93.1 ;
    %load/vec4 v0000000002aed380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002aedb00_0, 0, 1;
    %jmp T_93.29;
T_93.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002aedb00_0, 0, 1;
T_93.29 ;
    %jmp T_93.27;
T_93.2 ;
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aed420_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_93.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_93.31, 8;
T_93.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_93.31, 8;
 ; End of false expr.
    %blend;
T_93.31;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %load/vec4 v0000000002aedf60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.33, 8;
T_93.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.33, 8;
 ; End of false expr.
    %blend;
T_93.33;
    %store/vec4 v0000000002aecd40_0, 0, 1;
    %load/vec4 v0000000002aedf60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.35, 8;
T_93.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.35, 8;
 ; End of false expr.
    %blend;
T_93.35;
    %pad/s 1;
    %store/vec4 v0000000002aed600_0, 0, 1;
    %jmp T_93.27;
T_93.3 ;
    %vpi_call 9 130 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aed420_0;
    %vpi_call 9 131 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0000000002aed420_0;
    %load/vec4 v0000000002aed380_0;
    %cmp/s;
    %jmp/0xz  T_93.36, 5;
    %vpi_call 9 138 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002aedb00_0, 0, 1;
    %jmp T_93.37;
T_93.36 ;
    %vpi_call 9 142 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002aedb00_0, 0, 1;
T_93.37 ;
    %jmp T_93.27;
T_93.4 ;
    %vpi_call 9 149 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aed420_0;
    %vpi_call 9 150 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002aed380_0;
    %cmp/s;
    %jmp/0xz  T_93.38, 5;
    %vpi_call 9 157 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002aedb00_0, 0, 1;
    %jmp T_93.39;
T_93.38 ;
    %vpi_call 9 161 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002aedb00_0, 0, 1;
T_93.39 ;
    %jmp T_93.27;
T_93.5 ;
    %vpi_call 9 168 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aed420_0;
    %vpi_call 9 169 "$display", "The question is %d less than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0000000002aed380_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_93.40, 5;
    %vpi_call 9 171 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002aedb00_0, 0, 1;
    %jmp T_93.41;
T_93.40 ;
    %vpi_call 9 175 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002aedb00_0, 0, 1;
T_93.41 ;
    %jmp T_93.27;
T_93.6 ;
    %load/vec4 v0000000002aed380_0;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.7 ;
    %load/vec4 v0000000002aed420_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_93.42, 4;
    %load/vec4 v0000000002aed380_0;
    %store/vec4 v0000000002aedf60_0, 0, 32;
T_93.42 ;
    %jmp T_93.27;
T_93.8 ;
    %load/vec4 v0000000002aed420_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.44, 4;
    %load/vec4 v0000000002aed380_0;
    %store/vec4 v0000000002aedf60_0, 0, 32;
T_93.44 ;
    %jmp T_93.27;
T_93.9 ;
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aed420_0;
    %and;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.10 ;
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aed420_0;
    %or;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.11 ;
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aed420_0;
    %xor;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.12 ;
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aed420_0;
    %or;
    %inv;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.13 ;
    %load/vec4 v0000000002aed380_0;
    %pad/u 33;
    %load/vec4 v0000000002aed420_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %store/vec4 v0000000002aee0a0_0, 0, 1;
    %load/vec4 v0000000002aed380_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002aed420_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.47, 8;
T_93.46 ; End of true expr.
    %load/vec4 v0000000002aed420_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002aedf60_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.49, 9;
T_93.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.49, 9;
 ; End of false expr.
    %blend;
T_93.49;
    %jmp/0 T_93.47, 8;
 ; End of false expr.
    %blend;
T_93.47;
    %pad/s 1;
    %store/vec4 v0000000002aee280_0, 0, 1;
    %jmp T_93.27;
T_93.14 ;
    %load/vec4 v0000000002aed380_0;
    %pad/u 33;
    %load/vec4 v0000000002aed420_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %store/vec4 v0000000002aee0a0_0, 0, 1;
    %load/vec4 v0000000002aed380_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002aed420_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.51, 8;
T_93.50 ; End of true expr.
    %load/vec4 v0000000002aed420_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002aedf60_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.53, 9;
T_93.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.53, 9;
 ; End of false expr.
    %blend;
T_93.53;
    %jmp/0 T_93.51, 8;
 ; End of false expr.
    %blend;
T_93.51;
    %pad/s 1;
    %store/vec4 v0000000002aee280_0, 0, 1;
    %jmp T_93.27;
T_93.15 ;
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aed420_0;
    %add;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %load/vec4 v0000000002aed380_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002aed420_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.55, 8;
T_93.54 ; End of true expr.
    %load/vec4 v0000000002aed420_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002aedf60_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.56, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.57, 9;
T_93.56 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.57, 9;
 ; End of false expr.
    %blend;
T_93.57;
    %jmp/0 T_93.55, 8;
 ; End of false expr.
    %blend;
T_93.55;
    %pad/s 1;
    %store/vec4 v0000000002aee280_0, 0, 1;
    %load/vec4 v0000000002aedf60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.59, 8;
T_93.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.59, 8;
 ; End of false expr.
    %blend;
T_93.59;
    %pad/s 1;
    %store/vec4 v0000000002aed600_0, 0, 1;
    %load/vec4 v0000000002aedf60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.61, 8;
T_93.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.61, 8;
 ; End of false expr.
    %blend;
T_93.61;
    %store/vec4 v0000000002aecd40_0, 0, 1;
    %jmp T_93.27;
T_93.16 ;
    %load/vec4 v0000000002aed420_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002aee320_0, 0, 32;
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aee320_0;
    %add;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %load/vec4 v0000000002aed380_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002aee320_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.62, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.63, 8;
T_93.62 ; End of true expr.
    %load/vec4 v0000000002aee320_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002aedf60_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.64, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.65, 9;
T_93.64 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.65, 9;
 ; End of false expr.
    %blend;
T_93.65;
    %jmp/0 T_93.63, 8;
 ; End of false expr.
    %blend;
T_93.63;
    %pad/s 1;
    %store/vec4 v0000000002aee280_0, 0, 1;
    %load/vec4 v0000000002aedf60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.67, 8;
T_93.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.67, 8;
 ; End of false expr.
    %blend;
T_93.67;
    %pad/s 1;
    %store/vec4 v0000000002aed600_0, 0, 1;
    %load/vec4 v0000000002aedf60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.69, 8;
T_93.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.69, 8;
 ; End of false expr.
    %blend;
T_93.69;
    %store/vec4 v0000000002aecd40_0, 0, 1;
    %jmp T_93.27;
T_93.17 ;
    %load/vec4 v0000000002aed420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.18 ;
    %load/vec4 v0000000002aed420_0;
    %ix/getv 4, v0000000002aed380_0;
    %shiftl 4;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.19 ;
    %load/vec4 v0000000002aed420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.20 ;
    %load/vec4 v0000000002aed420_0;
    %ix/getv 4, v0000000002aed380_0;
    %shiftr 4;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.21 ;
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aed420_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.70, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.71;
T_93.70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002aedf60_0, 0, 32;
T_93.71 ;
    %jmp T_93.27;
T_93.22 ;
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aed420_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.73;
T_93.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002aedf60_0, 0, 32;
T_93.73 ;
    %jmp T_93.27;
T_93.23 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002aece80_0, 0, 32;
T_93.74 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002aece80_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.75, 5;
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aece80_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_93.76, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002aed6a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002aece80_0, 0, 32;
T_93.76 ;
    %load/vec4 v0000000002aed6a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.78, 4;
    %load/vec4 v0000000002aed4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002aed4c0_0, 0, 32;
T_93.78 ;
    %load/vec4 v0000000002aece80_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002aece80_0, 0, 32;
    %jmp T_93.74;
T_93.75 ;
    %load/vec4 v0000000002aed4c0_0;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.24 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002aece80_0, 0, 32;
T_93.80 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002aece80_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.81, 5;
    %load/vec4 v0000000002aed380_0;
    %load/vec4 v0000000002aece80_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_93.82, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002aed6a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002aece80_0, 0, 32;
T_93.82 ;
    %load/vec4 v0000000002aed6a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.84, 4;
    %load/vec4 v0000000002aed4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002aed4c0_0, 0, 32;
T_93.84 ;
    %load/vec4 v0000000002aece80_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002aece80_0, 0, 32;
    %jmp T_93.80;
T_93.81 ;
    %load/vec4 v0000000002aed4c0_0;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.25 ;
    %load/vec4 v0000000002aed380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.26 ;
    %load/vec4 v0000000002aed380_0;
    %ix/getv 4, v0000000002aed420_0;
    %shiftr 4;
    %store/vec4 v0000000002aedf60_0, 0, 32;
    %jmp T_93.27;
T_93.27 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0000000002ae2f80;
T_94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002ae7680_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_0000000002ae2f80;
T_95 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002ae8080 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002ae8080, 0>, &A<v0000000002ae8080, 1>, &A<v0000000002ae8080, 2>, &A<v0000000002ae8080, 3> {0 0 0};
    %end;
    .thread T_95;
    .scope S_0000000002ae2f80;
T_96 ;
    %wait E_0000000002a3b530;
    %load/vec4 v0000000002ae7cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %load/vec4 v0000000002ae7d60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ae7680_0;
    %ix/getv 4, v0000000002ae81c0_0;
    %load/vec4a v0000000002ae8080, 4;
    %load/vec4 v0000000002ae81c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002ae8080, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002ae81c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002ae8080, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002ae81c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002ae8080, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002ae77c0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ae7680_0;
    %jmp T_96.3;
T_96.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ae7680_0;
    %load/vec4 v0000000002ae7e00_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002ae81c0_0;
    %store/vec4a v0000000002ae8080, 4, 0;
    %load/vec4 v0000000002ae7e00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002ae81c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002ae8080, 4, 0;
    %load/vec4 v0000000002ae7e00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002ae81c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002ae8080, 4, 0;
    %load/vec4 v0000000002ae7e00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002ae81c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002ae8080, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ae7680_0;
T_96.3 ;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0000000002ae7d60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ae7680_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000000002ae81c0_0;
    %load/vec4a v0000000002ae8080, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002ae77c0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ae7680_0;
    %jmp T_96.5;
T_96.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002ae7680_0;
    %load/vec4 v0000000002ae7e00_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000000002ae81c0_0;
    %store/vec4a v0000000002ae8080, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002ae7680_0;
T_96.5 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0000000002aeeb40;
T_97 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002aea860_0, 0, 16;
    %end;
    .thread T_97;
    .scope S_0000000002aeeb40;
T_98 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002aec480_0, 0, 16;
    %end;
    .thread T_98;
    .scope S_0000000002aeeb40;
T_99 ;
    %wait E_0000000002a3b1b0;
    %load/vec4 v0000000002aeafe0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002aeacc0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_99.0, 4;
    %load/vec4 v0000000002aec480_0;
    %load/vec4 v0000000002aeafe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002aeab80_0, 0, 32;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0000000002aea860_0;
    %load/vec4 v0000000002aeafe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002aeab80_0, 0, 32;
T_99.1 ;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0000000002aef140;
T_100 ;
    %wait E_0000000002a3acb0;
    %load/vec4 v0000000002aedba0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002aedce0_0, 0, 28;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0000000002aef8c0;
T_101 ;
    %wait E_0000000002a3b170;
    %load/vec4 v0000000002aebe40_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002aea540_0, 0, 32;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0000000002ae3a00;
T_102 ;
    %wait E_0000000002a3acf0;
    %load/vec4 v0000000002aedec0_0;
    %load/vec4 v0000000002aee000_0;
    %add;
    %store/vec4 v0000000002aee1e0_0, 0, 32;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0000000002aefa40;
T_103 ;
    %wait E_0000000002a3b270;
    %load/vec4 v0000000002aea900_0;
    %load/vec4 v0000000002aec700_0;
    %and;
    %store/vec4 v0000000002aecac0_0, 0, 1;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0000000002a7cc90;
T_104 ;
    %wait E_0000000002a3b2b0;
    %load/vec4 v0000000002aec0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_104.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_104.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %load/vec4 v0000000002aec5c0_0;
    %store/vec4 v0000000002aebda0_0, 0, 5;
    %jmp T_104.4;
T_104.0 ;
    %load/vec4 v0000000002aec5c0_0;
    %store/vec4 v0000000002aebda0_0, 0, 5;
    %jmp T_104.4;
T_104.1 ;
    %load/vec4 v0000000002aebd00_0;
    %store/vec4 v0000000002aebda0_0, 0, 5;
    %jmp T_104.4;
T_104.2 ;
    %load/vec4 v0000000002aec340_0;
    %store/vec4 v0000000002aebda0_0, 0, 5;
    %jmp T_104.4;
T_104.4 ;
    %pop/vec4 1;
    %jmp T_104;
    .thread T_104, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest3.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "UtilModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "ALUModule.v";
