INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/DPath/DPath.srcs/sources_1/new/ALUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/DPath/DPath.srcs/sim_1/new/tb_DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALUT
