
---

## ğŸ§  8T SRAM Design | Full RTL-to-GDSII Flow using Qflow

This repository showcases the complete digital implementation of an **8-Transistor (8T) Static Random-Access Memory (SRAM)** cell using the **open-source Qflow VLSI toolchain**. The project covers the entire **ASIC design flow** from RTL to layout (GDSII), with verification and physical design checks.

---

### ğŸ“Œ Key Highlights

* âœ… **Custom 8T SRAM architecture** modeled in Verilog
* ğŸ”„ **Complete digital flow** from **RTL to GDSII**
* ğŸ” **Functional verification**, **DRC**, and **LVS** included
* ğŸ§° Implemented entirely using **open-source EDA tools**
* ğŸ“¦ Final deliverables include netlist, layout, and GDSII

---

### ğŸš€ Tools & Technologies

| Stage                 | Tools Used  |
| --------------------- | ----------- |
| RTL Design            | Verilog HDL |
| Simulation            | IVerilog    |
| Synthesis             | Yosys       |
| Placement             | GrayWolf    |
| STA                   | OpenSTA     |
| Routing               | Qrouter     |
| Layout & DRC          | Magic       |
| LVS & Netlist Compare | Netgen      |
| Waveform Analysis     | GTKWave     |
| Flow Orchestration    | Qflow       |

---

### ğŸ§­ Flow Overview

1. **RTL Design** â€“ 8T SRAM cell described using synthesizable Verilog
2. **Simulation** â€“ RTL simulation with test.v using Iverilog
3. **Logic Synthesis** â€“ Conversion to gate-level netlist using Yosys
4. **Placement & Floorplanning** â€“ Performed with GrayWolf
5. **Clock Tree & Routing** â€“ Implemented using Qrouter
6. **Layout Generation** â€“ GDSII created with Magic
7. **Verification** â€“

   * âœ… **DRC (Design Rule Check)**
   * âœ… **LVS (Layout vs Schematic)**
   * âœ… **Functional Simulation** with GTKWave
8. **Final Output** â€“ Optimized GDSII layout for fabrication

---

### ğŸ“ Repository Structure

```bash
â”œâ”€â”€ layout/             # GDSII layout files and Magic views
â”œâ”€â”€ logs/               # Logs, DRC/LVS reports, timing
â”œâ”€â”€ simulation/         # Test.v(testbench) and .vcd(waveform) files
â”œâ”€â”€ source/             # Verilog RTL source code
â”œâ”€â”€ synthesis/          # Yosys synthesis reports
â””â”€â”€ README.md           # Project documentation
```
### ğŸ§­ Reference

Open Circuit Design - http://opencircuitdesign.com
check it out for more info and more open source EDA tools...
