{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1570623007848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1570623007848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 14:10:07 2019 " "Processing started: Wed Oct 09 14:10:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1570623007848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1570623007848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Perudo_DE1 -c Perudo_DE1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Perudo_DE1 -c Perudo_DE1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1570623007848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1570623009004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file perudo_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 perudo_package " "Found design unit 1: perudo_package" {  } { { "perudo_package.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/perudo_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570623010364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 perudo_package-body " "Found design unit 2: perudo_package-body" {  } { { "perudo_package.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/perudo_package.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570623010364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570623010364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_de1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_de1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_DE1-RTL " "Found design unit 1: Perudo_DE1-RTL" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570623010364 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_DE1 " "Found entity 1: Perudo_DE1" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570623010364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570623010364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Datapath-RTL " "Found design unit 1: Perudo_Datapath-RTL" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570623010379 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Datapath " "Found entity 1: Perudo_Datapath" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570623010379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570623010379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Controller-RTL " "Found design unit 1: Perudo_Controller-RTL" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1570623010379 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Controller " "Found entity 1: Perudo_Controller" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1570623010379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1570623010379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Perudo_DE1 " "Elaborating entity \"Perudo_DE1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1570623010536 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "time_10ms Perudo_DE1.vhd(21) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(21): used implicit default value for signal \"time_10ms\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1570623010551 "|Perudo_DE1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rigenera Perudo_DE1.vhd(35) " "VHDL Signal Declaration warning at Perudo_DE1.vhd(35): used implicit default value for signal \"rigenera\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1570623010551 "|Perudo_DE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rigenerati Perudo_DE1.vhd(37) " "Verilog HDL or VHDL warning at Perudo_DE1.vhd(37): object \"rigenerati\" assigned a value but never read" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1570623010551 "|Perudo_DE1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fine_partita Perudo_DE1.vhd(42) " "Verilog HDL or VHDL warning at Perudo_DE1.vhd(42): object \"fine_partita\" assigned a value but never read" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1570623010551 "|Perudo_DE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Perudo_Controller Perudo_Controller:controller " "Elaborating entity \"Perudo_Controller\" for hierarchy \"Perudo_Controller:controller\"" {  } { { "Perudo_DE1.vhd" "controller" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570623010629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "move_time Perudo_Controller.vhd(62) " "Verilog HDL or VHDL warning at Perudo_Controller.vhd(62): object \"move_time\" assigned a value but never read" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1570623010629 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse1 Perudo_Controller.vhd(64) " "Verilog HDL or VHDL warning at Perudo_Controller.vhd(64): object \"pulse1\" assigned a value but never read" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1570623010629 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse2 Perudo_Controller.vhd(65) " "Verilog HDL or VHDL warning at Perudo_Controller.vhd(65): object \"pulse2\" assigned a value but never read" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1570623010629 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse3 Perudo_Controller.vhd(66) " "Verilog HDL or VHDL warning at Perudo_Controller.vhd(66): object \"pulse3\" assigned a value but never read" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1570623010629 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dado_temp Perudo_Controller.vhd(152) " "VHDL Process Statement warning at Perudo_Controller.vhd(152): signal \"dado_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1570623010629 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ricorrenza_temp Perudo_Controller.vhd(153) " "VHDL Process Statement warning at Perudo_Controller.vhd(153): signal \"ricorrenza_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1570623010629 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..3\] Perudo_Controller.vhd(44) " "Using initial value X (don't care) for net \"LEDR\[8..3\]\" at Perudo_Controller.vhd(44)" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 44 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1570623010629 "|Perudo_DE1|Perudo_Controller:controller"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "DADO_SCOMMESSO " "Can't recognize finite state machine \"DADO_SCOMMESSO\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1 1570623010645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Perudo_Datapath Perudo_Datapath:datapath " "Elaborating entity \"Perudo_Datapath\" for hierarchy \"Perudo_Datapath:datapath\"" {  } { { "Perudo_DE1.vhd" "datapath" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1570623010676 ""}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Perudo_Datapath.vhd(243) " "VHDL warning at Perudo_Datapath.vhd(243): right bound of range must be a constant" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 243 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1570623010692 "|Perudo_DE1|Perudo_Datapath:datapath"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Perudo_Datapath.vhd(244) " "VHDL warning at Perudo_Datapath.vhd(244): right bound of range must be a constant" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 244 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1570623010692 "|Perudo_DE1|Perudo_Datapath:datapath"}
{ "Warning" "WVRFX_VHDL_LEFT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "perudo_package.vhd(270) " "VHDL warning at perudo_package.vhd(270): left bound of range must be a constant" {  } { { "perudo_package.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/perudo_package.vhd" 270 0 0 } }  } 0 11791 "VHDL warning at %1!s!: left bound of range must be a constant" 0 0 "" 0 -1 1570623010707 "|Perudo_DE1|Perudo_Datapath:datapath"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "perudo_package.vhd(270) " "VHDL warning at perudo_package.vhd(270): right bound of range must be a constant" {  } { { "perudo_package.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/perudo_package.vhd" 270 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1570623010707 "|Perudo_DE1|Perudo_Datapath:datapath"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "perudo_package.vhd(252) " "VHDL warning at perudo_package.vhd(252): right bound of range must be a constant" {  } { { "perudo_package.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/perudo_package.vhd" 252 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1570623010707 "|Perudo_DE1|Perudo_Datapath:datapath"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 173 -1 0 } } { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 57 -1 0 } } { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 119 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 86 -1 0 } } { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 100 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1570623014910 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1570623014910 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|DADO_SCOMMESSO.SEI Perudo_Controller:controller\|DADO_SCOMMESSO.SEI~_emulated Perudo_Controller:controller\|DADO_SCOMMESSO.SEI~latch " "Register \"Perudo_Controller:controller\|DADO_SCOMMESSO.SEI\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|DADO_SCOMMESSO.SEI~_emulated\" and latch \"Perudo_Controller:controller\|DADO_SCOMMESSO.SEI~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|DADO_SCOMMESSO.SEI"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|DADO_SCOMMESSO.CINQUE Perudo_Controller:controller\|DADO_SCOMMESSO.CINQUE~_emulated Perudo_Controller:controller\|DADO_SCOMMESSO.CINQUE~latch " "Register \"Perudo_Controller:controller\|DADO_SCOMMESSO.CINQUE\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|DADO_SCOMMESSO.CINQUE~_emulated\" and latch \"Perudo_Controller:controller\|DADO_SCOMMESSO.CINQUE~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|DADO_SCOMMESSO.CINQUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|DADO_SCOMMESSO.QUATTRO Perudo_Controller:controller\|DADO_SCOMMESSO.QUATTRO~_emulated Perudo_Controller:controller\|DADO_SCOMMESSO.QUATTRO~latch " "Register \"Perudo_Controller:controller\|DADO_SCOMMESSO.QUATTRO\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|DADO_SCOMMESSO.QUATTRO~_emulated\" and latch \"Perudo_Controller:controller\|DADO_SCOMMESSO.QUATTRO~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|DADO_SCOMMESSO.QUATTRO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|DADO_SCOMMESSO.TRE Perudo_Controller:controller\|DADO_SCOMMESSO.TRE~_emulated Perudo_Controller:controller\|DADO_SCOMMESSO.TRE~latch " "Register \"Perudo_Controller:controller\|DADO_SCOMMESSO.TRE\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|DADO_SCOMMESSO.TRE~_emulated\" and latch \"Perudo_Controller:controller\|DADO_SCOMMESSO.TRE~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|DADO_SCOMMESSO.TRE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|DADO_SCOMMESSO.DUE Perudo_Controller:controller\|DADO_SCOMMESSO.DUE~_emulated Perudo_Controller:controller\|DADO_SCOMMESSO.DUE~latch " "Register \"Perudo_Controller:controller\|DADO_SCOMMESSO.DUE\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|DADO_SCOMMESSO.DUE~_emulated\" and latch \"Perudo_Controller:controller\|DADO_SCOMMESSO.DUE~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|DADO_SCOMMESSO.DUE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|DADO_SCOMMESSO.UNO Perudo_Controller:controller\|DADO_SCOMMESSO.UNO~_emulated Perudo_Controller:controller\|DADO_SCOMMESSO.UNO~latch " "Register \"Perudo_Controller:controller\|DADO_SCOMMESSO.UNO\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|DADO_SCOMMESSO.UNO~_emulated\" and latch \"Perudo_Controller:controller\|DADO_SCOMMESSO.UNO~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|DADO_SCOMMESSO.UNO"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|RICORRENZA\[5\] Perudo_Controller:controller\|RICORRENZA\[5\]~_emulated Perudo_Controller:controller\|RICORRENZA\[5\]~latch " "Register \"Perudo_Controller:controller\|RICORRENZA\[5\]\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|RICORRENZA\[5\]~_emulated\" and latch \"Perudo_Controller:controller\|RICORRENZA\[5\]~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 119 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|RICORRENZA[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|RICORRENZA\[4\] Perudo_Controller:controller\|RICORRENZA\[4\]~_emulated Perudo_Controller:controller\|RICORRENZA\[4\]~latch " "Register \"Perudo_Controller:controller\|RICORRENZA\[4\]\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|RICORRENZA\[4\]~_emulated\" and latch \"Perudo_Controller:controller\|RICORRENZA\[4\]~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 119 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|RICORRENZA[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|RICORRENZA\[3\] Perudo_Controller:controller\|RICORRENZA\[3\]~_emulated Perudo_Controller:controller\|RICORRENZA\[3\]~latch " "Register \"Perudo_Controller:controller\|RICORRENZA\[3\]\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|RICORRENZA\[3\]~_emulated\" and latch \"Perudo_Controller:controller\|RICORRENZA\[3\]~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 119 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|RICORRENZA[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|RICORRENZA\[2\] Perudo_Controller:controller\|RICORRENZA\[2\]~_emulated Perudo_Controller:controller\|RICORRENZA\[2\]~latch " "Register \"Perudo_Controller:controller\|RICORRENZA\[2\]\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|RICORRENZA\[2\]~_emulated\" and latch \"Perudo_Controller:controller\|RICORRENZA\[2\]~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 119 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|RICORRENZA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|RICORRENZA\[1\] Perudo_Controller:controller\|RICORRENZA\[1\]~_emulated Perudo_Controller:controller\|RICORRENZA\[1\]~latch " "Register \"Perudo_Controller:controller\|RICORRENZA\[1\]\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|RICORRENZA\[1\]~_emulated\" and latch \"Perudo_Controller:controller\|RICORRENZA\[1\]~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 119 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|RICORRENZA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Perudo_Controller:controller\|RICORRENZA\[0\] Perudo_Controller:controller\|RICORRENZA\[0\]~_emulated Perudo_Controller:controller\|RICORRENZA\[0\]~latch " "Register \"Perudo_Controller:controller\|RICORRENZA\[0\]\" is converted into an equivalent circuit using register \"Perudo_Controller:controller\|RICORRENZA\[0\]~_emulated\" and latch \"Perudo_Controller:controller\|RICORRENZA\[0\]~latch\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 119 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1570623014910 "|Perudo_DE1|Perudo_Controller:controller|RICORRENZA[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1570623014910 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_DE1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1570623015613 "|Perudo_DE1|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1570623015613 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Controller:controller\|initialization_state High " "Register Perudo_Controller:controller\|initialization_state will power up to High" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 57 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1570623015691 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Datapath:datapath\|scommessa_corrente.ricorrenza\[31\] Low " "Register Perudo_Datapath:datapath\|scommessa_corrente.ricorrenza\[31\] will power up to Low" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 76 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1570623015691 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Datapath:datapath\|\\GestoreGiocatoriInCampo_RTL:counter_check\[31\] Low " "Register Perudo_Datapath:datapath\|\\GestoreGiocatoriInCampo_RTL:counter_check\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1570623015691 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Datapath:datapath\|\\GestoreGiocatoriInCampo_RTL:counter_check\[0\] Low " "Register Perudo_Datapath:datapath\|\\GestoreGiocatoriInCampo_RTL:counter_check\[0\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1570623015691 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Datapath:datapath\|scommessa_corrente.ricorrenza\[0\] Low " "Register Perudo_Datapath:datapath\|scommessa_corrente.ricorrenza\[0\] will power up to Low" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 76 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1570623015691 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Controller:controller\|RICORRENZA\[31\] Low " "Register Perudo_Controller:controller\|RICORRENZA\[31\] will power up to Low" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 119 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1570623015691 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Datapath:datapath\|cicli_casuali_attesa\[0\] High " "Register Perudo_Datapath:datapath\|cicli_casuali_attesa\[0\] will power up to High" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 100 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1570623015691 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Perudo_Datapath:datapath\|cicli_casuali_attesa\[3\] High " "Register Perudo_Datapath:datapath\|cicli_casuali_attesa\[3\] will power up to High" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 100 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1570623015691 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1570623015691 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "274 " "274 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1570623017231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1570623017750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1570623017750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "518 " "Implemented 518 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1570623017953 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1570623017953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "494 " "Implemented 494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1570623017953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1570623017953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1570623018078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 14:10:18 2019 " "Processing ended: Wed Oct 09 14:10:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1570623018078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1570623018078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1570623018078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1570623018078 ""}
