{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 12:31:29 2019 " "Info: Processing started: Thu May 23 12:31:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off controller -c controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off controller -c controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "isMPFC\$latch " "Warning: Node \"isMPFC\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isJumpD\$latch " "Warning: Node \"isJumpD\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isReadDigit\$latch " "Warning: Node \"isReadDigit\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isPrintDigit\$latch " "Warning: Node \"isPrintDigit\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isR\$latch " "Warning: Node \"isR\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isLW\$latch " "Warning: Node \"isLW\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isSW\$latch " "Warning: Node \"isSW\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isBranch\$latch " "Warning: Node \"isBranch\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isJR\$latch " "Warning: Node \"isJR\$latch\" is a latch" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[1\] " "Info: Assuming node \"func\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[2\] " "Info: Assuming node \"func\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[0\] " "Info: Assuming node \"func\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "flush " "Info: Assuming node \"flush\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[0\] " "Info: Assuming node \"opCode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[2\] " "Info: Assuming node \"opCode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[3\] " "Info: Assuming node \"opCode\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[1\] " "Info: Assuming node \"opCode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "isJR~16 " "Info: Detected gated clock \"isJR~16\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isJR~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isBranch~16 " "Info: Detected gated clock \"isBranch~16\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isBranch~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isSW~16 " "Info: Detected gated clock \"isSW~16\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isSW~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isLW~30 " "Info: Detected gated clock \"isLW~30\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isLW~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isLW~28 " "Info: Detected gated clock \"isLW~28\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isLW~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isR~6 " "Info: Detected gated clock \"isR~6\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isR~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Mux17~10 " "Info: Detected gated clock \"Mux17~10\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 33 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux17~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isPrintDigit~15 " "Info: Detected gated clock \"isPrintDigit~15\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isPrintDigit~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isReadDigit~17 " "Info: Detected gated clock \"isReadDigit~17\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isReadDigit~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isMPFC~84 " "Info: Detected gated clock \"isMPFC~84\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isMPFC~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isJumpD~19 " "Info: Detected gated clock \"isJumpD~19\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isJumpD~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isJumpD~17 " "Info: Detected gated clock \"isJumpD~17\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isJumpD~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isMPFC~83 " "Info: Detected gated clock \"isMPFC~83\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isMPFC~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isMPFC~81 " "Info: Detected gated clock \"isMPFC~81\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isMPFC~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "isMPFC~80 " "Info: Detected gated clock \"isMPFC~80\" as buffer" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "isMPFC~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "isJumpD\$latch opCode\[1\] opCode\[3\] 5.431 ns register " "Info: tsu for register \"isJumpD\$latch\" (data pin = \"opCode\[1\]\", clock pin = \"opCode\[3\]\") is 5.431 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.093 ns + Longest pin register " "Info: + Longest pin to register delay is 7.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns opCode\[1\] 1 CLK PIN_D14 18 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 18; CLK Node = 'opCode\[1\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opCode[1] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.104 ns) + CELL(0.437 ns) 6.371 ns isJumpD~18 2 COMB LCCOMB_X32_Y35_N12 1 " "Info: 2: + IC(5.104 ns) + CELL(0.437 ns) = 6.371 ns; Loc. = LCCOMB_X32_Y35_N12; Fanout = 1; COMB Node = 'isJumpD~18'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.541 ns" { opCode[1] isJumpD~18 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.271 ns) 7.093 ns isJumpD\$latch 3 REG LCCOMB_X32_Y35_N10 1 " "Info: 3: + IC(0.451 ns) + CELL(0.271 ns) = 7.093 ns; Loc. = LCCOMB_X32_Y35_N10; Fanout = 1; REG Node = 'isJumpD\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.722 ns" { isJumpD~18 isJumpD$latch } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.538 ns ( 21.68 % ) " "Info: Total cell delay = 1.538 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.555 ns ( 78.32 % ) " "Info: Total interconnect delay = 5.555 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "7.093 ns" { opCode[1] isJumpD~18 isJumpD$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "7.093 ns" { opCode[1] {} opCode[1]~combout {} isJumpD~18 {} isJumpD$latch {} } { 0.000ns 0.000ns 5.104ns 0.451ns } { 0.000ns 0.830ns 0.437ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.858 ns + " "Info: + Micro setup delay of destination is 0.858 ns" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[3\] destination 2.520 ns - Shortest register " "Info: - Shortest clock path from clock \"opCode\[3\]\" to destination register is 2.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns opCode\[3\] 1 CLK PIN_A14 10 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A14; Fanout = 10; CLK Node = 'opCode\[3\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opCode[3] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.150 ns) 2.122 ns isJumpD~19 2 COMB LCCOMB_X32_Y35_N28 1 " "Info: 2: + IC(1.122 ns) + CELL(0.150 ns) = 2.122 ns; Loc. = LCCOMB_X32_Y35_N28; Fanout = 1; COMB Node = 'isJumpD~19'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.272 ns" { opCode[3] isJumpD~19 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.520 ns isJumpD\$latch 3 REG LCCOMB_X32_Y35_N10 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.520 ns; Loc. = LCCOMB_X32_Y35_N10; Fanout = 1; REG Node = 'isJumpD\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.398 ns" { isJumpD~19 isJumpD$latch } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.150 ns ( 45.63 % ) " "Info: Total cell delay = 1.150 ns ( 45.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.370 ns ( 54.37 % ) " "Info: Total interconnect delay = 1.370 ns ( 54.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.520 ns" { opCode[3] isJumpD~19 isJumpD$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.520 ns" { opCode[3] {} opCode[3]~combout {} isJumpD~19 {} isJumpD$latch {} } { 0.000ns 0.000ns 1.122ns 0.248ns } { 0.000ns 0.850ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "7.093 ns" { opCode[1] isJumpD~18 isJumpD$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "7.093 ns" { opCode[1] {} opCode[1]~combout {} isJumpD~18 {} isJumpD$latch {} } { 0.000ns 0.000ns 5.104ns 0.451ns } { 0.000ns 0.830ns 0.437ns 0.271ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.520 ns" { opCode[3] isJumpD~19 isJumpD$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.520 ns" { opCode[3] {} opCode[3]~combout {} isJumpD~19 {} isJumpD$latch {} } { 0.000ns 0.000ns 1.122ns 0.248ns } { 0.000ns 0.850ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "opCode\[2\] isPrintDigit isPrintDigit\$latch 7.320 ns register " "Info: tco from clock \"opCode\[2\]\" to destination pin \"isPrintDigit\" through register \"isPrintDigit\$latch\" is 7.320 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[2\] source 3.429 ns + Longest register " "Info: + Longest clock path from clock \"opCode\[2\]\" to source register is 3.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns opCode\[2\] 1 CLK PIN_C13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 10; CLK Node = 'opCode\[2\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opCode[2] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.393 ns) 2.004 ns isJumpD~17 2 COMB LCCOMB_X32_Y35_N14 6 " "Info: 2: + IC(0.632 ns) + CELL(0.393 ns) = 2.004 ns; Loc. = LCCOMB_X32_Y35_N14; Fanout = 6; COMB Node = 'isJumpD~17'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.025 ns" { opCode[2] isJumpD~17 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.436 ns) 2.892 ns isPrintDigit~15 3 COMB LCCOMB_X33_Y35_N4 1 " "Info: 3: + IC(0.452 ns) + CELL(0.436 ns) = 2.892 ns; Loc. = LCCOMB_X33_Y35_N4; Fanout = 1; COMB Node = 'isPrintDigit~15'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.888 ns" { isJumpD~17 isPrintDigit~15 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 3.429 ns isPrintDigit\$latch 4 REG LCCOMB_X33_Y35_N0 1 " "Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 3.429 ns; Loc. = LCCOMB_X33_Y35_N0; Fanout = 1; REG Node = 'isPrintDigit\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.537 ns" { isPrintDigit~15 isPrintDigit$latch } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 60.75 % ) " "Info: Total cell delay = 2.083 ns ( 60.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.346 ns ( 39.25 % ) " "Info: Total interconnect delay = 1.346 ns ( 39.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.429 ns" { opCode[2] isJumpD~17 isPrintDigit~15 isPrintDigit$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.429 ns" { opCode[2] {} opCode[2]~combout {} isJumpD~17 {} isPrintDigit~15 {} isPrintDigit$latch {} } { 0.000ns 0.000ns 0.632ns 0.452ns 0.262ns } { 0.000ns 0.979ns 0.393ns 0.436ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.891 ns + Longest register pin " "Info: + Longest register to pin delay is 3.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns isPrintDigit\$latch 1 REG LCCOMB_X33_Y35_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y35_N0; Fanout = 1; REG Node = 'isPrintDigit\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isPrintDigit$latch } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(2.818 ns) 3.891 ns isPrintDigit 2 PIN PIN_J11 0 " "Info: 2: + IC(1.073 ns) + CELL(2.818 ns) = 3.891 ns; Loc. = PIN_J11; Fanout = 0; PIN Node = 'isPrintDigit'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.891 ns" { isPrintDigit$latch isPrintDigit } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 72.42 % ) " "Info: Total cell delay = 2.818 ns ( 72.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 27.58 % ) " "Info: Total interconnect delay = 1.073 ns ( 27.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.891 ns" { isPrintDigit$latch isPrintDigit } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.891 ns" { isPrintDigit$latch {} isPrintDigit {} } { 0.000ns 1.073ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.429 ns" { opCode[2] isJumpD~17 isPrintDigit~15 isPrintDigit$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.429 ns" { opCode[2] {} opCode[2]~combout {} isJumpD~17 {} isPrintDigit~15 {} isPrintDigit$latch {} } { 0.000ns 0.000ns 0.632ns 0.452ns 0.262ns } { 0.000ns 0.979ns 0.393ns 0.436ns 0.275ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.891 ns" { isPrintDigit$latch isPrintDigit } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.891 ns" { isPrintDigit$latch {} isPrintDigit {} } { 0.000ns 1.073ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "isBranch\$latch opCode\[2\] opCode\[3\] 0.509 ns register " "Info: th for register \"isBranch\$latch\" (data pin = \"opCode\[2\]\", clock pin = \"opCode\[3\]\") is 0.509 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[3\] destination 3.435 ns + Longest register " "Info: + Longest clock path from clock \"opCode\[3\]\" to destination register is 3.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns opCode\[3\] 1 CLK PIN_A14 10 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A14; Fanout = 10; CLK Node = 'opCode\[3\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opCode[3] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.376 ns) 2.206 ns isMPFC~84 2 COMB LCCOMB_X33_Y35_N14 6 " "Info: 2: + IC(0.980 ns) + CELL(0.376 ns) = 2.206 ns; Loc. = LCCOMB_X33_Y35_N14; Fanout = 6; COMB Node = 'isMPFC~84'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.356 ns" { opCode[3] isMPFC~84 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.415 ns) 2.895 ns isBranch~16 3 COMB LCCOMB_X33_Y35_N8 1 " "Info: 3: + IC(0.274 ns) + CELL(0.415 ns) = 2.895 ns; Loc. = LCCOMB_X33_Y35_N8; Fanout = 1; COMB Node = 'isBranch~16'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.689 ns" { isMPFC~84 isBranch~16 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 3.435 ns isBranch\$latch 4 REG LCCOMB_X33_Y35_N22 1 " "Info: 4: + IC(0.265 ns) + CELL(0.275 ns) = 3.435 ns; Loc. = LCCOMB_X33_Y35_N22; Fanout = 1; REG Node = 'isBranch\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.540 ns" { isBranch~16 isBranch$latch } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.916 ns ( 55.78 % ) " "Info: Total cell delay = 1.916 ns ( 55.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.519 ns ( 44.22 % ) " "Info: Total interconnect delay = 1.519 ns ( 44.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.435 ns" { opCode[3] isMPFC~84 isBranch~16 isBranch$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.435 ns" { opCode[3] {} opCode[3]~combout {} isMPFC~84 {} isBranch~16 {} isBranch$latch {} } { 0.000ns 0.000ns 0.980ns 0.274ns 0.265ns } { 0.000ns 0.850ns 0.376ns 0.415ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.926 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns opCode\[2\] 1 CLK PIN_C13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 10; CLK Node = 'opCode\[2\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opCode[2] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.436 ns) 2.221 ns isBranch~15 2 COMB LCCOMB_X33_Y35_N20 1 " "Info: 2: + IC(0.806 ns) + CELL(0.436 ns) = 2.221 ns; Loc. = LCCOMB_X33_Y35_N20; Fanout = 1; COMB Node = 'isBranch~15'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { opCode[2] isBranch~15 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 2.926 ns isBranch\$latch 3 REG LCCOMB_X33_Y35_N22 1 " "Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y35_N22; Fanout = 1; REG Node = 'isBranch\$latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.705 ns" { isBranch~15 isBranch$latch } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/altera/72/quartus/controller/controller.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 63.33 % ) " "Info: Total cell delay = 1.853 ns ( 63.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 36.67 % ) " "Info: Total interconnect delay = 1.073 ns ( 36.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.926 ns" { opCode[2] isBranch~15 isBranch$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.926 ns" { opCode[2] {} opCode[2]~combout {} isBranch~15 {} isBranch$latch {} } { 0.000ns 0.000ns 0.806ns 0.267ns } { 0.000ns 0.979ns 0.436ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.435 ns" { opCode[3] isMPFC~84 isBranch~16 isBranch$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.435 ns" { opCode[3] {} opCode[3]~combout {} isMPFC~84 {} isBranch~16 {} isBranch$latch {} } { 0.000ns 0.000ns 0.980ns 0.274ns 0.265ns } { 0.000ns 0.850ns 0.376ns 0.415ns 0.275ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.926 ns" { opCode[2] isBranch~15 isBranch$latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.926 ns" { opCode[2] {} opCode[2]~combout {} isBranch~15 {} isBranch$latch {} } { 0.000ns 0.000ns 0.806ns 0.267ns } { 0.000ns 0.979ns 0.436ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4373 " "Info: Allocated 4373 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 12:31:46 2019 " "Info: Processing ended: Thu May 23 12:31:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
