<html><body><samp><pre>
<!@TC:1702913349>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Mon Dec 18 16:29:09 2023

#Implementation: iCE40LP384_CA_code_generator_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1702913349> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1702913349> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
Selecting top level module TOP
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v:32:7:32:16:@N:CG364:@XP_MSG">cagen.v(32)</a><!@TM:1702913349> | Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b1000
   Generated name = shift_reg_4s_8

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v:1:7:1:10:@N:CG364:@XP_MSG">nco.v(1)</a><!@TM:1702913349> | Synthesizing module nco in library work.

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v:19:4:19:10:@W:CL169:@XP_MSG">nco.v(19)</a><!@TM:1702913349> | Pruning unused register stevec[7:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v:24:4:24:10:@N:CL189:@XP_MSG">nco.v(24)</a><!@TM:1702913349> | Register bit stevec[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v:24:4:24:10:@N:CL189:@XP_MSG">nco.v(24)</a><!@TM:1702913349> | Register bit stevec[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v:24:4:24:10:@N:CL189:@XP_MSG">nco.v(24)</a><!@TM:1702913349> | Register bit stevec[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v:24:4:24:10:@N:CL189:@XP_MSG">nco.v(24)</a><!@TM:1702913349> | Register bit stevec[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v:24:4:24:10:@N:CL189:@XP_MSG">nco.v(24)</a><!@TM:1702913349> | Register bit stevec[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v:24:4:24:10:@N:CL189:@XP_MSG">nco.v(24)</a><!@TM:1702913349> | Register bit stevec[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v:24:4:24:10:@N:CL189:@XP_MSG">nco.v(24)</a><!@TM:1702913349> | Register bit stevec[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v:24:4:24:10:@N:CL189:@XP_MSG">nco.v(24)</a><!@TM:1702913349> | Register bit stevec[0] is always 0.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v:1:7:1:10:@N:CG364:@XP_MSG">top.v(1)</a><!@TM:1702913349> | Synthesizing module TOP in library work.

<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v:20:8:20:12:@W:CG781:@XP_MSG">top.v(20)</a><!@TM:1702913349> | Input in_f_correct on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v:20:8:20:12:@W:CG781:@XP_MSG">top.v(20)</a><!@TM:1702913349> | Input phase on instance NCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v:6:17:6:20:@W:CL157:@XP_MSG">top.v(6)</a><!@TM:1702913349> | *Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v:3:10:3:17:@N:CL159:@XP_MSG">top.v(3)</a><!@TM:1702913349> | Input BUTTON1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v:5:10:5:17:@N:CL159:@XP_MSG">top.v(5)</a><!@TM:1702913349> | Input BUTTON3 is unused.
<a name=error3></a><font color=red>@E:<a href="@E:CL172:@XP_HELP">CL172</a> : <a href="/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v:11:14:11:20:@E:CL172:@XP_MSG">nco.v(11)</a><!@TM:1702913349> | Only one always block can assign a given variable stevec[7:0]</font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:29:09 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 18 16:29:09 2023

###########################################################]

</pre></samp></body></html>
