{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669064777782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669064777798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 16:06:17 2022 " "Processing started: Mon Nov 21 16:06:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669064777798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064777798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064777798 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1669064779085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_coinregbackgtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_coinregbackgtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_CoinRegBACKGTYPE " "Found entity 1: SC_CoinRegBACKGTYPE" {  } { { "rtl/SC_CoinRegBACKGTYPE.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_CoinRegBACKGTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_coincomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_coincomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_COINCOMPARATOR " "Found entity 1: CC_COINCOMPARATOR" {  } { { "rtl/CC_COINCOMPARATOR.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_COINCOMPARATOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_uptransitioncounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_uptransitioncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upTRANSITIONCOUNTER " "Found entity 1: SC_upTRANSITIONCOUNTER" {  } { { "rtl/SC_upTRANSITIONCOUNTER.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_upTRANSITIONCOUNTER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_uplifecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_uplifecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upLIFECOUNTER " "Found entity 1: SC_upLIFECOUNTER" {  } { { "rtl/SC_upLIFECOUNTER.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_upLIFECOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinegame.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinegame.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEGAME " "Found entity 1: SC_STATEMACHINEGAME" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_STATEMACHINEGAME.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_lastregbackgtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_lastregbackgtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_LastRegBACKGTYPE " "Found entity 1: SC_LastRegBACKGTYPE" {  } { { "rtl/SC_LastRegBACKGTYPE.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_LastRegBACKGTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_wincomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_wincomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_WINCOMPARATOR " "Found entity 1: CC_WINCOMPARATOR" {  } { { "rtl/CC_WINCOMPARATOR.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_WINCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_matrixcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_matrixcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MATRIXCOMPARATOR " "Found entity 1: CC_MATRIXCOMPARATOR" {  } { { "rtl/CC_MATRIXCOMPARATOR.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_MATRIXCOMPARATOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_life_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_life_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_LIFE_COMPARATOR " "Found entity 1: CC_LIFE_COMPARATOR" {  } { { "rtl/CC_LIFE_COMPARATOR.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_LIFE_COMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_lastregistercomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_lastregistercomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_LastRegisterCOMPARATOR " "Found entity 1: CC_LastRegisterCOMPARATOR" {  } { { "rtl/CC_LastRegisterCOMPARATOR.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_LastRegisterCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_firstregistercomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_firstregistercomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_FirstRegisterCOMPARATOR " "Found entity 1: CC_FirstRegisterCOMPARATOR" {  } { { "rtl/CC_FirstRegisterCOMPARATOR.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_FirstRegisterCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinebackg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinebackg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEBACKG " "Found entity 1: SC_STATEMACHINEBACKG" {  } { { "rtl/SC_STATEMACHINEBACKG.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_STATEMACHINEBACKG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regbackgtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regbackgtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegBACKGTYPE " "Found entity 1: SC_RegBACKGTYPE" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_RegBACKGTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinepoint.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinepoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEPOINT " "Found entity 1: SC_STATEMACHINEPOINT" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_STATEMACHINEPOINT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regpointtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regpointtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegPOINTTYPE " "Found entity 1: SC_RegPOINTTYPE" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_RegPOINTTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upCOUNTER " "Found entity 1: SC_upCOUNTER" {  } { { "rtl/SC_upCOUNTER.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_upCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_sevenseg1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_sevenseg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SEVENSEG1 " "Found entity 1: CC_SEVENSEG1" {  } { { "rtl/CC_SEVENSEG1.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_SEVENSEG1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bin2bcd1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bin2bcd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BIN2BCD1 " "Found entity 1: CC_BIN2BCD1" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_BIN2BCD1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upspeedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upSPEEDCOUNTER " "Found entity 1: SC_upSPEEDCOUNTER" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_upSPEEDCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "rtl/CC_SPEEDCOMPARATOR.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669064796793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669064796793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upblinkcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upblinkcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upBLINKCOUNTER " "Found entity 1: SC_upBLINKCOUNTER" {  } { { "rtl/SC_upBLINKCOUNTER.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_upBLINKCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regcointype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regcointype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegCOINTYPE " "Found entity 1: SC_RegCOINTYPE" {  } { { "rtl/SC_RegCOINTYPE.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_RegCOINTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_shift_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_shift_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SHIFTCOMPARATOR " "Found entity 1: CC_SHIFTCOMPARATOR" {  } { { "rtl/CC_SHIFT_COMPARATOR.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_SHIFT_COMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064796825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064796825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669064796944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_DEBOUNCE1 SC_DEBOUNCE1:SC_DEBOUNCE1_startButton " "Elaborating entity \"SC_DEBOUNCE1\" for hierarchy \"SC_DEBOUNCE1:SC_DEBOUNCE1_startButton\"" {  } { { "BB_SYSTEM.v" "SC_DEBOUNCE1_startButton" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064796960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SC_DEBOUNCE1.v(70) " "Verilog HDL assignment warning at SC_DEBOUNCE1.v(70): truncated value with size 32 to match size of target (11)" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/SC_DEBOUNCE1.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669064796960 "|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegPOINTTYPE SC_RegPOINTTYPE:SC_RegPOINTTYPE_u0 " "Elaborating entity \"SC_RegPOINTTYPE\" for hierarchy \"SC_RegPOINTTYPE:SC_RegPOINTTYPE_u0\"" {  } { { "BB_SYSTEM.v" "SC_RegPOINTTYPE_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064796968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegPOINTTYPE SC_RegPOINTTYPE:SC_RegPOINTTYPE_u1 " "Elaborating entity \"SC_RegPOINTTYPE\" for hierarchy \"SC_RegPOINTTYPE:SC_RegPOINTTYPE_u1\"" {  } { { "BB_SYSTEM.v" "SC_RegPOINTTYPE_u1" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064796968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEPOINT SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0 " "Elaborating entity \"SC_STATEMACHINEPOINT\" for hierarchy \"SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEPOINT_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064796976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEBACKG SC_STATEMACHINEBACKG:SC_STATEMACHINEBACKG_u0 " "Elaborating entity \"SC_STATEMACHINEBACKG\" for hierarchy \"SC_STATEMACHINEBACKG:SC_STATEMACHINEBACKG_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEBACKG_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064796976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEGAME SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0 " "Elaborating entity \"SC_STATEMACHINEGAME\" for hierarchy \"SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEGAME_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064796976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064796984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_CoinRegBACKGTYPE SC_CoinRegBACKGTYPE:SC_CoinRegBACKGTYPE_u1 " "Elaborating entity \"SC_CoinRegBACKGTYPE\" for hierarchy \"SC_CoinRegBACKGTYPE:SC_CoinRegBACKGTYPE_u1\"" {  } { { "BB_SYSTEM.v" "SC_CoinRegBACKGTYPE_u1" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064796984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u2" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064796992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_CoinRegBACKGTYPE SC_CoinRegBACKGTYPE:SC_CoinRegBACKGTYPE_u3 " "Elaborating entity \"SC_CoinRegBACKGTYPE\" for hierarchy \"SC_CoinRegBACKGTYPE:SC_CoinRegBACKGTYPE_u3\"" {  } { { "BB_SYSTEM.v" "SC_CoinRegBACKGTYPE_u3" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064796992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u4" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064796992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_CoinRegBACKGTYPE SC_CoinRegBACKGTYPE:SC_CoinRegBACKGTYPE_u5 " "Elaborating entity \"SC_CoinRegBACKGTYPE\" for hierarchy \"SC_CoinRegBACKGTYPE:SC_CoinRegBACKGTYPE_u5\"" {  } { { "BB_SYSTEM.v" "SC_CoinRegBACKGTYPE_u5" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u6" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_LastRegBACKGTYPE SC_LastRegBACKGTYPE:SC_LastRegBACKGTYPE_u0 " "Elaborating entity \"SC_LastRegBACKGTYPE\" for hierarchy \"SC_LastRegBACKGTYPE:SC_LastRegBACKGTYPE_u0\"" {  } { { "BB_SYSTEM.v" "SC_LastRegBACKGTYPE_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upCOUNTER SC_upCOUNTER:SC_upCOUNTER_u1 " "Elaborating entity \"SC_upCOUNTER\" for hierarchy \"SC_upCOUNTER:SC_upCOUNTER_u1\"" {  } { { "BB_SYSTEM.v" "SC_upCOUNTER_u1" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upSPEEDCOUNTER SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u1 " "Elaborating entity \"SC_upSPEEDCOUNTER\" for hierarchy \"SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u1\"" {  } { { "BB_SYSTEM.v" "SC_upSPEEDCOUNTER_u1" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upBLINKCOUNTER SC_upBLINKCOUNTER:SC_upBLINKCOUNTER_u0 " "Elaborating entity \"SC_upBLINKCOUNTER\" for hierarchy \"SC_upBLINKCOUNTER:SC_upBLINKCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upBLINKCOUNTER_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegCOINTYPE SC_RegCOINTYPE:SC_RegCOINTYPE_u0 " "Elaborating entity \"SC_RegCOINTYPE\" for hierarchy \"SC_RegCOINTYPE:SC_RegCOINTYPE_u0\"" {  } { { "BB_SYSTEM.v" "SC_RegCOINTYPE_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upTRANSITIONCOUNTER SC_upTRANSITIONCOUNTER:SC_upTRANSITIONCOUNTER_u0 " "Elaborating entity \"SC_upTRANSITIONCOUNTER\" for hierarchy \"SC_upTRANSITIONCOUNTER:SC_upTRANSITIONCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upTRANSITIONCOUNTER_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upLIFECOUNTER SC_upLIFECOUNTER:SC_upLIFECOUNTER_u0 " "Elaborating entity \"SC_upLIFECOUNTER\" for hierarchy \"SC_upLIFECOUNTER:SC_upLIFECOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upLIFECOUNTER_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SPEEDCOMPARATOR CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u1 " "Elaborating entity \"CC_SPEEDCOMPARATOR\" for hierarchy \"CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u1\"" {  } { { "BB_SYSTEM.v" "CC_SPEEDCOMPARATOR_u1" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SHIFTCOMPARATOR CC_SHIFTCOMPARATOR:CC_SHIFTCOMPARATOR_u1 " "Elaborating entity \"CC_SHIFTCOMPARATOR\" for hierarchy \"CC_SHIFTCOMPARATOR:CC_SHIFTCOMPARATOR_u1\"" {  } { { "BB_SYSTEM.v" "CC_SHIFTCOMPARATOR_u1" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_WINCOMPARATOR CC_WINCOMPARATOR:CC_WINCOMPARATOR_u0 " "Elaborating entity \"CC_WINCOMPARATOR\" for hierarchy \"CC_WINCOMPARATOR:CC_WINCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_WINCOMPARATOR_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_LIFE_COMPARATOR CC_LIFE_COMPARATOR:CC_LIFECOMPARATOR_u0 " "Elaborating entity \"CC_LIFE_COMPARATOR\" for hierarchy \"CC_LIFE_COMPARATOR:CC_LIFECOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_LIFECOMPARATOR_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_FirstRegisterCOMPARATOR CC_FirstRegisterCOMPARATOR:CC_FirstRegisterCOMPARATOR_u0 " "Elaborating entity \"CC_FirstRegisterCOMPARATOR\" for hierarchy \"CC_FirstRegisterCOMPARATOR:CC_FirstRegisterCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_FirstRegisterCOMPARATOR_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_LastRegisterCOMPARATOR CC_LastRegisterCOMPARATOR:CC_LastRegisterCOMPARATOR_u0 " "Elaborating entity \"CC_LastRegisterCOMPARATOR\" for hierarchy \"CC_LastRegisterCOMPARATOR:CC_LastRegisterCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_LastRegisterCOMPARATOR_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MATRIXCOMPARATOR CC_MATRIXCOMPARATOR:CC_MatrixCOMPARATOR_u0 " "Elaborating entity \"CC_MATRIXCOMPARATOR\" for hierarchy \"CC_MATRIXCOMPARATOR:CC_MatrixCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_MatrixCOMPARATOR_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_COINCOMPARATOR CC_COINCOMPARATOR:CC_COINCOMPARATOR_u0 " "Elaborating entity \"CC_COINCOMPARATOR\" for hierarchy \"CC_COINCOMPARATOR:CC_COINCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_COINCOMPARATOR_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "BB_SYSTEM.v" "matrix_ctrl_unit_0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Trig_SignalNEG max7219_ctrl.v(58) " "Verilog HDL or VHDL warning at max7219_ctrl.v(58): object \"Trig_SignalNEG\" assigned a value but never read" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669064797048 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(50) " "Verilog HDL assignment warning at max7219_ctrl.v(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669064797048 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(51) " "Verilog HDL assignment warning at max7219_ctrl.v(51): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669064797048 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(260) " "Verilog HDL assignment warning at max7219_ctrl.v(260): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669064797048 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr max7219_ctrl.v(154) " "Verilog HDL Always Construct warning at max7219_ctrl.v(154): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669064797048 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 max7219_ctrl.v(278) " "Verilog HDL assignment warning at max7219_ctrl.v(278): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669064797048 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[0\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064797048 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[1\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064797048 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl.v" "shift_reg_start_done_unit_0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/max7219_ctrl.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(69) " "Verilog HDL assignment warning at shift_reg_start_done.v(69): truncated value with size 32 to match size of target (16)" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/shift_reg_start_done.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669064797056 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_BIN2BCD1 CC_BIN2BCD1:CC_BIN2BCD1_u0 " "Elaborating entity \"CC_BIN2BCD1\" for hierarchy \"CC_BIN2BCD1:CC_BIN2BCD1_u0\"" {  } { { "BB_SYSTEM.v" "CC_BIN2BCD1_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(36) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(36): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_BIN2BCD1.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669064797056 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(42) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(42): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_BIN2BCD1.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669064797056 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(44) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(44): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_BIN2BCD1.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669064797056 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SEVENSEG1 CC_SEVENSEG1:CC_SEVENSEG1_u0 " "Elaborating entity \"CC_SEVENSEG1\" for hierarchy \"CC_SEVENSEG1:CC_SEVENSEG1_u0\"" {  } { { "BB_SYSTEM.v" "CC_SEVENSEG1_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 CC_SEVENSEG1.v(40) " "Verilog HDL assignment warning at CC_SEVENSEG1.v(40): truncated value with size 32 to match size of target (15)" {  } { { "rtl/CC_SEVENSEG1.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/rtl/CC_SEVENSEG1.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669064797064 "|BB_SYSTEM|CC_SEVENSEG1:CC_SEVENSEG1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upCOUNTER SC_upCOUNTER:SC_upCOUNTER_u0 " "Elaborating entity \"SC_upCOUNTER\" for hierarchy \"SC_upCOUNTER:SC_upCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upCOUNTER_u0" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064797064 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669064798790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_display_OutBUS\[7\] GND " "Pin \"BB_SYSTEM_display_OutBUS\[7\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669064799406 "|BB_SYSTEM|BB_SYSTEM_display_OutBUS[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669064799406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669064799558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669064800898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/Users/FELIX/Desktop/Universidad/Segundo semestre/Sistemas Electronicos Digitales/Proyecto 1/Final_Definitivo/Final con Monedas/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064801235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669064801588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064801588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "991 " "Implemented 991 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669064801843 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669064801843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "961 " "Implemented 961 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669064801843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669064801843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669064801904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 16:06:41 2022 " "Processing ended: Mon Nov 21 16:06:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669064801904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669064801904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669064801904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064801904 ""}
