================================================================================ 
Commit: 0415d104b4c6f0de4ac9128fce18b12776380128 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:37:09 2021 +0800 
-------------------------------------------------------------------------------- 
Set the PRMRR policy default value to 4M for RPL-S and 2M for ADL-P to make sure system boot without platform code

Hsd-es-id: 15010232085
Original commit date: Tue Nov 9 16:42:50 2021 +0800
Change-Id: Ifd27d6b3e7f36d7bdba816e5452ddbc2c795f19c
Original commit hash: 9c31eb59d928a79b73dff2c679d79f5536415d07

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 894872af43a872254d1aebc469790faf68b37783 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:37:07 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S IFWI][Upgrade S03/S07][RPL-S CPU + ADL-S PCH]:API Debug BIOS is not booting with 2457_00_67 BIOS Release

To reduce the conditional judgment, because the C6DRAM will always enbale by default.

Hsd-es-id: 16015139079
Original commit date: Fri Nov 12 14:02:48 2021 +0800
Change-Id: Ie8b137c36074d2e1b40c93568edea1f7fbf07203
Original commit hash: 1ffa5b7a9d64d6b2b5b53a0b6d8c15f9f985c583

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: d02af66a8d6387c17d0ac03fd07aea1805c126ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:37:06 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000009

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Nov 16 02:29:37 2021 +0800
Change-Id: I57b97e03bf727746468ff0af9b56e30557dd090c
Original commit hash: 4c4140d31020df52a302b24ac2bff4d5814ea6e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e4e6170c709574919e20cc22bc3fed74d264572a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:37:04 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000007

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Nov 9 12:45:13 2021 +0800
Change-Id: I91f1aed21140835651acdeee5596d33bfabc9bd9
Original commit hash: 08c0495e6168c59be05897372bde62e201b1ffd0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 02a396eac8caa868f277a2bcb2887c946379bbe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:37:02 2021 +0800 
-------------------------------------------------------------------------------- 
Change the default PRMRR size to 4M instead of 2M if C6DRAM enabled

Hsd-es-id: 15010217563
Original commit date: Tue Nov 9 11:28:45 2021 +0800
Change-Id: I41ca7c398d11a1af7141692b5989984a61cc130c
Original commit hash: 6ac9c42dd0c91931a4a0d18656919afd0db63eaa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 746de710b62500139e4d079b1d2aa23df181293a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:37:00 2021 +0800 
-------------------------------------------------------------------------------- 
System hung during winPVT S4 stressing. MCA: PKGC_WATCHDOG_HANG_C0

Hsd-es-id: 16015100261
Original commit date: Thu Oct 14 22:00:11 2021 +0530
Change-Id: I1df81d105ba41486541e78cb48e1c2a0484d1b9f
Original commit hash: afc5a1ba68582f9f338379e7abff4027968c4991

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
ClientOneSiliconPkg/Pch/Include/PchPreMemPolicyCommon.h
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c

================================================================================ 
Commit: 60d46919067a406be695d2617916cdb4b0583d89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:55 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2457_00

Hsd-es-id: N/A
Original commit date: Sun Nov 7 08:47:33 2021 -0800
Change-Id: I631aec08383df6ed2954781a49bdeb73e6fe20cb
Original commit hash: 7d45a425c781c1b894bb166b438db0c5dd29515a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7bfda30651340c64175b1899d722b41c741ea028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:53 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 6 15:29:03 2021 -0700
Change-Id: I97546aee0caeeedd72468f20cd711f7d4f889eb4
Original commit hash: 01702e4911418c608f109ead9eec626576f32eea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 75fd62a9b79b15abcb1b1e1660257d995647467f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:50 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2456_00

Hsd-es-id: N/A
Original commit date: Sat Nov 6 08:47:39 2021 -0700
Change-Id: I8b639a3a7df944628d2ddcb7b0170097114cf198
Original commit hash: ea1ed74a440df71f5349f39076bb666c5f27d010

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0223a6bb577d76ac99671d087789e5373ef93fd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:49 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.12

(cherry picked from commit 94d03f0c0635c41609485e3e233c0f17ff0991a9)

Fri Nov 5 16:44:03 2021 +0000
Original commit date: Fri Nov 5 16:44:03 2021 +0000
Original commit hash: 5bcf35736ce3da22d404b396ebb5fbd64a89d710

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0abda3f5012572f952fb852aa09b47d60157c0c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:47 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010101168][ADL-S|DDR5]: Add 4 different speed parameters for DDR5 2DPC MIX DIMMS

[Feature Description]
Give more flexibility to customer to set any speed per memory config

Hsd-es-id: 15010101168
Original commit date: Mon Oct 18 16:51:34 2021 +0800
Change-Id: Ib1268d4fd7d5a9abdf3c69e17882b226528d25a1
Original commit hash: 368942f719927518cd7e69a37f73adc4be432731

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: eb664b5f072043fc314a45899377bd9b46c9d441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:44 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2455_00

Hsd-es-id: N/A
Original commit date: Fri Nov 5 08:49:54 2021 -0700
Change-Id: Iccffa85c088810306cf1e0e57039960f48f7cd2c
Original commit hash: 01fc8d3cbdc0aaae504d862c454a71024f471337

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cea2b9d435abd905ca6486446eb9c727477f39c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:42 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 5 03:53:32 2021 -0700
Change-Id: Idd8803476c53fa0280eb43f844c882d060ce1341
Original commit hash: 815c07b5a2a65d6cfe719ee8178681fc1dee0881

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 592dfc63499adf540e05c8bd59a859e79d24e1d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:40 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-RPL] SWCM cleanup

Remove SWCM binaries when not used.

Hsd-es-id: 15010174106
Original commit date: Tue Nov 2 10:10:08 2021 +0800
Change-Id: I754717059cec4077d8c5f4658698473bcd53aa9c
Original commit hash: 2a83f7b03fa11ebac7d0e133a5a74bbcf68f2cb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 7b156300da08814344a34804e04ae48997b71a26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:38 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.11

(cherry picked from commit 0f9d7abc9e201c40aaad678b45438d4d44636d75)

Fri Nov 5 08:26:00 2021 +0000
Original commit date: Fri Nov 5 08:26:00 2021 +0000
Original commit hash: 998a9995553706d7f2a7c56adbc675b1e3acf917

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7c297855a1f09e5ba4b260f75f69ce49c332182b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:36 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][14015464161][ADL-P ADL-M | LP4 LP5][ProgramDeswizzleRegisters programs wrong per-bit swizzling on channels with swapped bytes]

[Issue]
 ProgramDeswizzleRegisters programs wrong per-bit swizzling on channels with swapped bytes.
 This may lead to wrong periodic temperature reads in MC and hence higher refresh rate, causing performance loss.

[Root cause]
 Per-bit swizzling in DESWIZZLE_LOW/HIGH should follow the DRAM byte, but the algorithm used CPU-side byte.

[Resolution]
 Use DRAM byte to map the per-bit swizzling in DESWIZZLE_LOW/HIGH.

[Impacted Platform]
 ADL-P ADL-M LP4 LP5

Hsd-es-id: 14015464161
Original commit date: Fri Nov 5 00:30:50 2021 -0700
Change-Id: I999a268ff7efdd2e4278af01f9baa2446a92b4d0
Original commit hash: b42d2e683bcddc40f01186d7e5710183fa8df8d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 4c94e6a6f841031bc1930c898c06560023e3d2fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:34 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver; Virtual Keyboard is not working at Pre-OS (BIOS)

- Updated THC Driver with new supported Device Ids

Hsd-es-id: 16015089986
Original commit date: Wed Nov 3 22:18:52 2021 -0700
Change-Id: I404de31d9af9a966dfae6b49d8079746c4ee9564
Original commit hash: da10a55d8fde1c8fb37dda41597a1859bcacfe64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: f87325ed50a7f688c0c9d9afc78fb8604c740b96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:32 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2454_00

Hsd-es-id: N/A
Original commit date: Thu Nov 4 08:48:24 2021 -0700
Change-Id: I6e3a2492c9fd4088fa17f54f1b2989344ba41adf
Original commit hash: 23fe74c446ba09cdef5996b9734b01523e9f8eb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4cfd98a12f8063b7f24ff28030e6a573628f80de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:29 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000008

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Thu Nov 4 10:55:59 2021 +0800
Change-Id: I6b7de78ac78ea2147d52632210113653159ef4b4
Original commit hash: 69bc18aa5d800ef8657d07fe2ee2cc497f0849ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3f666fd248252a1f607ddd5dde6d8e752ff4bae1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:27 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] SUT performs LPE Simulated SSD erase after selecting Real as the erase type

SUT should perform LPE Real SSD Erase when the erase type is Real.

Hsd-es-id: 15010172597
Original commit date: Mon Nov 1 14:09:24 2021 +0800
Change-Id: I565f352b1fa5a2384c047d496c08736594cde247
Original commit hash: 4632938a15930d81edd0fadc8b17f68240e51a0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 754eabeaaf740dc308fbc5ab0fe52f5706b53072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:26 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.10

(cherry picked from commit 095405f072b2bbb0714dad42306e1bb2060abd81)

Thu Nov 4 03:08:31 2021 +0000
Original commit date: Thu Nov 4 03:08:31 2021 +0000
Original commit hash: 09f5b3b7942fc690648d1a55becb52caf59bb69c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c50cdd33f5438d1ca803f6887a81bf368d0c4b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:24 2021 +0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit: Reserve memory higher than 128GB if enable CPU TraceHub.

In general, for real memory map, there is a hole 1216MB - 4096M
resolved for memory map IO and other usage. So a system with 128GB
memory has about 2.8G memory has offset higher than 128G.
And enable CPU Trace Hub will map some memory at the offset 4012MB.

So a system with 128GB memory and enable CPU trace hub, need about
11 variable MTRR entries. If the CPU has only 10 entries, then will
failed to set MTRR entry which plan to set the 128G-256G to write back,
and cause the 128G - 256G memory to uncacheable at last.

And when Windows try to access the 2.8G memory which offset higher than
128G, will get bad performance, and cause need long time to boot to
Windows.

Now we reserve the memory higher than 128GB to work around this issue.

Hsd-es-id: 16014811323
Original commit date: Fri Oct 29 11:14:52 2021 +0800
Change-Id: I3e61efc15b7a5e0504a1b128eee67e9253bddd9b
Original commit hash: 7600a9c6b8fda2ff11bfe12443e1f38f337b1cda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: caae7c2e91396feec97d1426dc0be5d10dce7dc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:22 2021 +0800 
-------------------------------------------------------------------------------- 
Nvme based recovery: Key provision

Implemented Key provision and encryption/decryption chain code.
1. Create Hob to save csme seed requested by bios in Pei driver.
2. Implement key provision and encryption/decryption of rpmb key thru
   wrapping and wrapped key, and store wrapped key to RPMB target.
3. Implement NvmeAuthenticatedDataRead/NvmeAuthenticatedDataWrite by
   Nvme1.4 spec.

Hsd-es-id: 15010139404
Original commit date: Wed Oct 20 12:07:42 2021 +0800
Change-Id: I191710c0d0b4adc384f34aac1d5c3038f28cde8b
Original commit hash: 1c6976f6b584bbfc870fb97b5ef62e6ef2c11247

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/Nvme14.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 95a37359970713163c61558fa59e9c4efc040d84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:18 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 3 12:32:59 2021 -0700
Change-Id: I821a439315a367a2ae867f37b88384a66fda2eda
Original commit hash: 9f4186dcaae176381f04271b6633b2117552cdf5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ac855fc2649b781c541c82ccd5b38888004c13d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:16 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2453_00

Hsd-es-id: N/A
Original commit date: Wed Nov 3 08:48:43 2021 -0700
Change-Id: Ie47b83811a6d312e4e8a3cb930098478b6635c9a
Original commit hash: 16c598694ca888d7205d103fa091de040b6424ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4306da5edc2a70d3b0b4f723c0b5c1e53e7c70a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:14 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Do not touch RTC TopSwap during init

Currently BIOS during RTC init flow and initial programming of Daylight
Saving also writes TopSwap bit since it's located in the same register.
Value of that bit depends on TopSwap strap and writing one to register
writes it into RTC internal latch ending in restoring TopSwap on reboot.
Due to that additional reset on platform is required for that status to
go away and act correctly.
This change removes that need of additional reset since BIOS will not
program TopSwap bit during the initial programming of RTC.

Hsd-es-id: 18018784025
Original commit date: Wed Oct 20 14:08:24 2021 +0200
Change-Id: I453182a0045d71314e8ff1afd4b990656d87bcb7
Original commit hash: fd7a6298b1752849f6beee2705addbac65023d7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c

================================================================================ 
Commit: 359c64cf99896b3419e3b2a3cf85cb644f206b8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:13 2021 +0800 
-------------------------------------------------------------------------------- 
Features/RPE: [RPL-S][LPE] LPE CSME Unconfigure option remains checked in BIOS after operation is complete

LPE setup data is cleared during CSME Unconfigure Operation so that in next boot it wont trigger CSME unconfigure again

Hsd-es-id: 15010167090
Original commit date: Wed Nov 3 12:01:25 2021 +0530
Change-Id: I9d6d4ed55a472780f772215f7535e1592851e41a
Original commit hash: dd2e53bf5a670bf97e33db08e27da8e8890af7c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: c04b359eb8d485957e65bb658a4b3fafc5311ae5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:11 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Increase FSP-M size for GCC build

To fix build error:
Generating FSP-M FV
Return Value = 2
GenFv: ERROR 3000: Invalid
  the required fv image size 0x151ff0 exceeds the set fv image size 0x150000

Hsd-es-id: 15010190730
Original commit date: Tue Nov 2 12:27:07 2021 +0800
Change-Id: I0cfdf23cb8ba4bc2e8ca38129b9afc0968c580ed
Original commit hash: a9cb08c2bf35459d3f37c9b9618e8f249d0691de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/bld.bat
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: b960baade945f730037ae12561458387f2ba248d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:09 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AlderLake: Remove SortLib on SiliconPkg.dsc

Hsd-es-id: 15010195296
Original commit date: Mon Nov 1 17:37:33 2021 +0800
Change-Id: Ic3b0e890da4b7a5b098003252ff0acf62ec9937b
Original commit hash: 4b01b18140a76686da1fbdcf904c7f47d19a2435

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: 947d18c8da6f33479ad1fb4aa5ec0e7e83bd92a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:07 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.9

(cherry picked from commit 22c3d67ed4e191d94a8a996371cdbe55d95d2293)

Wed Nov 3 04:40:10 2021 +0000
Original commit date: Wed Nov 3 04:40:10 2021 +0000
Original commit hash: fd522a52867a1e012ade1a242730218a835d3680

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d971d4a0c6588dfc2029d7443254cf135939d487 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:06 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S][MRC][OC] Intel Dynamic Memory Boost technology Failed Training case

[Issue/Feature Description]
Currently no indication to platform when MRC falls back to DynamicMemoryBoost (DMB) disabled on training failure with DMB enabled.

[Resolution]
Add platform indicator into MemInfoHob and MemInfo Protocol. Use this indicator to print a simple message in SetupMenu.

[Impacted Area/platform]
OC only, DynamicMemoryBoost only.

Registers impacted: None

Hsd-es-id: 22013817313
Original commit date: Tue Sep 21 16:00:51 2021 -0700
Change-Id: I2c9b850db8b4b57b4d04cb2f183274e907c987cd
Original commit hash: d965e46dc96161ae92571da4f7a582b74a256c7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: abd253de7a28db3118ab20ea7d7140f8a69e5de1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:03 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] PcdMeResiliencyEnable miss to set on build

Symptom:
The '--pcd gPlatformModuleTokenSpaceGuid.PcdMeResiliencyEnable=TRUE' is missed.

Root Cause:
We can't set a variable in a () twice, otherwise only the last one will take impact.

Hsd-es-id: 16013786325
Original commit date: Wed Nov 3 08:00:47 2021 +0800
Change-Id: Ibb1554ecd9f2d9e3dccf93dd55f577a209471837
Original commit hash: 5944dd16e201255a5370007fc83894503639cd93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: 9d4cfb3f8da75e7e209f238d9c02f826670631d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:36:01 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.8

(cherry picked from commit cd7b4329526f07fdc19c491636fb5877d0184f12)

Tue Nov 2 17:25:51 2021 +0000
Original commit date: Tue Nov 2 17:25:51 2021 +0000
Original commit hash: ea9b5103bd42e109887286c36613164c67afb141

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 73b8c1f32bc23435c3da13b5a27dbb24b94aef70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:59 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-P | DDR-5] Update ddrdata_cr_afemisc.rxbias_cmn_biasicomp from 4 to 6

[Feature Description]
EV Recomendation to program ddrdata_cr_afemisc.rxbias_cmn_biasicomp = 6 to avoid issues with corner material

[Resolution]
Change these registers for ADL-P DDR5 2000G2 from the PHY init stage, and don't run any Rx Bias training @2000G2
    Register                                 Old Value  New Value
    ddrdata_cr_afemisc.rxbias_cmn_biasicomp     0x4        0x6

[Impacted Area]
ADL-P DDR5

[Registers impacted]
  MC [] PHY [x] Both []

internal only:

Hsd-es-id: 16015091959
Original commit date: Tue Nov 2 20:55:23 2021 +0530
Change-Id: Ief0022ff04234ef3007f30436542c4af1f912c0b
Original commit hash: b329b20c73179847170a45764dd6458d7e354a8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c4ae3fe358f02e83bdb1ed8a77b85ccf63ce1f11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:57 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2452_00

Hsd-es-id: N/A
Original commit date: Tue Nov 2 08:49:59 2021 -0700
Change-Id: I90571b98a1eb0911936bfae30d3c368c0a44ed52
Original commit hash: 30665b00d675a9f7653365e90bf8839b4ab08328

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 52cd2594620930aafae75b6a0107ac46c3c8c40a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:54 2021 +0800 
-------------------------------------------------------------------------------- 
RPE:[RPL] Updated code for clearing all UEFI Variables

Code modified to clear all UEFI variables by erasing NV Region
and keeping only NV store header. This will clear all NVM variables
including Authenticated variables.

Hsd-es-id: 16015037554
Original commit date: Mon Oct 25 12:37:52 2021 +0530
Change-Id: I38bb80701577a251856ba35aa8f099f8cbe65f04
Original commit hash: d0de0b93ab6cd3324434f17fb0382fe11c0b717a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h

================================================================================ 
Commit: 9391e6bd0a82e3f2785d4c8b2988e6048e60da24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:52 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.7

(cherry picked from commit 4c89f1a8497f988e22a836bfb668e78be99a8ec2)

Tue Nov 2 10:26:54 2021 +0000
Original commit date: Tue Nov 2 10:26:54 2021 +0000
Original commit hash: b0f9625652f25381a8f81dd3bd7d9f8de17d9839

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4ecfac3adac40b4d4d776cb73a6311a41e8a2b9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:51 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015070197][ADL-P| DDR5] SaGv points update based on CPU package TDP value

[Feature Description]
- Added an input parameter to read CPU package TDP.
- Support different SaGv points for 45W TDP on DDR5-L0/1.
  SaGv points - {2000G2, 4400G4, 4800G2, 4800G2}

[Other changes]
  Keep same SaGv points for both LP5 1R and 2R (L/R steppings) for Type3 board

[Impacted Area]
  ADL-P | DDR5

[Registers impacted]
  MC [ ] PHY [] Both [X]

Hsd-es-id: 16015070197
Original commit date: Wed Oct 27 22:15:36 2021 +0530
Change-Id: Ie0766261285c4da0a5b1a0e8652d063cab087604
Original commit hash: ac77346b429383ecebdbcdac76c6b4949c19d884

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: d8058b1ca9d53eed276571071b7a839d164de780 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:49 2021 +0800 
-------------------------------------------------------------------------------- 
C1S/ME: System reset is asserted in pre-mem phase in FSP API mode.

Issue: gPchConfigHobPreMemGuid is installed in FSP, if system reset is triggered in FSP wrapper, it can't be located.
       Issue only happens in FSP API mode.
Solution: Remove assert and update code flow if locate HOB fails.

Original commit date: Tue Nov 2 16:33:52 2021 +0800
Change-Id: Ia1851760a291e118c2ea8634163d3eeeef471831
Original commit hash: aed2698a34248b62e7abedb99c18961b75c2b220

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c

================================================================================ 
Commit: 607cdd584e8299f62e39a4b302fbcf4e5a8b295a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:47 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS] VT-d security default setting is not enable as default for TCSS/iTBT on ADL-P platform

Hsd-es-id: 15010172133
Original commit date: Tue Nov 2 11:39:33 2021 +0530
Change-Id: If268b4386f65fb541c6b5fa444569b79c388c689
Original commit hash: ab41219bcf6b65ef6af7c07dac30bac50d78fed4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 5a237af9b38681ebffd6e807d85ad889d9d3c009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:45 2021 +0800 
-------------------------------------------------------------------------------- 
IpBlock/Graphics: DE hang causing a 3strike upon dev2 IOMMU fault 0x6
during WR cycles OS boot.
- Defeature Posted Interrupt for Display (upon every WR)

Hsd-es-id: 16015075969
Original commit date: Thu Oct 28 11:40:09 2021 +0530
Change-Id: I403b6bd8bd4749aa67a9dbdaefcc53166fa8cd6d
Original commit hash: 732e64856370ff7f6450ec8808c66fff6f6530ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: e02bde468f6554a5abbe39477b4edff8d1e33296 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:42 2021 +0800 
-------------------------------------------------------------------------------- 
Change DbC port from debug mode to functional USB mode via BIOS

When debug is disabled (ECTRL bit 8 == 0), BIOS restore the normal USB2 DAP SPR configuration from 0x180(DbC) thru 0x20(Disconnect) then to 0x00(Host)

Hsd-es-id: 1509973325
Original commit date: Mon Nov 1 23:48:36 2021 +0800
Change-Id: I477527508ac96e49da71faf79a1b1d670ce9df76
Original commit hash: 94094c30ee25b5d192449685888045733afef31e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 0750baaae5c545d536cf1a76bf34eee1c22d2892 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:40 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 1 20:19:20 2021 -0700
Change-Id: I874f061c9892f1296c03e28d555dd9ad6a7b3950
Original commit hash: c613f3356fc88e24c88b5c0b3f36d2dd277d2173

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2ee63bec39a7d7396e45933650cb502b6b25b89e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:37 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.6

(cherry picked from commit d35f3bd02f7b9ce34a405505b00a14d4c62a3c6b)

Tue Nov 2 01:13:27 2021 +0000
Original commit date: Tue Nov 2 01:13:27 2021 +0000
Original commit hash: 40d0a25c31eeb42c25ceadf9353600d8f4f73a9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ce0f1a69aa5b6f02d37b548e494d43c9462e8c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:35 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][14015431039][ADL-P][L1][DDR4] system stuck on Jedec Reset on FB

[Issue]
 MRC fails in JEDEC Reset during Fast flow, with DDR4

[Root cause]
 tCL is zero when restored from MrcSave on the Fast flow.
 MrcSave size optimization in MRC 0.0.3.4 moved Timing array from MrcChannelSave into MrcSaveData, as timings are global.
 The copy from ChannelOut into MrcSaveData was done on all channels, but tCL is only stored on populated channels.
 DDR4 doesn't have ch7, hence the last write clobbered tCL to zero.

[Solution]
 In MrcSaveMCValues, only copy Timing values into MrcSaveData on populated channels.

[Impacted Platform]
 ADL all

Hsd-es-id: 14015431039
Original commit date: Mon Nov 1 14:46:30 2021 -0700
Change-Id: I2857fbe05c5c3dbc5a422080257fa7be2fabf1db
Original commit hash: 8272a548aa19689a13d78c8bd56e18944c1d24a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 2ec55b67048f024ee8cf0e47d0a611368c653664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:33 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] Creating a Software SMI to copy the values from PSTH R_PSTH_PCR_TRPREG0-3 to DMI R_PCH_DMI_PCR_IOT1-4, executed during S3Resume

 - Copying both the high and low registers
 - Creating a new protocol "PchSmiDmiPsthProtocol" to retain the SW SMI specific value across SMM and DXE
 - Executing the SMI before ProcessAllLocks during S3 Resume

Hsd-es-id: 15010116662
Original commit date: Wed Oct 27 10:59:16 2021 -0700
Change-Id: Ic9fa68fc3567e46db7d001a503d584cd82381f2f
Original commit hash: 464c78e450491281e680c061f4b25d585d4c6628

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/IncludePrivate/Protocol/PchSmiDmiPsth.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Smm/PchDmiPsthSmm.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf

================================================================================ 
Commit: b5ae7574c7ba82e62009c99311f9a2c505c25680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:31 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLS GOP V1072

Hsd-es-id: N/A
Original commit date: Wed Oct 27 11:50:43 2021 +0530
Change-Id: I0b233576037872c0f0cf4012dd0a55f28f704acb
Original commit hash: db220e1bd8106c91c3c69ef0e0b36cf0e4598321

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: b7332afd85b44732d5fb9b9d7975abdf35276cd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:29 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2451_00

Hsd-es-id: N/A
Original commit date: Mon Nov 1 08:48:53 2021 -0700
Change-Id: I19c8daf30a9f6d33686f9141c2415f8a5e82cad3
Original commit hash: 3ba2de139cfe7bc4a0cf44ada80035a80f41518d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: edefbfef776ca10f069d4bed4544aa4ae8ee3898 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:27 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Bash: Align behavior with batch file

1. It's redundant code PcdSetupEnable on bash file, the default value
 is "TRUE" on BoardPkgPcdInit.dsc
2. Add reason for the different usage RebaseFspBinBaseAddress.py
between bat and bash

Hsd-es-id: 15010186370
Original commit date: Mon Nov 1 08:32:42 2021 +0800
Change-Id: I8c8579a216b1061ca9c99d34f4f27b15b830414d
Original commit hash: cc8795163bde21fabe659f4faefab099b53c4c55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: 800dab8cd68c347d22b4ff5bedba1a842dee2e72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:26 2021 +0800 
-------------------------------------------------------------------------------- 
[ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps

Hsd-es-id: 16014843643
Original commit date: Fri Oct 1 15:10:13 2021 +0800
Change-Id: Ic025db1a25d1ba3e224e714c455cc5b7b642ac0c
Original commit hash: 65058f73b14cc4d4e92afb8bff806a48de7a2d0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Setup/IccSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: bfe21321e45a3df66726b56c5a4efb269de619c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:23 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.5

(cherry picked from commit 290a00c99402d39758b1120eee17685a91d4008e)

Sun Oct 31 18:10:26 2021 +0000
Original commit date: Sun Oct 31 18:10:26 2021 +0000
Original commit hash: 7a3bb36e7baf3415094270bd4a6abc2dc311e519

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f0776e88d89b2d39400dae663cb94fae718bd738 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:21 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010177579][ADL-P ADL-M | LP4 LP5] Enable DOP Gating in LPMODE2

[Feature Description]
  Enabled the DOP Gating feature in LPMODE2.

[Issue Description]
  RCOMP Timeout in JEDEC Reset during Cold Boot in LP4.

[Resolution]
  Issue root caused MC enabling LPMODE traffic in Cold Boot.
  Fixed by disabling LPMODE2 during JEDEC Reset in Cold Boot.

[Impacted Area]
  ADL-P ADL-M | LP4 LP5

 [Registers impacted]
   MC [x] Phy [x] Both [ ]

Hsd-es-id: 15010177579
Original commit date: Thu Oct 28 19:07:29 2021 +0530
Change-Id: I97a45091bb59aa0a587beac7854807a62b21c3bf
Original commit hash: 196824e1055970d245fecf984f6cce592b0a47fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 054481f6d2692f1570edcb8f20aa201c73f40fb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:19 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.4

(cherry picked from commit 6f119611f7ce97e9d0131dc48c26ff28c0dc7e14)

Sun Oct 31 16:53:07 2021 +0000
Original commit date: Sun Oct 31 16:53:07 2021 +0000
Original commit hash: 259ee38b94153d01900c8ee23a412b09a3f0a176

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c7617e2a03f070a0e4c61f1e238e860438a3250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:17 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][22012131374][ADL-P ADL-M | LP5] Enable LP5 DRAM DCA

[Feature Description]
Enable LP5 DRAM DCA and run it at the end of MRC.

[Resolution]
1. Enable LPDDR5 DRAM DCA for frequency >= 4800.
2. For DDR5 DRAM four phase DCA, need to uncomment out DramDcaFourPhaseTraining (MrcData).
2. Move the MrcTiming from MrcChannelSave to MrcSaveData to reduce the save data size - timings are the same across all channels.
4. Setup item "DRAM DCA Training" is used to enable/disable DCA training.
5. DCA training is running after MrcEarlyReadMprTimingCentering2D and before MrcRxPreSdlDccTraining.
6. After DCA training, it will run the MrcEarlyReadMprTimingCentering2D again after MrcRxPostSdlDccTraining.
7. Run the DCA training at the end of MRC.

[Impacted Area]
 LP5

[Register Impacted]
 DRAM

Hsd-es-id: 22012131374
Original commit date: Mon May 17 23:29:17 2021 +0800
Change-Id: Iddb9d7ff764e7ed80912eb2c9af56917a74d0009
Original commit hash: 5fcb1a2b129c01e8d5dfeca738e51dbd225f3d44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c7721eb21f580403aec42ebbaf76c6875c89a51c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:13 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps"

This reverts commit 7297ee0f2a4fe974d0c04b5b35f4911332b547b4.

(cherry picked from commit ca87a9375ba95443ae3970917c8866b4939d4044)
Original commit date: Mon Nov 8 09:39:38 2021 +0800
Change-Id: Ic867aba1de3fd42ec8c6e5067b3b4dec9b4ac8b7
Original commit hash: 047a6256012ead2744c2823bf803e977a963f33c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Setup/IccSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: afbb44b264521ffa5b2f0814e597eac5bbd935d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:11 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "RPL_A0 production patch 0x00000008"

This reverts commit 83df1ac90e9620f30e533f8e8d2601d5dc14809c.

Mon Nov 8 09:39:24 2021 +0800
Original commit date: Mon Nov 8 09:39:24 2021 +0800
Original commit hash: 97dd18e4d34fdfc41f11a5d6f34682b628d1f7a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5d8db65975bc1995be937e819924080cd207a136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:09 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000008

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Thu Nov 4 10:55:59 2021 +0800
Change-Id: I6b7de78ac78ea2147d52632210113653159ef4b4
Original commit hash: 83df1ac90e9620f30e533f8e8d2601d5dc14809c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 43225b358ca49bc0e3b358efd3ea5d03a593ad1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:07 2021 +0800 
-------------------------------------------------------------------------------- 
[ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps

Hsd-es-id: 16014843643
Original commit date: Fri Oct 1 15:10:13 2021 +0800
Change-Id: Ic025db1a25d1ba3e224e714c455cc5b7b642ac0c
Original commit hash: 7297ee0f2a4fe974d0c04b5b35f4911332b547b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Setup/IccSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: ec13bf881b1986b503ee3f583fbe0e1293e618ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:05 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2447_00

Hsd-es-id: N/A
Original commit date: Sun Oct 31 08:50:44 2021 -0700
Change-Id: I4724befb3ffbd6e04b697f1e93dcc6b1e73963d7
Original commit hash: 95e452e0bd6c81e934e8a168a43ee449db3e1afb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b512bf7d852a94adbbbf46f0631bc64abc88b652 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:02 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.3

(cherry picked from commit 8a8f28dbe215b31a9e65408298639448566541e7)

Sun Oct 31 14:38:55 2021 +0000
Original commit date: Sun Oct 31 14:38:55 2021 +0000
Original commit hash: 93df1ffde074c4cb377bcfdbba7f1795cc656770

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 13c7122a08bff4e23a60fa8b616cc24a4c39bfc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:35:00 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015082080][ADL-P ADL-M | DDR5] Optimized Power Setting for DDR5 2000 on ADLP

[Feature Description]
Optimized Power Setting for DDR5 2000 on ADLP

[Resolution]
Change these registers for ADL-P DDR5 2000G2 from the PHY init stage, and don't run any Rx Bias training @2000G2
  rxbias_cmn_biasicomp = 4
  rxbias_cmn_vrefsel   = 5
  dqsrx_cmn_rxmtailctl = 0
  dqrx_dq*_rxmtailctl  = 0

[Impacted Area]
ADL-P ADL-M DDR5

[Register Impacted]
PHY

Hsd-es-id: 16015082080
Original commit date: Tue Oct 26 12:53:02 2021 +0530
Change-Id: I3d44941e3727f958ea5c8f7793edb560f82f675b
Original commit hash: 5b4ac429eee8e294807db3fc485597d877cf6982

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 69ae85ddd7d9b9432a4bef85cf6f1faad4f51c1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:57 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 30 21:58:47 2021 -0700
Change-Id: Ica803101274be29301f262f147dc0f55647e4f24
Original commit hash: e4640a81d9f41ea3e13b332904639b1e7f303471

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f53682091423bf6d9255afd75a7f64ed6ae2bbfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:54 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2446_00

Hsd-es-id: N/A
Original commit date: Sat Oct 30 08:47:38 2021 -0700
Change-Id: I3a18a6aaefe2f959e81089058cc23231d3b50e76
Original commit hash: 9e9a97232431d5d6e7c9a119f087f297c2602da4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 388e174ed222eb0fe1170e750aee32067f5232bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:52 2021 +0800 
-------------------------------------------------------------------------------- 
Add D3Cold status mask for PS_ON decision

Assert PS_ON#  only when all PCIe AIC devices in CEM Slots are in D3cold

Hsd-es-id: 16015039058
Original commit date: Tue Oct 26 18:04:57 2021 +0800
Change-Id: If1713b0a8231778308f60019a9743c3c64906393
Original commit hash: fa14888c56ceacb5248c987dccdd54db1cef5de4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PsonVeto.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpTbtRtd3.asl

================================================================================ 
Commit: c76e460ac113a1efa00dce39c1db4934c72ce92a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:49 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-SBGA] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (PCIe SLOT_2 Reset/Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 15010165457
Original commit date: Fri Oct 29 12:32:20 2021 -0700
Change-Id: Ib2ae7c0599bd1d0f17c4bd161993032f64043646
Original commit hash: 8df5bbd3f95d4c0c4730ed23cb585f8ed9b19e97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 692931bb2ea2d837b9f0b64baa57840746494782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:45 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] Add xHCI HSII enable option

Adding option to enable HSII if one hsd desire to do so. Using this may
lead to increase in power consumption.

Hsd-es-id: 22013926476
Original commit date: Fri Oct 15 14:14:41 2021 +0200
Change-Id: I68add100e966c59ae6619836ee27fae966c8817c
Original commit hash: eea5fb9a46ff9fc67c7a97086266392dc98a6d6f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c

================================================================================ 
Commit: eeee66a4e14e21401b8ebc38bfd08c7e419305b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:41 2021 +0800 
-------------------------------------------------------------------------------- 
[CVE-2021-33122] Hardening of SpiSmmStub TOCTOU

This is missing change from previous hardening against TOCTOU attacks.
This change properly recalculate buffer offsets for incoming SMM buffers
for operations where such data is needed.

Hsd-es-id: 18018485493
Original commit date: Thu Oct 21 16:25:26 2021 +0200
Change-Id: I7cf7c2c176d7adedd60642a2d957b2fe2e8a0ba2
Original commit hash: a4fe667c2086442b77405216a26d9115075d92f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 8b469c6c42794dbd4c55b7e8bf950d3cd7ac5bc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:39 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2445_00

Hsd-es-id: N/A
Original commit date: Fri Oct 29 08:50:26 2021 -0700
Change-Id: I8081085a21804ce781126354aa9de9252adf2c1e
Original commit hash: b81cfa19038911b306f4c0153a5824b42308405d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: adbbf4559fd37b8413fca197b99f77c9f73f4c88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:36 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.2

(cherry picked from commit e25f8c92e353576719ab44f118e0e065bdf3462c)

Fri Oct 29 12:02:41 2021 +0000
Original commit date: Fri Oct 29 12:02:41 2021 +0000
Original commit hash: 32bb575eeb9552048d4bb405e48040cd7e8257cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4b74e76e25d6f136e641e58501c1c32cedf8ed1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:34 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Disable Lpmode3 and revert idle timer count value.

[Issue/Feature Description]
Disable Lpmode3 and limit lpmode to Lpmode2.
Revert the change of updating the idle timer count to (0xffff).

[Resolution]
Current settings required:
a)Set SpidLowPowerCtl.Bits.selfrefresh_enable = 0 to prevent entering Lpmode3.
b)Revert back the idle timer value (pm_sref_config) to (0x200).

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
MC [X] PHY [] Both []

Hsd-es-id: 16015079058
Original commit date: Thu Oct 28 12:20:27 2021 +0530
Change-Id: I22d94dcd25e9594fe3e65394cc79cdf91161bf30
Original commit hash: 12bdc0afcd2e4ee9358324ee228a270a66257e7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 2f44969819e767a88e67b60fc5d734abeff61bff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:32 2021 +0800 
-------------------------------------------------------------------------------- 
Fix external PolicyCheck build
 - ConfigTdpLevel policy been moved from Postmem to premem.

Hsd-es-id: 16012936585
Original commit date: Fri Oct 29 14:47:46 2021 +0530
Change-Id: I394c1bf406a864c1baaf4049e523de9b59158cd8
Original commit hash: 20b19a33a99341a7a4f01201e84a9d4697c6e995

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h

================================================================================ 
Commit: e401ecb73299f81fc7f7cd5710a616a6ffcb118a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:28 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 29 01:28:56 2021 -0700
Change-Id: I6028fe925532efcd60779c8dfa7bc5835071a4f0
Original commit hash: fcd013b2c72e1e6fc2ec352351f70656e3f028b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 26aae4f2f0b6c2046839e67cbb0627d1e5999d52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:26 2021 +0800 
-------------------------------------------------------------------------------- 
[RPE] :Updated code for clearing all NVM Variables

 -While clearing NVM variable guid is always null,which is returning invalid parameter

 -Added cold reset after ClearNvmVariable for avoid assert in next boot

Hsd-es-id: 16014947221
Original commit date: Tue Oct 26 02:22:44 2021 +0530
Change-Id: I26049c77e894d639cd1364e0411060f75926e7b9
Original commit hash: df7287f531cf10d8e637c3177fe3af8352eb9a41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 558b68962aa806890082bace826ede55ff2b1188 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:24 2021 +0800 
-------------------------------------------------------------------------------- 
FSP BIOS overriding softstraps even though mailbox communication for reading straps was erroneous.

Even if CPU Softstrap read from mailbox fails, BIOS is setting wrong Strap configuration.
Instead these should be skipped if the read fails.

Hsd-es-id: 16014944275
Original commit date: Fri Oct 29 11:28:54 2021 +0530
Change-Id: Id31a3803b9e483ab2de77c58b8f51b35ff7e5c0f
Original commit hash: cfb3d8db8c90cc22635a88537602d1ce54cb1310

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: 59fb94c8abdc36cbbf9ef8a1d14c1053f1d89aa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:22 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] FSP Build date is showing empty in BIOS page under platform information

Problem:
  Recently in Edk2\IntelFsp2Pkg folder, added ExtendedImageRevision and Reserved4
  total 4 Bytes in FSP_INFO_HEADER structure to Adopt FSP 2.3 specification.

Solution:
  1. Currently FspInfo->TimeStamp data was getting from 0x0100 - 0x0108 and we need to shift 4 bytes.
  We should get FspInfo->TimeStamp data from 0x0104 - 0x010C.
  2. Change PcdFspHeaderRevision and PcdFspHeaderSpecVersion since Fsp version is changed.

Hsd-es-id: 15010169227
Original commit date: Thu Oct 28 15:27:23 2021 +0800
Change-Id: I578dce91a7f3596614762e0b46567f2d2308ef9f
Original commit hash: 5fd49f1f01555ae7a2406c168b25a84bd4ad6e9e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dec
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspHeader/FspHeader.aslc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 903f4189c2dee55c246d13a246234896792d3e28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:20 2021 +0800 
-------------------------------------------------------------------------------- 
CpuPowerManagement: [ADL-S] Error Event (ID 35) happens in Windows Event Viewer while Intel Speed Shift (HWP) Technology is disabled - Part2

Fix potential risk for initializing FVID table when P states is less 16 and LPSS

Hsd-es-id: 22013811710
Original commit date: Fri Oct 29 00:26:02 2021 +0800
Change-Id: I1c90ba899b2f32e498bb1392df3e6fdb888a8e16
Original commit hash: bf7e6ce1ce78a2dd40e7ab307b0ab61e900019f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 7b21273bea1a302c35f616e394df9fa8360b1408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:18 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL]: Solved thermal shutdown during memory training with lower PL1.

If cTDP down enabled or PL1 Override (lower vs TDP or higher vs cTDP power)  than for both use cTDP frequency - MSR 649h.

Hsd-es-id: 16012936585
Original commit date: Thu Jul 15 20:28:31 2021 +0800
Change-Id: I27c47b6f5ea911097704605be0d9806a8852067b
Original commit hash: 79fee02f857d2d4166b3f17ea4749a8f78a43f52

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 84cc34a2458540c8fc367aa772e650f11eee30cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:14 2021 +0800 
-------------------------------------------------------------------------------- 
Display Mux- provide _DSM for Gfx drivers to change GPIO for display MUX iGFx/DGx

Hsd-es-id: 22013963718
Original commit date: Thu Jul 29 23:16:52 2021 +0530
Change-Id: I1369174bfe1f63760bc88ff144880da19fcb839c
Original commit hash: 7ae0db52a6a58fa02a1fbdc7658caf7843063cef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDgEdpFeatureHook.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl

================================================================================ 
Commit: 9ee45cccd239a66a9657a3cebdf4672c4ee8b448 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:10 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-S] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 22014014052
Original commit date: Tue Oct 26 16:28:16 2021 +0800
Change-Id: I89066a6c286dae85a4c6eff0a887c38b7405bcc3
Original commit hash: 016ad2b6a56770bfca05716e1df3d5d206ee285b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 76e9ea41304e27b6b4f058a0f77a9826fe019db9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:08 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.1

(cherry picked from commit f887c42ce2b3cd210da20ae90ea9595358c0cedc)

Thu Oct 28 18:14:08 2021 +0000
Original commit date: Thu Oct 28 18:14:08 2021 +0000
Original commit hash: 518510373b3da6f3b223a944a4ebf77772048d8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b382383b3e8d2d080d33fa50a8d1c3833baec132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:06 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][14015412544][ADL-P ADL-M | DDR5][RxFifoChDelay values are too large for DDR5 Gear4]

[Issue]
  Two bytes show very low margin in RDMPR in DDR5 4400 G4.
  This leads to sporadic training failures, mostly in LCT.

[Root cause]
 Initial RxFifoRdEn is too big, leading to FIFO overflow on some bytes.
 The values were tuned to Unmatched Rx, and were not updated once we switched to Matched Rx for DDR5.

[Solution]
 Update RxFifoChDelay_UlxUlt for DDR5 Gear4 to match pre-si values: reduce from 14 to 11 on all channels

[Additional change]
 Speed up CATM for CA Parity disabled case (DDR5 Gear4 only):
  - Reduce SW loop from 16 to 8 iterations
  - Increase CATM coarse step size from 2 to 4

[Impacted Platform]
 ADL-P/M DDR5

Hsd-es-id: 14015412544
Original commit date: Wed Oct 27 17:09:24 2021 -0700
Change-Id: Iae16de89203659b090bf2786cbabfe4e99c6eabb
Original commit hash: a8ba4cef1db8ca744c63eceb919cb5ab19233b1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f9b290721b684eeb8a1f59e7e000962ea8756e98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:03 2021 +0800 
-------------------------------------------------------------------------------- 
PlatformInitAdvanced: Set PcdTpm2InitializationPolicy to skip Tpm2Startup() when BtG already successfully initialized the TPM.

The current implementation is setting the PcdTpmInitializationPolicy
which is only used by the Tcg modules supporting TPM 1.2.

Since Alderlake only supports TPM2.0 BIOS should only configure the
PcdTpm2InitializationPolicy instead.

Hsd-es-id: 22013937010
Original commit date: Thu Oct 28 01:47:56 2021 -0700
Change-Id: I314145e6cc8d49b03a48b02517d98a15e4543162
Original commit hash: dbbfb96d1aa19aaa1ca64273e4ac37915e136bb7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 163c45791db0fc973ed2339c8edfbcb4645348fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:34:01 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2444_00

Hsd-es-id: N/A
Original commit date: Thu Oct 28 08:50:11 2021 -0700
Change-Id: I018f16b32d43598ea277ca8e4d554418fa0489c0
Original commit hash: 04c94b157bc904cdb64b3c4a92c5b224f4c997ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7353a20aa38c277eb4409c9b4a26a60270e2f56b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:59 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][ADL-M AEP] : Add CVF support(port 3) for AEP
Added CVF support in port 3 for AEP

Hsd-es-id: 16015003066
Original commit date: Thu Oct 28 16:29:45 2021 +0530
Change-Id: I8f9bafefd255e64e54b23ec329e71f7938b2ef71
Original commit hash: f0f77ac2d67b886a755bae27039f23f3f8dc328b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: dcaeb86f88717dfdb78e770d89c1927f08ee621a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:55 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 28 01:26:52 2021 -0700
Change-Id: Id96e4cf09c400b3cbb3368fc48dd58f7af46ce1e
Original commit hash: e816c91fb51c09bec9577e1bb3b3a6eefa7ddbfe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 616290caf4bd581711a5652b55241c00a53d3129 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:53 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Fixed pointer issue on 2441 BIOS (Part 2.)

Hsd-es-id: 15010153499
Original commit date: Thu Oct 28 14:01:30 2021 +0800
Change-Id: Ie3a0cf79a737b4925831b5c7c2377bc611ef4335
Original commit hash: 458c4d7b12bbdefc3b6e0e39658d6c8f6ec1b070

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: efe8d3852490c9379c965f3d2eb606092b21bbc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:51 2021 +0800 
-------------------------------------------------------------------------------- 
[NO_HSD][Update ADL MRC version to 0.0.3.0]

Update ADL MRC version to 0.0.3.0

Hsd-es-id: N/A
Original commit date: Wed Oct 27 23:20:02 2021 -0700
Change-Id: Ied0c7cb113980cd9b148c6e190919d368ad1651d
Original commit hash: 1dc4992aa06b8347899e8d2118b8e296fc9f7f2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab96de6e4bcf81d211d2ca51a7fb7abaea4a7f28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:49 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.247

(cherry picked from commit bdbc71bc19a799a4396929914b622c8dc9750d67)

Thu Oct 28 05:57:13 2021 +0000
Original commit date: Thu Oct 28 05:57:13 2021 +0000
Original commit hash: 3a46038da2e3debde5871f7ea90ec53f73456f88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ab04a23c608e71e6ab3f8063c010e836139649e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:47 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010136475][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Minimize and optimize the PBD

[Feature Description]
Minimize and optimize the PBD

[Resolution]
1. Put common PBD to per byte delay.

2. Keep the existing PBD and get the per bit margin for PBD calculation.

3. Add the existing PBD and new PBD together and program to the PBD registers.

[Impacted Area]
RX and TX PBD

[Register Impacted]
PHY

Hsd-es-id: 15010136475
Original commit date: Wed Oct 20 20:15:00 2021 +0800
Change-Id: I8ca6ff87a5ea74bfed7ec30e40271832b1554644
Original commit hash: df0073ffee52115bb3c57f55c76752be925585b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e4a418506c3fc4facf070398069a31e367417557 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:43 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2443_00

Hsd-es-id: N/A
Original commit date: Wed Oct 27 08:48:22 2021 -0700
Change-Id: I88561fd6471aaacd99b6cb3a4807990bf90de0c0
Original commit hash: bc06f774addc6500a0dd5a345a5e4f5bd1584887

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 344c85d172d4225a5e40411ae17540338b724ba7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:41 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Capsule: Need to fix build error with latest Edk2 Downstream/master

Add gEdkiiVariableLockProtocolGuid, because FmpDependencySupportLib.c file use it.

Hsd-es-id: 15010162807
Original commit date: Wed Oct 27 16:36:07 2021 +0800
Change-Id: I640957182d831077c90db4107f69d3a9b2dbb381
Original commit hash: 4eb59c6a993db869129557e06a5733b218b2f119

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDependencySupportLib/FmpDependencySupportLib.inf

================================================================================ 
Commit: 23a6219464076ec436803e825d5e279ca4af3991 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:36 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 27 01:25:03 2021 -0700
Change-Id: I6e4add7109c64b4e9e509de325cc251c96b8c62d
Original commit hash: 57ca8084048d928f3964ca0765ba3e6132855182

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5aa49e87edb384f87879fbb44fc52b3dbced8656 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:32 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP Gop V1041

Hsd-es-id: N/A
Original commit date: Wed Oct 27 11:46:26 2021 +0530
Change-Id: I31cdbf594ade3b88e23cf1030a58d41b65d7cf27
Original commit hash: 1a41f41e09ed4fb60e58f2dec187ef4ed4df60e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: c7d46f03faeced304444f8ebb0378efd51d3b543 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:30 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL/RPL] Enable iRMS by default

Hsd-es-id: 16015006442
Original commit date: Tue Oct 26 19:37:20 2021 +0530
Change-Id: Ia43072f07362268adcdffa9104a4ff110cd726b6
Original commit hash: 65c781526c3891b7d411a7c1c4232d81504bcd5d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 2c003f85ba06d11f41aa229d8352f3971664af61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:28 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] SAGV should disable for 150W

Hsd-es-id: 15010139956
Original commit date: Fri Oct 22 15:09:00 2021 +0800
Change-Id: I771895db2ab5c973235911b2763e2d3e6ad6a45e
Original commit hash: 320cdd82e912575071b48363cab87a4e07a824c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 64506453af8dbad209ce63a9091751d64ef1e394 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:26 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Fixed pointer issue on 2441 BIOS

Hsd-es-id: 15010153499
Original commit date: Tue Oct 26 16:09:36 2021 +0800
Change-Id: I347127202c5d412be8546c99247f7b4769f32b83
Original commit hash: f42c8a11f63c7b75fbf059f8e357e39ee4c6722b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: 8bef3a8c6204ed8d29a29fdf9f712e7a8275c825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:24 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

- Hid Over SPI support
-- New BIOS menus
-- New Policy
-- New ACPI for THC

Hsd-es-id: 14014941665
Original commit date: Tue Sep 14 15:19:08 2021 -0700
Change-Id: I438e8522cba116f7fee8d56da5aba8fa89776641
Original commit hash: eebeea20434f8333694669589eef947eda8405b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PchThcController.hfr
AlderLakePlatSamplePkg/Setup/PchThcStringPool.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/ThcAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/PchLimits.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: b4f71b17ecfd159df3b52c00cdc5b1c4dedbdd0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:18 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.246

(cherry picked from commit a93f30c825febad75b06dc890be20b317979c368)

Tue Oct 26 18:33:35 2021 +0000
Original commit date: Tue Oct 26 18:33:35 2021 +0000
Original commit hash: ccea65713c97d37869716725c25475b54537182f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6eac9de1dde8d6134f8c87579b82b14a4d16bc90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:16 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015056864][ADL-P ADL-M | LP5]Optimize Boot Time for Early Read MPR 2D Training

[Issue/Feature Description]
  Early Read MPR 2D is taking more time during Boot.

[Resolution]
 1. Increase step size in Early Read 2D
 2. Change LowVref to 60 from 20 for Read
 3. Change Early Write2D Min/Max for Write range to -15 - +15 for all Gears

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015056864
Original commit date: Tue Oct 5 12:12:45 2021 +0530
Change-Id: I81461492b24f7e699251067e547d2a94ca32515f
Original commit hash: e82e812bc1d06b56ad84b1aa4da4ea30e0438a00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: a7c494709963d9b0ec993010530183ad0d312089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:14 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2442_00

Hsd-es-id: N/A
Original commit date: Tue Oct 26 08:51:56 2021 -0700
Change-Id: Ifc7274efc1fb1c2f98f68a9a19d2ff42ef9f052c
Original commit hash: a15357f9f27a74905902e008a63ec7cf9f8caa91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c7819904de1f8feea66fe17da0e9c8be60805ee6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:12 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 26 01:28:25 2021 -0700
Change-Id: Ic8e035fd0a08dcbaf7cfcd5d5d8f3f8b7624207b
Original commit hash: dc7ac993f95538d49ce0ef8e2928626654e581d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5e4698212bd69419a0976a3ceabe7d061d4a6769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:10 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.245

(cherry picked from commit 0828fe1cd8374439a467aab23ae0e46296f814ba)

Tue Oct 26 07:26:31 2021 +0000
Original commit date: Tue Oct 26 07:26:31 2021 +0000
Original commit hash: cdbc51798efd1f1472d04cad3266ced99bfeb421

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 80f096cb152035ff08eb3e1c558373cda34e1007 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:08 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015049906][ADL-P ADL-M | LP5] Update Memory Clock in terms of TCK

[Issue/Feature Description]
  Update the Memory Clock in terms of tCK.

[Resolution]
  Convert the Memory clock from WCK to tCK

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015049906
Original commit date: Tue Oct 26 10:57:11 2021 +0530
Change-Id: I81301e392acb3f4e10599be974fc6717d64cafb3
Original commit hash: a45dfec3e9d1f881f06f180f406ef0ead8623560

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a9bb19effc3588eb5a2ffbfc114c92d570ff5737 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:05 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Fix StorageD3 setting base on the Platform/Board type

Force changing StorageD3 from D3Cold to D3Hot should only apply
on ADL-S Desktop platform. Fix the logic.
Using Pcd instead of SetupVolatileData variable.

Hsd-es-id: 15010150223
Original commit date: Tue Oct 26 10:18:20 2021 +0800
Change-Id: I9f6bc09d1b7da763cd6013d1d17ad971604870a2
Original commit hash: 1ad30123aea70e1514c3f7e9d08d7add64432c0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: c998291a1c58698a7a6caa2cd9b99687708cc633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:33:03 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL][CVF] Update new ACPI HWID for Cloverfalls

[RPL] Update new ACPI HWID for Cloverfalls
Cosmetic Changes for Virtual Devices used in CVF USB Mode

Hsd-es-id: 15010140915
Original commit date: Thu Oct 14 14:50:06 2021 +0530
Change-Id: I14d707d52b5427346cc936320c738b8ea20e99ef
Original commit hash: 43155eddfeed814f6b75eecf142cb23759d16f7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/CvfVirtualDevice.asl

================================================================================ 
Commit: 4d784430a94c5f616a3085c00690af4a4b441ade 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:59 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.244

(cherry picked from commit 731e668d7253a06e7712b987599202cba1157779)

Tue Oct 26 03:04:01 2021 +0000
Original commit date: Tue Oct 26 03:04:01 2021 +0000
Original commit hash: b7b8b836827b8785be96d06d37f9cd1d56a3445a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f44fa88d11209ce97801a78b86f1b41ae14bf8a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:58 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/EC: enlarge the ECMD stall time

ECRD read will consume 900us in Linux kernel while consume 2000us in
Windows, stall 20us between ECRD will cause the EC starve to handle
the ECMD in some case, here enlarge the stall time from 20us to 200us
to have the EC had chance to handle the EC command.

Stress test shows with the change, the ASTR issue will not reprudce.

Hsd-es-id: 1509862869
Original commit date: Thu Oct 21 22:50:38 2021 +0800
Change-Id: I121eba9a45367dd9d3a6fb025568f9a829dcc240
Original commit hash: 69ff8930de0d2e8ab1f5ea5de8ac7e4616659bbc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: a9fa894b68af5d49082f0b480ba1d113ba160c77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:56 2021 +0800 
-------------------------------------------------------------------------------- 
[change_request][ADL-S ADL-P ADL-M | DDR5 DDR4 LP4 LP5] Add support for LP5 to CalcRxDqOdtAverageByteImpedance and update ReadODT training

[Feature Description]
 - Add support for Lp5 to CalcRxDqOdtAverageByteImpedance
 - Merge code of ReadODT training to official MRC from EV

[Resolution]
CalcRxDqOdtAverageByteImpedance should use this formula:
Adl mobile will always be in OdtModeVss.
DQ, DQS, ODT Ron Groups (DQ Tx Type):
    Vref_pupcode = 192 * Rext / (Rext + Rtarg_pup)
Since the pulldown strength is relative to the pullup strength, the Vref/Vsupply ratio is always 0.5.
Vref_pdncode = 192 * 0.5 = 96

[Impacted Area]:
ADL-S ADL-P ADL-M DDR5 DDR4 LP5 LP4

[Registers impacted]
  MC [] PHY [] Both []

intrnal only:

Hsd-es-id: 1309188951
Original commit date: Thu Oct 14 14:27:22 2021 +0530
Change-Id: Ie52180ad0e6a034f76b152439f61677181e293e4
Original commit hash: 6d344a513884026cf3d5cabdc4ad12035f0d6efb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: bf56dca7f838a2ad607c3bb6ef026213f9587dbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:51 2021 +0800 
-------------------------------------------------------------------------------- 
TXT/AlderLakePlatSamplePkg: [ADL] DprSize of CpuSetup maybe always grayout

Resolution:
In CpuSetup.hfr, CPU_SETUP.DprSize is grayout by NOT ideqval CPU_SETUP.ActiveCoreCount == 0.
Please also check CPU_SETUP.ActiveCoreCount.
It will be grayout when Txt == 1 and its default value is 0xFF.
We should change to "OR NOT ideqval CPU_SETUP.ActiveCoreCount == 0xFF" for DprSize.

And as there is no dependency between HT(hyper-threading) and TXT,
setup file is updated to remove this dependency.

Hsd-es-id: 15010122979
Original commit date: Wed Oct 20 18:13:29 2021 +0800
Change-Id: I4afd6b0bddd38f8ae5852991ba7db5c6b5d6e72e
Original commit hash: d6ea821428944e4fa1e1dd67c7575fdc64ebe84f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 3935d7e5b381eadb1acc52058a0362976cf762fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:49 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.243

(cherry picked from commit adfbd6191374a5f063fe4fd481dc75e68bdfa454)

Mon Oct 25 23:50:55 2021 +0000
Original commit date: Mon Oct 25 23:50:55 2021 +0000
Original commit hash: 03d7e9e6963973252fe4e353518285d60021e8a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5791bb6f03fc7c8b190d3b897f65c6935cc3314d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:47 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015047300][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Update BwSel Calibration threshold value to 2

[Issue/Feature Description]
  LdoFFCodeLockCalibration fails on few parts at low frequencies with current 'software closed loop BwSel threshold' value of 4.

[Resolution]
  Reduced 'software closed loop BwSel threshold' value to 2.

[Other changes]
  Fix 'Outputs->MemoryClock' value in McFrequencySet to reflect right Memory Clock Speed.

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: 16015047300
Original commit date: Mon Oct 25 22:10:41 2021 +0530
Change-Id: I9c2d128f92c95d1b3524a95cd377f306a088ea50
Original commit hash: 7e24f6bc59789a80a68b526d5d0cd2fef49889cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 53699ed0abbfc62e7b1ad11382f8333ba0281f24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:43 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2441_00

Hsd-es-id: N/A
Original commit date: Mon Oct 25 08:49:36 2021 -0700
Change-Id: Ibe646a8171ff9129f9627340e7241b77bfd19601
Original commit hash: 97c0c3abf871705838385017aa5cd5dd5200f914

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 280f0e9e97642b9b721b97d58e458855d4747ecd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:41 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.242

(cherry picked from commit 0f883f23a054aad6c57e93dab5b1370be0c7b2a1)

Mon Oct 25 08:55:41 2021 +0000
Original commit date: Mon Oct 25 08:55:41 2021 +0000
Original commit hash: 8a2f4814b046638512777530fbb344853d4bb3c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ad6a228008998930eccbe28d569b01140de39c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:39 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][CVF] Added USB Port support for CVF USB Config

Added USB Port support for CVF USB config
Cosmetic change for ADL-P

Hsd-es-id: 16015039169
Original commit date: Tue Oct 19 23:50:59 2021 +0530
Change-Id: I3e05109edd2fb8a644c7f438d8d300aeae7f1cfa
Original commit hash: 7874d7d1c26ccf5bd052f24ded3cca9c0ec79d5f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: bf276e266003874eb96cca9325adcd70d0b6ea1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:37 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 25 01:24:58 2021 -0700
Change-Id: I28801244e57cee797e86b2d88109d2347c077211
Original commit hash: 1d6c811c229a169dcfd501b2a3e7dbefacf1a7cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a0ad80d728288a7e650fac954f1efcd14ae35105 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:35 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010149123][ADL-S ADL-P ADL-M | LP5] Use default DQS DCC value if the eye width is 0

[Feature Description]
Use default DQS DCC value if the eye width is 0

[Resolution]
Use default DQS DCC value if the eye width is 0

[Impacted Area]
DCC, WrT

[Register Impacted]
PHY

Hsd-es-id: 15010149123
Original commit date: Thu Oct 14 22:11:52 2021 +0800
Change-Id: I8e65d907391c9c30ddd8990f3b26b3c85d4d9cd4
Original commit hash: 5da33dcc831b14a6064ac6202ea2cc31ccff208d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 09d9dcfaaddc9fe30f1c21290df71eef9ad7b8c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:33 2021 +0800 
-------------------------------------------------------------------------------- 
Fix SLE issue

Hsd-es-id: 16014975243
Original commit date: Mon Oct 25 12:28:00 2021 +0530
Change-Id: I6378c903a07c767658f40e9fa8986d6dac5d1cfc
Original commit hash: 0894e6769cdf4ad2d415931402fc47d70de8428b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/AdditionalDisableSteps.c

================================================================================ 
Commit: 65c36224464798a9dba3842c7681c1e69fcccb32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:31 2021 +0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]on disabling PCIe root port with device connected , controller will not power gated after G3 blocking S0ix

Updated the function disable flow according to the latest bios writers guide recommendation.

Hsd-es-id: 22013966715
Original commit date: Tue Oct 12 14:56:25 2021 -0700
Change-Id: Ia2486f8319e13112a474a52381bf001f66469057
Original commit hash: 3ca513fdf40420b4b6d01526d9d49e0cf448eb8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 5799bceb7d2851c873501855ba90a01409fc6140 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:29 2021 +0800 
-------------------------------------------------------------------------------- 
DGR:[ADL] Changes to access SUPOVER_STATE_LOCK MSR only for VPRO

Modified code to access SUPOVER_STATE_LOCK MSR only for VPRO.

Hsd-es-id: 16014994929
Original commit date: Fri Oct 22 13:17:10 2021 +0530
Change-Id: I85ef61eda2569ed6833948e8aa7b52549ab8b004
Original commit hash: 3c244b56f427def892f81fa1ebee207900d6dcf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: f263b65e989e0362a61c72a0611da0230cb2a031 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:27 2021 +0800 
-------------------------------------------------------------------------------- 
GGC change for TXT issue

Hsd-es-id: 16014975243
Original commit date: Fri Oct 22 21:25:19 2021 +0530
Change-Id: I48db763e63651044081d5106e96ea394a638d599
Original commit hash: 2c2e851adbe4e4c38dd9a32b52dd64e1b6e4f032

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/AdditionalDisableSteps.c

================================================================================ 
Commit: 48a12d045b5f7d68d442bbfada04b9b8ade7818e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:25 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.241

(cherry picked from commit 464b7193a5720d030c07aa8aafda161f72dc0c67)

Sun Oct 24 17:09:51 2021 +0000
Original commit date: Sun Oct 24 17:09:51 2021 +0000
Original commit hash: 0a7c605b9e1d140bb8819317495ed21641556d7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2626b1bd52fe07be449276010ed73ce198332f09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:23 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015035826][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Disable opportunistic self-refresh for ADL-P memory techs.

[Issue/Feature Description]
Disable opportunistic SR for ADL-P/M across all mem techs.

[Resolution]
Disabling opportunistic self refresh by:
a) Set SpidLowPowerCtl.Bits.selfrefresh_enable = 0;
b) Set SELF_REFRESH_IDLE_COUNT as (0xffff)

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
MC

Hsd-es-id: 16015035826
Original commit date: Sun Oct 24 17:10:08 2021 +0530
Change-Id: I35975d6c1ad6b65c300c177d521fb88ebf73067e
Original commit hash: 1bf3a6ea5a8e7face9731d32d5d7ae5d54739295

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: c593618d25dc58f623e5f3ef6a02782df4dbdeeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:21 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2437_00

Hsd-es-id: N/A
Original commit date: Sun Oct 24 08:47:28 2021 -0700
Change-Id: I1c698dc0d16070e526c29627f89ea9dd2ea1e2f0
Original commit hash: 1cf016c42706446c653c06cabaa89f2c9ffff2ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 05283e20b1311144eccad7cc0246378083648b4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:19 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.240

(cherry picked from commit b1e854fc0de031e51d5fa855fa0e23922c4090a5)

Sun Oct 24 09:46:15 2021 +0000
Original commit date: Sun Oct 24 09:46:15 2021 +0000
Original commit hash: 57a1dd7bbdfb4f9afc29cd656205e262882e4efb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b0848d772849c33c5fae5dd6567d8d9ca91b0d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:17 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration""

[Issue/Feature Description]
  This reverts commit 8deafc727ad6146969d16c3323dba841e1a109bf  https://git-amr-7.devtools.intel.com/gerrit/#/c/155541/.
  The change was reverted in 2.229, but later, FV showed it's not caused by this change, so, add it back.
  LdoFFCodeLockCalibration fails on few parts at low frequencies with fixed VdllTargetDacCodes.

[Resolution]
- Implemented new Bandwidth Selection Calibration algorithm which sweeps VdllTargetDacCode and runs
  Bandwidth Selection Calibration until BwSel values are converged above threshold value.
- LP4 LowFrequency switch frequency is changed to 1600-Gear1 from 1067-Gear1.
- Reverted 'Dll Weaklock Control' register settings done as part of v0.0.2.144

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: NA
Original commit date: Sat Oct 23 23:52:42 2021 -0700
Change-Id: I7a3ab6030716a6efd34b2a15978331d21e4f4f44
Original commit hash: 8cf0ff22c6c5d478e82b2797ac5f486404d6c6d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ff4d6b79eeeee400b890890be795082f6375332a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:13 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 24 01:24:06 2021 -0700
Change-Id: I7d47d25e785088f00fef81dcafbd92da08009dc7
Original commit hash: cdbb8c9bce00bbb1ccdb03f7a18969b2ecd358e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0abdeeae7a6e43de7d7991f9cd1aeda94402c831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:11 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.239

(cherry picked from commit 651fd9c38be0a218c58722032320f99d6584f1fa)

Sun Oct 24 05:38:25 2021 +0000
Original commit date: Sun Oct 24 05:38:25 2021 +0000
Original commit hash: dd44c34bf897393a94bbbb40506ba89c052ffd3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f8a6d1579ca392f64f2bacf955b22fe419e83e5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:09 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-P ADL-M | LP5] MRC RPQ and CAS Clubbing Configuration Change for all LPDDR5 SKUs.

[Issue/Feature Description]
Configuration changes for following MC scheduling features to be done as per PTP team's recommendation.
1) RPQ Request Merging
2) CAS Clubbing

[Resolution]
mc_scheduler_mem_sb.merge_req_reads_pq_0_0_0_mchbar.enable_rpq_req_merge = 0
mc_scheduler_mem_sb.sched_second_cbit_0_0_0_mchbar.disable_cas_clubbing  = 1

[Impacted Area]
LPDDR5

Registers Impacted:
MC [x] Phy [] Both []

Hsd-es-id: 16015017766
Original commit date: Thu Oct 21 13:15:12 2021 +0530
Change-Id: I4a9a3cb3bd6fd6317df3f7549ca92a1f48a2aa27
Original commit hash: 97b9862e170c30b6f37ed93275e74927c79b92b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 70b8fcf3f3f41e0e6a4e552d10ac9340296943d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:05 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.238

(cherry picked from commit d79f4ed0858590582da129792f1eb17859fd40f0)

Sat Oct 23 17:24:14 2021 +0000
Original commit date: Sat Oct 23 17:24:14 2021 +0000
Original commit hash: 34392dcc1dd7abaa2311d169329bb9d9b8611791

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f1b03200993a9bdf8ecd84ec386c22f7d37a4068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:03 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015034159][ADL-P | DDR5] Tune Clock Alignment for 4400 Gear4 also Disable CA parity mode for CATM on Gear4

Issue:
 Two bytes show very low margin in RDMPR at 4400 G4.
 This leads to sporadic training failures, mostly in LCT.

Root cause:
 CA bus seems to be unstable at 4400 G4 with the current CCC clkalign settings

Solution:
 Change CCC_CLKALIGNCTL1.clkalignd0piclkpicodeoffset from 0 to 128 for DDR5 4400 G4 only.
 Additional change -- disable Ca parity mode for CATM on Gear4

Hsd-es-id: 16015034159
Original commit date: Fri Oct 22 22:13:10 2021 -0700
Change-Id: I147be7487848e8dfc263317556bbc1591c88ad9f
Original commit hash: e4e8786c694c9f9fa48a95e9151c4182acb8d8b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 997e3ea95e58cceb8f2d0d184a79b8394640f53b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:32:00 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2436_00

Hsd-es-id: N/A
Original commit date: Sat Oct 23 08:50:11 2021 -0700
Change-Id: I9efda3210286bbd5d434081c95089e168a838268
Original commit hash: 42921268826186565a815ea9c5988e6ca4f6dda5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 94074d7ff555f82c18e751e047093044f4a1fdb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:58 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 23 01:24:23 2021 -0700
Change-Id: I222535acceef1bfcd152c100696faeabddada3e9
Original commit hash: ae9d0c5333b6b8255b30d0df5b97bd185d338f87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 468467f74a001d1da5cee0e98b3e8e403c843d9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:55 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2435_01

Hsd-es-id: N/A
Original commit date: Fri Oct 22 08:50:17 2021 -0700
Change-Id: I22c91a11333732c44608df81a7bb9f8868b19bc9
Original commit hash: 95215725be177774fb15172f67d76f5cba9f5c73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f5d7ea8ac5fd274f7755a64ba52f9aab81941208 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:53 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000006

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Thu Oct 21 23:13:41 2021 +0800
Change-Id: Id01f2ee8a37f07c46da61a01e3ddb95d1adef626
Original commit hash: dcb1e5b91154297d6f15fac4bdc0d9d99c5b93c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 91e2469ef6ed06c5366a79e642f2280273a20142 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:51 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-M] Enable Closed Lid WoV with lighting support

Adding bios support for default enabling of Closed Lid WoV
with lighting support.

Hsd-es-id: 16015017084
Original commit date: Thu Oct 21 22:09:24 2021 +0530
Change-Id: Ife664b4c7f35279dfcca6557dfa9df292f728ae3
Original commit hash: eae308769d8cb8a2a60a868b5485f90524ea7e75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 5912545262acd8816404dc390de554d5f75559ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:49 2021 +0800 
-------------------------------------------------------------------------------- 
[TCSS] Declare _UPC and _PLD in TCSS XHCI HS01 port

Declare _UPC and _PLD in TCSS XHCI HS01 port as not visible and not connectable because HS01 port is actually not functional.

Hsd-es-id: 16015013840
Original commit date: Thu Oct 21 13:57:09 2021 +0800
Change-Id: I9a3913305e77094e2e26f56c8d8444231e425c4d
Original commit hash: 785618fb6689acf77fdaa65df69ca4b277fb8466

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 2410aca882231aafe5efb64abbb3f8218531a8f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:47 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2435_00

Hsd-es-id: N/A
Original commit date: Fri Oct 22 02:54:11 2021 -0700
Change-Id: I8c424a235683b8e6647452a885fae4f0e7b96e09
Original commit hash: 636597223764b810a52a738cd2e913b1fa562e87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a4c678e3825588842ae1084101eb396fa163f873 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:45 2021 +0800 
-------------------------------------------------------------------------------- 
PlatformPkg/RPE: Without Erasing SATA SSD, SUT is Booting to OS directly when triggered with Real mode.
PlatformPkg/RPE: Report BIOS status is not correct in AMT_86 of PETS test case.

Issue: 1. SATA frozen bit is set, and board doesn't assign sata power pin to power off sata due to it requires HW reworked.
       2. BIOS report success status even SSD authentication failed.
Solution: 1. Remove storage device gpio power pin assert/de-assert code since it is very board specific change.
             Provide a SecureEraseHook to skip G3 cycle if OEM has method to reset storage device power.
          2. Directly return Access Denied when OPAL password authentication failed, and update BIOS status based on the result.

Original commit date: Fri Oct 8 17:35:24 2021 +0800
Change-Id: I878982917302c8995bb98b227bd438a6b087dec4
Original commit hash: 1da129fe97cdd1e08025ff86d811995b23151ab5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Include/Protocol/SecureEraseHook.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/OpalSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 4d3e54099a5d502845a66dde70c251ce927be043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:42 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 22 01:24:07 2021 -0700
Change-Id: I4e7739688a8e37d95e65a485fd8316a09d37ec28
Original commit hash: e44860fdfaea99dc180dab921f91b3101243ae00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e32220be83cbec5961437bfa1427fcaab7eb62c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:40 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Support Multiple FwUpdateLib in single BIOS

[Description]
In single BIOS support different generation ME FWU Update.
To differentiate ME SKU/generation using different GUID.

[Change]
1. Generate the four GUIDs for different generation or sku
   - Lp_Cons : 1AD8F003-222E-4FD3-A9D1-B247A0215D9B
   - H-Cons  : D9083D94-44EB-4846-9BDE-319E6E51C481
   - Lp-Corp : 79EFDF41-DF5E-448A-BAAD-7EEBD5513DC1
   - H-Corp  : EF669ACB-AA19-4698-A0EF-5BC4D13716FC
2. Identify PCH type in PlatformInitAdvanced to install specific GUID
3. Add the FWUpdate library different version for different generation
4. MeFwuDxe: FwUpdateLib instance for different generation
   - Produce the gMeFwuProtocolGuid
   - Only one instance in a platform
5. FwuOnProtocl: Wrapper to locate correct FwUpdateLib instance
6. Upgrade the FwUpdateLib to 16.0.15.1545

Hsd-es-id: 15010117663
Original commit date: Wed Oct 20 23:18:02 2021 +0800
Change-Id: I6d3e2b1f76943fca2a6633a5bfd805ee6a3750f4
Original commit hash: 0329b8fe13fa431afac22b3d57d56994f8ffc3cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Protocol/MeFirmwareUpdate.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen16Dxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen17Dxe.inf
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 6096320fcfd58ca97e891b6465eccb63f3e1e20b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:35 2021 +0800 
-------------------------------------------------------------------------------- 
Fix the issue PMAX device option not expose in ADL-SBGA DDR5

Previous condition check - "#if FixedPcdGetBool (PcdAdlLpSupport) == 1"
exclude SBGA platform, which DDR5 board is also designed with battery

Hsd-es-id: 15010088265
Original commit date: Sun Oct 17 10:23:33 2021 +0800
Change-Id: I15eb02bc6b1c90caf4412f3c7fc54be8c89c90b1
Original commit hash: addeb0c6b26b88d8208d678d3cd8f01b8caea206

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: a44727e7b23110b5b695ba79facb6b506fcca09f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:33 2021 +0800 
-------------------------------------------------------------------------------- 
BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry.

BIOS have to configure dTBT CIO_PWR_EN GPIO and dTBT SLOT_RESET GPIO as
 Host_Deep_Rst to prevent glitches happens due to restore of GPIO config
 to default value during Sx and reset cycle as GPIO were configure as
 Platform_Reset.
Now as BIOS is programming these GPIO as Host_Deep_Rst, so its value
 will remain same even after Sx and Reset Cycle. Which means last value
 of dTBT was OFF state will still be mentained even after reset/S3/S4
 Cycle. So now BIOS have to take care of dTBT GPIO ON processes manully.
 Which mean enabling those GPIO during BIOS boot phase. In this case
 BIOS has to add 10ms delay between dTBT CIO Power GPIO Enable and dTBT
 SLOT Reset GPIO enable to follow dTBT BWG requirement.

Hsd-es-id: 16014877758
Original commit date: Fri Oct 8 13:16:43 2021 +0530
Change-Id: Ic313837f1c23591b69b0cd27f03fbb40b5acc07c
Original commit hash: 335db7cab8add34e8de4d5cc6283a1299868fba4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: 1aab0062495fee29c7ef725250e7714da3417d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:31 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (PCIe SLOT_2 Reset/Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 22013819456
Original commit date: Tue Oct 12 12:18:32 2021 -0700
Change-Id: Ifc24949cecdf0ad3f6d16ae9e3f649d654ccc7aa
Original commit hash: ce7d722b805468ae2e371ba44fb515a46d6e1c9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc

================================================================================ 
Commit: 157ac1aac28d87eeb8cd9c13ddd371e03f415828 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:26 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] CpuPcieWaitForHwEqDone() will always time out when using more than one CPU PCIe Root Port

Hsd-es-id: 22013671260
Original commit date: Tue Oct 12 19:52:18 2021 +0530
Change-Id: I250a39d154ce30c437d08c6e0eb7e9990d267764
Original commit hash: 7d7f64b85c3e0113211835805e494b142d9c7ac1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 26784bf618593021b834dcd61a21463e5646eed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:24 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2434_00

Hsd-es-id: N/A
Original commit date: Thu Oct 21 08:49:41 2021 -0700
Change-Id: I3eacc138b94db0159b0d3d30cde7c796fcaaf3d6
Original commit hash: eb5b645fe5f3f4730f3233251726c9d83d648303

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cb294081555c6f768189541440a5a6e5764b951c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:22 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL] PS2 Keyboard option must be disabled by default in desktop

Setting PS2 Keyboard disabled by default in setup options in all desktop skus except when game mode is enabled.

Hsd-es-id: 22013741455
Original commit date: Tue Oct 12 17:25:17 2021 +0800
Change-Id: I13baa8ccf5dadd02e3a2a424f3c15a513125d820
Original commit hash: 399a51c079e48bc29a10c4e615a20a548d10a24f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 8846e0f96f396fc616979dac5a668a454416492e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:19 2021 +0800 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000015

Hsd-es-id: N/A
Original commit date: Thu Oct 21 11:57:54 2021 +0530
Change-Id: I2d6e57876bd4ea9ad2800afb46036b829c13502b
Original commit hash: 06eb8372885cfd04845f980fb9881dd5664086d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1112de454f673def0f95da7efeb8685325f30097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:17 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x0000030e

Hsd-es-id: NA
Original commit date: Thu Oct 21 14:11:16 2021 +0530
Change-Id: Id03e559b0a201eaa47e5fad11ce9fef91429340c
Original commit hash: 2ae31e45a016b26845e42e99ce9f70cebd6302e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d670e04e9450e4fc2ee5c6b18e38ebf2a8724290 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:14 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 21 01:24:28 2021 -0700
Change-Id: Ibdadb13154fc02f44a82c7aa2609ff36ed8d7a66
Original commit hash: 9ce5436339b9947135195bc0a98cb6444328be66

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 07417d05a7b15468e38436dbe755a066ecc76c9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:10 2021 +0800 
-------------------------------------------------------------------------------- 
Change in Per Core Disable Implementation.

Read the Core enable BitMask from PCODE and update the Setup information accordingly.

Hsd-es-id: 22013977020
Original commit date: Fri Oct 8 15:40:01 2021 -0700
Change-Id: Ie568705a872b4ac055dd341e5cb8d1745f1de742
Original commit hash: 47e6f9796e0473fe387e8d3e6795f95821af7f03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 4b757d60d01f06b29be2c9766f12a9a67d7d852f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:07 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] add the definition of "all" in capsule build readme and revise capsulebuild.bat accordingly.

Hsd-es-id: N/A
Original commit date: Tue Oct 19 09:22:40 2021 +0800
Change-Id: Id57bfd3a45663ef1d30a2713ba4c68f6c141a626
Original commit hash: e57df03bf38e7d879bf0c88f8bce72c8f3d9360f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: a602942b8663ca4ae7563c4961258ed4dc75c265 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:05 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2433_00

Hsd-es-id: N/A
Original commit date: Wed Oct 20 08:48:23 2021 -0700
Change-Id: I174cf01c71bffca2d88426898c067d23d6a24f7e
Original commit hash: 76f05f19ab61655e1b86d1304ea9457b9a2503a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 36addedd33cced64c80f8ba5da47e1a33fce6d24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:03 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.237

(cherry picked from commit 4728fc28345a6448ba2cb77bf89e15b6ffa639a7)

Wed Oct 20 14:53:01 2021 +0000
Original commit date: Wed Oct 20 14:53:01 2021 +0000
Original commit hash: 2ac22fe3429eecb36187f9f884d6f760a75c615f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5afa4e365d2b61da3a5de1484ad954fd7f212b1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:31:01 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010120607][ADL-S ADL-P ADL-M | DDR5] Boot time reduction-skip Tx DQS DCC training for freq < 3200

[Feature Description]
1. Boot time reduction-skip Tx DQS DCC training for freq < 3200 when the DIMM configuration is not mixed

[Resolution]
1. Don't run Tx DQS DCC training for freq < 3200 when the DIMM configuration is not mixed.

[Impacted Area]
PHY DCC

[Register Impacted]
PHY

Hsd-es-id: 15010120607
Original commit date: Wed Sep 29 01:30:18 2021 +0800
Change-Id: I8209953e2f518962f639005e6742581c3d9ea153
Original commit hash: 6d9a14815dcee78dc79e5649a612be0d237a3ed1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 3ce68f1eae3ee9913e3131f557e43c950bff2ade 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:59 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][RPE] :Perform coldreset after Reload BIOS Golden Config Action

 -SUT is getting hung at PC 0xA5F with TXT enable and bios reload golden config flow

 -Perform cold reset instead of warm reset as TXT requires a full power cycle

Hsd-es-id: 16014822580, 16014883051
Original commit date: Wed Oct 13 11:46:27 2021 +0530
Change-Id: I75bded4986a212372533f1a275352410360b2bb1
Original commit hash: 26d244b4615ab5e6f31610cf8625caa5442f22c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: c216db58a32550a00e7e282810320bf9dfe9a595 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:57 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 20 01:22:53 2021 -0700
Change-Id: Ic89d95516cabc89bc29ffada7b646c9a8bb02b63
Original commit hash: c0f4bd71e288eca8a753a29e15a3ebe6714cedde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 227a22b10655586a49e0f835b1f3407b931256b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:55 2021 +0800 
-------------------------------------------------------------------------------- 
PowerManagement: [ADLS] Error Event (ID 35) happens in Windows Event Viewer while Intel Speed Shift (HWP) Technology is disabled

Fix the Fvid Table for EIST

Hsd-es-id: 22013811710
Original commit date: Wed Oct 20 00:21:46 2021 +0800
Change-Id: I2704d162d0c6f70855039a088b2029777c656384
Original commit hash: 01e390f0541c93dc486d3256dd173d77355236dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 7b78e9e942e52751dd97b2af09e0c1af8d7e488f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:53 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch: Remove Pch.asl

Pch.asl don't have self build ability.
For related build verify can be taken care by PchSelfTestDsdt.asl, so remove it on inf file
to unlock ClientOneSiliconPkg build failure.

Hsd-es-id: 22013786398
Original commit date: Mon Oct 18 11:08:07 2021 +0800
Change-Id: I8c896bec1a91611e7208914a2652e5740c6db0a7
Original commit hash: 6a665d0806298caf94fe525423445e2b2bff576c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchAcpiTablesSelfTest.inf

================================================================================ 
Commit: 814f099a9cebf823020addd5fc9ff2bb798db26e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:51 2021 +0800 
-------------------------------------------------------------------------------- 
BIOS to send Go2Sx on all S5 and WarmReset entries.

For all Maple Ridge (MR) applied to ADL and onward platform - BIOS shall
 send Go2Sx command on all Sx entries (including S5) and Reset.

Hsd-es-id: 1509804606
Original commit date: Fri Aug 27 13:39:56 2021 +0530
Change-Id: If9e718401d0a04447e6993b54e939714509f56e1
Original commit hash: 216543d502681755740fe2e7c754c1f09d4d8156

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: dd80c29c520cf2f6e26b14ef48364317521f16d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:49 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.236

(cherry picked from commit 1b07fe7fecf26978cbb31452eafcf3eaafdf735f)

Tue Oct 19 16:25:01 2021 +0000
Original commit date: Tue Oct 19 16:25:01 2021 +0000
Original commit hash: 854de089d3d4ab85450e7eb5879ebc55d13e6724

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12742809ca77e91cd6695115f1915660ed15e1a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:47 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014992554][ADL-P ADL-M | LP5] Enable Dynamic Pi Clock Gating

[Feature]
  Enable Dynamic Clock PI Gating feature for power saving in Idle mode.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014992554
Original commit date: Tue Oct 19 19:06:21 2021 +0530
Change-Id: I48b07ca30dfadd7c9f39eb39bbea505b7a3bb6a9
Original commit hash: 682812b2594802b961157aa1d7b53a49129d345b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: d7d24c731396aee7481ac22ec909b815d6fe3441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:45 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2432_00

Hsd-es-id: N/A
Original commit date: Tue Oct 19 08:50:30 2021 -0700
Change-Id: I0b755b3292aaa6c6b993fb015bfe9669580c943a
Original commit hash: ce6b00cc1227e8ad13bcc582858720108aa06f58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e8ba6450bce67ba09d1a86dc4ac5bed5456f1108 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:43 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Change default IA SVID Slow slew ratio to Fast/2
 - Performance improvement through C-state/GV latencies reduction.
 - Setting default Slow Slew Rate to Fast/2 for mobile segments as well.

Hsd-es-id: 16014988804
Original commit date: Tue Oct 19 15:15:57 2021 +0530
Change-Id: I8b706ecade9dc6a77c1a98f3fa862f462b732f2d
Original commit hash: 0993d291447163c34ae87f69fc0bbc970a4d2242

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 6a827d114eea1b9f3de92b31df08f25a4f35a197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:39 2021 +0800 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000014

Hsd-es-id: NA
Original commit date: Tue Oct 19 11:15:13 2021 +0530
Change-Id: I8e2b3d3402c0b81f879d34b3e925e602135f1b40
Original commit hash: 5dd450b3dbe2ee1e97a479dfc1bdf6aded223065

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2139d8ed3d96a1ccab61a0fba9b3862bb93ce831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:37 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-P/ADL-M] Modify Cam1 and Cam2 connector gpio setting to GpioOutDefault.

CRD G3 card LEDs are glowing despite all Control Logics and Camera links are disabled.
To fix it, modify gpio OutputState from GpioOutHigh to GpioOutDefault.

Hsd-es-id: 16014926208
Original commit date: Tue Sep 7 14:54:08 2021 +0800
Change-Id: I1d84b9c1fc39ed3f9384f283fe7696bfec0e354d
Original commit hash: 85085668f7feb70a2c1c2efbce9a76b77ce64b1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: c08cd16b5a2b3f1cac8ba8cbdef3876a5466991d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:35 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 19 01:32:23 2021 -0700
Change-Id: Iaa8110e91813806d40d4f1393cb4ce908134de6d
Original commit hash: cd41bbd1d54c2304ac5bb43d47e56b436161e38a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e8f5199cd65ebbbc898f4b57c14ca68addc2b2e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:33 2021 +0800 
-------------------------------------------------------------------------------- 
[CVE-2021-33122] Hardening of SpiSmmStub TOCTOU

Hardened SMI handler against TOCTOU attack. Copied data from the Commbuffer
into the SMRAM and used the copied data throughout buffer check and
the operation. It is an update for AlderLake.

Hsd-es-id: 18018485493
Original commit date: Wed Sep 29 14:54:47 2021 +0200
Change-Id: I4011501189307e6556157f22d40d4e58c1f21f7e
Original commit hash: e4ae8d0c91b5dc6a694dcb98ff1ed5b2dfd63c5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 0fc659685caadd1c5df36e3bf01ae70de66bdb70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:31 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/PlatformVTd: Restore VTd BAR register after Check

If VTd is disabled, it is no need to check VTd Bar support state.
If VTd is enabled, VTd BAR register should restore to provious value after
 check the enable bit.

Hsd-es-id: 15010067013
Original commit date: Tue Sep 28 14:57:55 2021 +0800
Change-Id: Ica46d494fe6509583d39c3f0ac0c060f08bdc6ba
Original commit hash: 5d7090c631ada77c14966efd11268e2dd7fb3f68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c

================================================================================ 
Commit: d106a862c875b88df7bdbfb6073b4fb1923d586e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:29 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-M R0 Production patchID 0x0000040e

Hsd-es-id: NA
Original commit date: Tue Oct 19 09:58:51 2021 +0530
Change-Id: I0fec8d66eb08b91ffb377b01ca5dcff1401a26e0
Original commit hash: 12567beffb3642334734bc5891d54a249a62c5b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 64f2274a074ce7e9273de89bc2b0900336f53807 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:26 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.235

(cherry picked from commit 976a8d0263a7c1e01e81485f2093d5fe0e787f6a)

Mon Oct 18 17:45:21 2021 +0000
Original commit date: Mon Oct 18 17:45:21 2021 +0000
Original commit hash: 137bd185d782d8ec4df7a830af9aff8713c021a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b1c5122a67ca73c50134111b86f30dde2a5bf66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:24 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][16014976617][ADL-P ADL-M | LP4 ] Fast boot fails with MRC version 2.234 on LP4 system

[Issue/Feature Description]
 Enabling the DOP Gating in LPMODE2 causing the issue.

[Resolution]
  Disable the DOP Gating in LPMODE2.

[Impacted Platform]
ADL-P LP4

Hsd-es-id: 16014976617
Original commit date: Mon Oct 18 17:50:27 2021 +0530
Change-Id: I6a1bf722ded09eff1cdbd6562c17c5ef9e2b832b
Original commit hash: bd8c18db593bf14bc28b55f6ec72a10293f2e115

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c096b4f35143addf74b622c79969c11c5793d535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:21 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2431_00

Hsd-es-id: N/A
Original commit date: Mon Oct 18 08:50:41 2021 -0700
Change-Id: Ibda1f725d6e5468c0351cf08eb99e0dd259cf690
Original commit hash: 6d8a9d9c40189fc607caeee5ed2ca09f8557e6a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 966e2d77e3b40f339cbe43865cea7f43549cc981 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:19 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 18 01:30:35 2021 -0700
Change-Id: I4b090e4a8bac8893048a8c1b314ee0701c653687
Original commit hash: 68352ea5cdbab33b44355165185bf2c47f52b56b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 37dfbb2ec39764c0ef0c5c24b51d435a9c402141 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:17 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Enable build command "prep stage2 & bld"

Hsd-es-id: 1309159244
Original commit date: Wed Oct 13 14:57:48 2021 +0800
Change-Id: Ie4fb125c40d6b9fe8b7993376f65ac301105a004
Original commit hash: 7198ca863c56296fc86ee74a7122d440aefd5450

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: dfa24c6a8a69efe4e6db8039c55d9cd01521590e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:14 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][CNV][WIFI] WGDS Rev 3 ACPI  [PART2]

Align name definition.

Hsd-es-id: 16014090858
Original commit date: Mon Sep 13 14:33:29 2021 +0800
Change-Id: I74a20a63a196de5409255e00e47da1f5a08014b1
Original commit hash: b4181b32dfbea46ab7b050f9ac484a5f02b11ac8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h

================================================================================ 
Commit: c45dd9917ac72caa5285b120e5e5db2431321da1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:12 2021 +0800 
-------------------------------------------------------------------------------- 
[RPLS][OC] Not able to vary [CPU BCLK OC Frequency] in BIOS menu for S19 RVP  + RPLS A0 CPU (QDF:Q1BT) + RPLS PCH (QDF:QYLE)

There is some frequency calulate error that makes the result is 0.
correct calculate method to fix this symptom.

Hsd-es-id: 14015306721
Original commit date: Fri Oct 15 11:58:01 2021 +0800
Change-Id: Ibc5b38ab2f85f0c0d0e8dfe33b4df1a6e370f6e1
Original commit hash: 88edafdeacd5b2a52b1e4f4599bc2276f3529561

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/IccSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 62694f16608460765eae8237f093072acd7a76d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:10 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] Enable PCH external bypass rails by default
and configure  VNN voltage to 0.78V-0.78V-1.05V

According to the PnP recommendation, The following settings are
configured for platforms
  - External Bypass settings enabled by default for PCH rails
  - External VNN voltage configured to 0.78V-0.78V-1.05V

Hsd-es-id: 16014233510
Original commit date: Fri Jul 30 13:00:23 2021 +0530
Change-Id: I425dcb334e2c0f627e2118d078b53045703cb636
Original commit hash: 8dd644f3bfa767fe45872135f5ef8d1bcd7509ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 8acee059aa6a17e391f50740400374c7184244c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:07 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.234

(cherry picked from commit 9518890ac836b2442040f314ffc893547773643a)

Mon Oct 18 03:20:40 2021 +0000
Original commit date: Mon Oct 18 03:20:40 2021 +0000
Original commit hash: 49883790f085bec5ca3bbe152b969e86c6e8f371

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cc7b761dd96c5d2b5a7cd1af0ae699d2b2380df2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:06 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014467872][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Static Spine Clock Gating Enable

[Feature Description]
  Enable Static Spine Gating feature for Power saving.
  This feature will shutdown Completely South Spine.
  This will enabled only on the boards where only MC1 Channels are populated.
  Other changes: Enabling the DOP Gating in LPMODE2

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014467872
Original commit date: Tue Sep 28 16:45:23 2021 +0530
Change-Id: I348d6da81a0a7f04df173105fc3a9d0a04fa9c2a
Original commit hash: e6ef34210b3f2d8ab6457a53149239e8f200634e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: cc2860c3bc774e67677372b3abdb4228637a4625 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:30:03 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA][TCSS] BIOS Supports Discrete Thunderbolt Controller Capsule Update

Hsd-es-id: 1509147666
Original commit date: Fri Oct 15 16:46:44 2021 +0800
Change-Id: I063b233062c3b05c54ee8ff42a7d18510e9b3f0c
Original commit hash: 70e9651f6fb012e628e1597341db76be574abbbf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/CapsuleUpdateConfig/DisTbtPayloadConfig.ini
AlderLakePlatSamplePkg/CapsuleUpdateConfig/RetimerPayloadConfig.ini
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformDiscreteTbt.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/TcssRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleDiscreteTbt.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: b43d30f02551082c36f20000e2037cce18ef8169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:59 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] BoardPkg/fdf: Improve the microcode binaries comment

[Description]
1. Improve the description for update the microcode binary file.
2. Always need to put the latest uCode patch in the first priority.

Hsd-es-id: N/A
Original commit date: Mon Aug 2 20:02:21 2021 +0800
Change-Id: Ice48d22d33c899d3d86b4b121cbbb398cbad1b72
Original commit hash: 92c2dee943585e66f7d5e74689c77d4ec99188f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ed7817321e831a569e811c17082fe00ee3ada9e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:56 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2427_00

Hsd-es-id: N/A
Original commit date: Sun Oct 17 08:50:03 2021 -0700
Change-Id: Ibafc73689d8b73ac1cfc5c8eca3e9a54fa2c5d8b
Original commit hash: 775900fa88a9f2936e867cd6523ccbd6b54855ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 362bd744b6d95e43bc10d7c8ca838179cb3142be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:54 2021 +0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW42_2021
 - Updated PL4 update for ADL S 20 46W

Hsd-es-id: 22013963666
Original commit date: Tue Oct 12 11:00:01 2021 +0530
Change-Id: I1c868b15133c049c0c4b8c71ccf8f7504f640a48
Original commit hash: 5e6539f7955b916b45238c2552a2e2dc957edc0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 2ede78fbdba6932492f18eddc65ba1243d0a133b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:52 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.233

(cherry picked from commit 937a6721e4c5e5ee340ec2339dd2a84a18d35d21)

Sun Oct 17 11:23:34 2021 +0000
Original commit date: Sun Oct 17 11:23:34 2021 +0000
Original commit hash: 3b8afa1cd270eef10dd0a3bd9ee3f20845f3ff29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92ccdea174dd7ec9d36a0528f8e7d061518ac67c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:50 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014957005][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Enable DCM in FIVR

[Feature Description] - Enable 'DDQ FIVR PS5' low power state for frequencies up to 5200 MHz.
  To enable DCM/PS5 low power state update 'Vddq Tx IccMax' to below values.
  IccMax = (DdrFrequency > f5200) ? 0x9 : 0x7;

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  PCU

Hsd-es-id: 16014957005
Original commit date: Mon Sep 20 16:25:46 2021 +0530
Change-Id: I16feda925846cd09f126441fdefce48ff8a065f0
Original commit hash: 8b8c13aeb6c3edd1b3240d33ec79d6650ffd09e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9892c9f288b1901a498a891f30f36499a267270b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:48 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 17 01:23:23 2021 -0700
Change-Id: Icd372acaed3f608d8c6afaf78612e6022943d55a
Original commit hash: a741543904975d4885df69d88f44fac55f9fe942

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9ded23f303216b532470919ef84d2a652dae9a16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:46 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2426_00

Hsd-es-id: N/A
Original commit date: Sat Oct 16 08:50:13 2021 -0700
Change-Id: I44cf7e6a6084705d42e10f2367ca0b4f4b0109c7
Original commit hash: 1daa1e769bba109204dc6d07abd93b9b7b918097

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 033639a6d0649bf300899320ca14fda06fc8406e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:44 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2425_00

Hsd-es-id: N/A
Original commit date: Fri Oct 15 08:50:22 2021 -0700
Change-Id: I513b30ec7d4e3c20e8a6e5bae78a13253180f54e
Original commit hash: 5e00e77a85350198af69cf7ee69bc3ffec9238ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 12c8d010e84b175d5ab2a432085c3952e86cde3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:42 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeRestrictedPkg/Telemetry

Remove MEBx related entry from telemetry data.

Hsd-es-id: 18018442023
Original commit date: Thu Oct 14 12:59:58 2021 +0800
Change-Id: I7dc626bf1ba9ef1a995d87a9edf2b23af96c13e4
Original commit hash: 66f36c41eedaeab7d82face08fe251442cf4ee30

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.h
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf

================================================================================ 
Commit: 36ab647f7607d94cdfb2440c9570793b4e3a3c31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:40 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 15 01:23:31 2021 -0700
Change-Id: I2296a3882f8570f7e81420ea26f88de6a644df97
Original commit hash: 5d542f13dbc133ae895ac0d63330afd5de5262a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ef4973b76d24a9b413a903409632fc3c6e7b1732 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:38 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] fix the retimer capsule build bug, which prompts ModuleNotFoundError: No module named 'ConfigParser' in GenRetimerPayloadHeader.py

Hsd-es-id: N/A
Original commit date: Fri Oct 8 13:03:26 2021 +0800
Change-Id: Ic86652c1948022c6f1e216672a2f641fc1c37e1a
Original commit hash: 93aa8201b06c8a11d9a4cc4f3b9f452f839f12ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 9921ab1169e0f764ac9d13a381a0c7c4c8bc9e9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:35 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P]TBT Retimer Capsule Update Fixed, Function pointer invoked after calling free

Hsd-es-id: 14015175993
Original commit date: Thu Oct 7 20:20:55 2021 +0800
Change-Id: I1b2e1b888fb8ce71829baf4912678748d8516c83
Original commit hash: ab0526fe2fc1aba58422070ed250d16c14c87fe8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c

================================================================================ 
Commit: a0d417dc52f446f8080935020ee1270d01f6a152 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:33 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Fix HstiIhvDxe.c fencepost errors

Incorporate MSFT suggested changes

Hsd-es-id: 18018474583
Original commit date: Thu Sep 30 15:56:45 2021 +0200
Change-Id: I86a26cd65dcbb5db66b2ec1cf07c054633b06ea6
Original commit hash: 3f72a821d97cff698b6a30185857acbbd921eac6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c

================================================================================ 
Commit: 4fc72ede7b2a7575896fcfa6fbf5d951a9f2bd2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:31 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase"

This reverts commit 4ac02cdcf8e9c47686462d101a357c0ce1f44e58.

Facing Hung at DD31 due to this check-in. So reverting

Hsd-es-id: NA
Original commit date: Thu Oct 14 22:42:34 2021 +0530
Change-Id: I3a91e0cf1ff524662e821dda584064b61c84dbc4
Original commit hash: 2ab090b169e5f36beffb190a9dde91cf69e867c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b297d78762318b4026c2ca6633cc9766d61fee91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:29 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2424_00

Hsd-es-id: N/A
Original commit date: Thu Oct 14 08:48:27 2021 -0700
Change-Id: I704c822c4136fe049ef082b9469a47ed8da27d7d
Original commit hash: 5f6ed3e97a14158593c25bff7084bab4c26f7435

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 780347dbf4583bad2481727476312ce383bc049d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:27 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLN Gop
  - Fix for Device ID's for ADLN

Hsd-es-id: N/A
Original commit date: Thu Oct 14 16:14:08 2021 +0530
Change-Id: I7c70059842a4b344304ee2b5b2c71ba1391aa930
Original commit hash: 8dde6e4891b752970e6c1e8012166157dffda6ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 24772f357e802a779f47de8527e4e8a6c461f487 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:25 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/Upd: Add UsbTcPortEn into partial header

Make sure UsbTcPortEn is part of coreboot build.

Hsd-es-id: 16013550129
Original commit date: Wed Sep 1 21:27:03 2021 +0530
Change-Id: Id45afc340bfa8af6f6abf06d303d663451bac254
Original commit hash: e06cac333713dd891ad59d48ca45dc0a2097c2eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 927a98d43148b05d67c6ff81416455af031ff891 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:23 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Trigger recovery when detecting invalid ACM policy.

This change is specific for 0T profile since in 4/4T/5/5T profile, policy corruption is supposed to be handled by ACM and CSME.

An ACM policy valid bit to indicate policy (e.g. BPM, KM) corruption is introduced in ACM v1.18.0 - Bit 54 in BOOTSTATUS register FED300A0
In 0T profile, this bit is only valid when TXT is enabled in Type A TXT data record.
In 0T and TXT disabled case, BIOS cannot tell if ACM policy is valid or not. BIOS can only do some basic check to cover it.

So check with below conditions:
1. If TXT is supported, do some basic check on FIT table including:
   a. Checksum. b. Type A/B/C existence. c. Type B/C signature (__ACBP__/__KEYM__) d. Type A port info
2. If the check in 1 fails, trigger recovery.
3. If the check in 1 passes, further check if TXT is enabled in Type A TXT policy.
   a. If yes (TXT is enabled), check ACM policy bit.
      a-1. If policy bit is 1 (policy valid), do nothing.
      a-2. If policy bit is 0 (policy invalid), trigger recovery.
   b. If no (TXT is not enabled), BIOS cannot tell if policy is valid or not. Do nothing.

Hsd-es-id: 14014878608 1509218966
Original commit date: Wed Oct 13 10:24:12 2021 +0800
Change-Id: Ifff84cb5179c00023f4585c325f287f29430b6f8
Original commit hash: 09928f8daa73827f8ace17f79adc04b782df0d47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf

================================================================================ 
Commit: da59cdee8d524085fbe6f221c86920f1f309d864 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:21 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase

Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Hsd-es-id: 16014930077
Original commit date: Thu Oct 14 13:43:58 2021 +0800
Change-Id: I499d72ea72115a38372d256cb411427873d2e7ae
Original commit hash: 0a83a78fb6a756952e10395e3c79e85247273c6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 79e5350ae48dd186a98aedf30cbe6084eb99184a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:19 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 14 01:25:55 2021 -0700
Change-Id: I2b4c6ce817fb6a2aca573b9fe675dfd78b75f0ba
Original commit hash: 666aea7ebf0a8406750ceff7e34947d71a055bef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c9f6bb9c93286687411e3bc0b64cf5c596c12097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:17 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] Removing onboard Foxville card setup knob for ADL P/M Platform

 1)Make onboard FXVL by default disabled in PchSetup.hfr
   and only expose in DT SKU
 2)Enable onboard FXVL in  AlderLakeSBoardConfigPatchTable.h
   and RaptorLakeSBoardConfigurePatchTable.h only for S8/S12/S17/SB1/SB3

Hsd-es-id: 16014920067
Original commit date: Sat Oct 9 16:44:46 2021 +0800
Change-Id: Ia4da0c797a3f8cdbf6a8f617526bdca21c8e807e
Original commit hash: 7618aaf6be87324de84ad154a348104dad487c54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 739e311a0e592f0bdb305a5a85260dccd879d8f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:14 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "ADLN: Updating GOP Version to 1039."

This reverts commit 8b229dc755540df54b1966fbcf5b4380532b7e5c.

Hsd-es-id: NA
Original commit date: Thu Oct 14 13:15:56 2021 +0530
Change-Id: Iac52262bdd3d0371f836d88d0866dfb809616559
Original commit hash: 48cfac11fd0f83d7bd867fedb35ec7838ca1b1ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 199e777b634db6826deceee6eec7184581e07232 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:12 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] BIOS support on power meter in ADL-P GCS

Enable power meter support on ADL-P GCS

Hsd-es-id: 16014600573
Original commit date: Tue Sep 7 11:09:54 2021 +0800
Change-Id: I459f75cfc9b0bd47878e7ae092e534d268807d41
Original commit hash: af696c91b8f3ff55f80a3e80bd900d7218759d46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: b4488d2f8f47718520e94a3f783b5f9e6e1a749a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:10 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-M][LP5][HLK][DTPM] : TPM 2.0 - Supplemental test with dTPM failed with "Error executing command! HR: 0x90284001"

Restore SecureMemoryMapConfiguration.c

Hsd-es-id: 16014644983
Original commit date: Tue Oct 12 10:46:27 2021 +0800
Change-Id: I22e729e658e27b26126a009589f76f9d5b3a4840
Original commit hash: 12e098a1fe98aa9268a543188ce2dfd64eea7c55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 081da40ec996bc8ce349cdbe57d8207c95e74b89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:08 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
IbeccProtectedRangeEnable <- opened in TGL (IbeccProtectedRegionEnable)
IbeccProtectedRangeBase <- opened in TGL (IbeccProtectedRegionBases)
IbeccProtectedRangeMask <- opened in TGL (IbeccProtectedRegionMasks)

Hsd-es-id: 16013355644
Original commit date: Mon May 24 16:35:11 2021 +0530
Change-Id: Iec72c669adaf0e77025f1cff6364104e2749d5cd
Original commit hash: 73353266bd9e5f494b2a602e5f9d83ae903226ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 8e57e8f9bed36551c369ca7da1966816fd7a0406 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:06 2021 +0800 
-------------------------------------------------------------------------------- 
ADLN: Updating GOP Version to 1039.

Updating the GOP Version to 1039.

Hsd-es-id: NA
Original commit date: Wed Oct 13 20:00:24 2021 +0530
Change-Id: I23fffc4dc6a91c4a66e76e43157d1ba9ea5a2d35
Original commit hash: e1f35136cadb8130690d6e7124831dee0d245efd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 28ceb44f8d7bdfb93332f8ede082c2b0f17b41a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:29:04 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2423_00

Hsd-es-id: N/A
Original commit date: Wed Oct 13 08:51:17 2021 -0700
Change-Id: Idb451c082d6b5f98598f54b17825ab3c531d89c4
Original commit hash: a3b4d96c6593ff6d0f4143a4f5149c9a03d102bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 035f6965d301e4e65732439bd6e6102356631cb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:58 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x0000030d

Hsd-es-id: NA
Original commit date: Wed Oct 13 10:44:29 2021 +0530
Change-Id: I059cbd8f5c6f4d0224bc0bbb98ee1850f3b21244
Original commit hash: af3e89596030a1a566a11de7eaacb62562557546

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b9dc749ed0203f65b45897c39a990597c9abf966 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:56 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.232

(cherry picked from commit 81e1051d2b867bbc79ae509a90784e315523cc8f)

Wed Oct 13 08:59:17 2021 +0000
Original commit date: Wed Oct 13 08:59:17 2021 +0000
Original commit hash: b567a2f5f15726a0e09110048b2f4ef57723c44c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 54e35bede11fe14009873368a833d01ac9167f70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:52 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 13 01:24:55 2021 -0700
Change-Id: Iaad13481f4748fb16cb3fe2d1d4372aaebe81610
Original commit hash: 4ae402c556b4589ba805b3353cf9be3a51bd1ce9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c565f538ba0d53b14dd20352bc6e16249dd58412 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:49 2021 +0800 
-------------------------------------------------------------------------------- 
Missing end of double quotes in UNI file

Hsd-es-id: N/A
Original commit date: Fri Oct 8 18:46:14 2021 +0530
Change-Id: If6a5d5ce59458076aab4dfaf0af004b3643640db
Original commit hash: bd83dd6808fb0bf01dfa7c3be439d00d3dbcca94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 327acae9f5e7275fb9b905b8fa12ea9881f938b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:47 2021 +0800 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitFruLib: Added disabling DIS bit in GFX IOMMU ECAP

Changes:
1. Added disabling DIS bit in GFX IOMMU ECAP by setting BIT17 in IOMMU_DEFEATURE
   register.
2. Other minor changes.

Hsd-es-id: 14015286793
Original commit date: Tue Oct 12 13:48:01 2021 +0200
Change-Id: Ic7bcc99d05eff6cc29028fa804fa15a34a061420
Original commit hash: 27d2d1a784bfb9b7a92d20508a3a525ec508211a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/Vtd/LibraryPrivate/PeiVtdInitFruLib/PeiVtdInitFruLib.c

================================================================================ 
Commit: 118ec492ece79368e58902ae86fe894976671463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:45 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] Keylocker SW support bit is not getting enabled in CPUID Leaf.

Updated keylocker for small core.

Hsd-es-id: 16014911099
Original commit date: Tue Oct 12 15:58:47 2021 +0530
Change-Id: I66883876f30d6c96828c38f71623140c66f607d2
Original commit hash: 3c8316ac83e00c63f633967405eeb1367250deed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 88411be4430bee221abdd8564c0cd9ce81de18e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:43 2021 +0800 
-------------------------------------------------------------------------------- 
Dekel Recipe and nFTS value modification to address L0s Gen1 failures

Hsd-es-id: 16014535372
Original commit date: Wed Oct 13 10:05:20 2021 +0530
Change-Id: I63db688dacadb1dcffc268193c27776f1abeaeb0
Original commit hash: d89a75cc510dc0ad75711f0f6e68b33ff50a01f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: 6dcec691a65d1f68a821e560ac99efda0378e0ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:40 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1039

Hsd-es-id: N/A
Original commit date: Wed Oct 13 10:22:23 2021 +0530
Change-Id: I389c244cb862bce7c6da03f445b20c7d23942358
Original commit hash: c664923ee374e02cdceb9c8c2d958394dc5ac67c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 7fbb0903d9015dc23f451deaf97eb4d13528d1b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:38 2021 +0800 
-------------------------------------------------------------------------------- 
BluetoothHidDxe: Support added for HID Combo Device (Keyboard + Mouse Touchpad)

Current HID protocol implementation could only detect remote device as either HID Keyboard or HID Mouse.
When combo device is connected, it could only identify as HID Mouse and loop breaks.
To solve this HID device type enumeration is used as bit value and each bit represents one HID device.
New unique GUID added and HID protocol reused to identify as Keyboard + Mouse Touchpad.
New implementation is Macro based. Changes can be disbaled by undefining UEFI_COMBO_DEVICE_SUPPORTED.

Hsd-es-id: 22013963671
Original commit date: Wed Sep 15 08:33:51 2021 +0300
Change-Id: I8af6d0bb705872c3001bb46c04df4e8d78f45bac
Original commit hash: 400bf966b7cfc9dea2b6c8cbff56ce19499e3904

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.h
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.inf
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
Features/BluetoothPkg/BluetoothPkg.dec
Features/BluetoothPkg/HidKbDxe/HidKbDxe.c
Features/BluetoothPkg/HidMouseDxe/ComponentName.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.inf
Features/BluetoothPkg/Include/Protocol/Hid.h

================================================================================ 
Commit: 1182b7708db877afcd99626b679c5a68270ddc8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:36 2021 +0800 
-------------------------------------------------------------------------------- 
CleintOneSiliconPkg/Pmc: ER debug mode should not be set when Energy reqorting is diabled.

Set the ER lock even when the energy reporting is disabled.

Hsd-es-id: 1509994401
Original commit date: Thu Oct 7 18:22:16 2021 +0530
Change-Id: Ib055ad165203f9cad4f4b9ca49a8d4cd8b5b3e36
Original commit hash: eb7f35ab26a9db5d1941598568ac615b16f51757

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 1c085942abe5aa3fddf5821108497bc97017b359 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:34 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.231

(cherry picked from commit a3be807b8692b974b49747834108f0edbc2517f2)

Tue Oct 12 20:23:50 2021 +0000
Original commit date: Tue Oct 12 20:23:50 2021 +0000
Original commit hash: 10ca5c3192d16917d3186bb68d2dac5b04d03498

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6abf84ada7f13063734f7bb65cf3399efa574ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:32 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010083242][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] skip MrcWriteEqDsTraining.

[Feature Description]
1. Skip MrcWriteEqDsTraining per EV recommendation.

[Resolution]
1. Remove MrcWriteEqDsTraining from the call table.

[Impacted Area]
Tx Margin

[Register Impacted]
PHY

Hsd-es-id: 15010083242
Original commit date: Tue Oct 12 16:49:49 2021 +0800
Change-Id: I9169de1f6488b2dfb4e17b86b209618ca302b334
Original commit hash: 7a8a3934489f1f89df8cdf5d4c95da621fc32f09

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 56d958fa8708a38ded91cc8bc418ef52c6529a57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:27 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.230

(cherry picked from commit c2c7f37d5a09d868b99f4e617d5210514eb82c47)

Tue Oct 12 16:06:04 2021 +0000
Original commit date: Tue Oct 12 16:06:04 2021 +0000
Original commit hash: 86ea5534b7b97a2718a64fadcf69af6d54178b7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0aacba9b6f4f7c9c4d0f272910f9349a5eacbb10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:25 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | DDR4 | DDR5] Add new options to control SAGV threshold and duration

[Issue/Feature Description]
Developers find system always runs at high point when DMB (Dynamic Memory Boost)
is running, no matter if system is idle or busy.

[Resolution]

PCU uses very agressive Threshold 1%. OS might run background tasks
periodically and triggers 1% workload easily. System keeps running
at high point.
MRC need communicate with PCU to use threshold 30% (by factor) and
durition 1ms before starting heuristics down control.

MRC adds new BIOS menu options for that:
SagvSwitchFactorIA
SagvSwitchFactorGT
SagvSwitchFactorIO
SagvSwitchFactorStall
SagvHeuristicsUpControl
SagvHeuristicsDownControl

Currently, user can input the fields from BIOS menu.

Before MRC done, call mailbox to notify PCU about the config, only
when DMB is enabled.

Later on, we might add a new patch to implement the same support to
non-OC SAGV as long as SAGV is enabled.

Notice:
PCU need support mailbox SAGV_CONFIG_HANDLER's subcommand
CPU_MAILBOX_CMD_SAGV_CONFIG_HEURISTICS_SUBCOMMAND,
Param2:
  0~1: for DOWN/UP duration
  2~5: for FACTOR

[Impacted Platform]
ADL-S OverClock.

Hsd-es-id: 1309070270
Original commit date: Fri Oct 8 18:48:47 2021 +0800
Change-Id: I6a3571cf2f53cdcb7ae956b1d5def58d9f0490c4
Original commit hash: 19c8500fe8b26224b86369ee81681fd79b2ad009

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h

================================================================================ 
Commit: 28e0b00615fe9ec31b5e4e676b0d029aa6fa2071 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:20 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2422_00

Hsd-es-id: N/A
Original commit date: Tue Oct 12 08:48:51 2021 -0700
Change-Id: I3793a1d65e988d13a8cda41f7dcebb2f0b0917cf
Original commit hash: db193aae47f15ca9ee878309f2b173d1693a71f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f2056483eb6ee7d138b70481875186d3d6ec422a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:18 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.229

(cherry picked from commit e7f946f047edca85571b7c41ff17bf6a7e056ad1)

Tue Oct 12 13:41:46 2021 +0000
Original commit date: Tue Oct 12 13:41:46 2021 +0000
Original commit hash: c313e0601a65ecdeda83ef593372b0074598bda4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b798ff2f6fcfd988e8906d08cf0d46708af27ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:16 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration"

Changes:
  BwSel Calibration algorithm implementation from v0.0.2.201 causing DdrIO initialization failures on LP4.
  Hence reverting this change

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: N/A
Original commit date: Tue Oct 12 14:00:37 2021 +0530
Change-Id: I7139199a208a3f2bca6d2f2661b2e8cfa8d5cb3f
Original commit hash: 2fb3a0560b5a9463e3f0f965d0330a8a97de256b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c390b35a0d9c3280785ed624321783ddf131a8ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:11 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] GT VR TDC Time Window (Tau) aligned to IA Tau

Several lines of description for the change.

Hsd-es-id: 16014911299
Original commit date: Mon Oct 11 19:43:18 2021 +0530
Change-Id: Ifc62939a9eaf7a68595a801100f75164376a1aa9
Original commit hash: 94973f4cee6a6df044d6e41ef357b9e7c67f0f2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 617bb0159ca63395ece8cc1d93158c0daab6c3f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:09 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-P][GCS] Over-ride default BIOS settings for ADL GCS Audio to function properly

Change the default setting of following items for ADL-P GCS and AEP only.
1. HDA Link = Disabled
2. SNDW #0  = Enabled

Hsd-es-id: 22013923554
Original commit date: Thu Sep 23 11:37:34 2021 +0800
Change-Id: I0055d5c9f5bcc83d1ee4447b73a84679bca1acc0
Original commit hash: 322336eaa0a465c867bc062e2375fd59dc9af04b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: d43d7b969a2bd5a1e59037a69695dea3b48ea07e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:06 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.228

(cherry picked from commit ebc3f6eab396abc66fd9c71b3c9a24577849cac5)

Tue Oct 12 08:46:58 2021 +0000
Original commit date: Tue Oct 12 08:46:58 2021 +0000
Original commit hash: bb60042a0293ac436d4eecc2e2ae1c8e6f34df06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f9847bbdfb177238625f819194785289acaac81e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:04 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 12 01:27:36 2021 -0700
Change-Id: I6accc2e202839131ba649b272dffab522d2121b3
Original commit hash: b741e4667bc72760faa90f59ada7f9f032819bc1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c0e72cbcabcc58556eedd0cb31b9dc64f5fca941 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:02 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | DDR5] Reg32.Bits.pwr_good_io_type need keep default 0

[Issue/Feature Description]
On re-worked boards for OverClock, some memory modules with specific
PMIC models are installed and system fails at training.

Those PMIC don't want pwr_good_io_type to be initialized to 1.
     R32 [5]: PWR_GOOD_IO_TYPE
     PMIC PWR_GOOD Output Signal Type
     0 = Output Only
     1 = Input & Output

Otherwise, PMIC might power up VDD/VDDQ, then power down them
immediately. Later on, memory training fails.

[Resolution]
1) Keep Reg32.Bits.pwr_good_io_type to default 0.
2) Dump some PMIC register values for debug.
3) Per XMP spec owner's suggestion, don't reset voltage to the
smallest when switching step size 5mv=>10mv. There is an assumption
that step size reg is only a flag and wouldn't trigger voltage change
immediately. Real voltage change happens when voltage registers
are configured.

[Impacted Platform]
ADL DDR5 OC.

Hsd-es-id: 15010012525
Original commit date: Fri Sep 24 00:21:54 2021 +0800
Change-Id: I03b5d5b412574636d2969d97c2df0fb93a2d898b
Original commit hash: ecce5e7d1602733765ed8c304c4df703dd2debd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c

================================================================================ 
Commit: 2f807a4a10d208f6436cb123ea9bfee60defafb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:28:00 2021 +0800 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitLib: Update flow for clearing DMA protection in VT-d Si RC

Background:
There is a corner case in which bit0 for IOP VT-d engine BAR can be cleared, then
BIOS is not able to clear PMR registers in ClearDmaProtectionSetByBootGuard.

Changes:
1. Added programming IOP VT-d BAR if it's not enabled before clearing PMR registers.
2. If VT-d or IOP VT-d engine are disabled in policy, then after clearing PMR
   registers BIOS must disable IOP VT-d engine (by programming IOP VT-d BAR with 0s).
3. Added clearing PHMBASE and PHMLIMIT registers.
4. Added dumping PMEN register before and after disabling PMRs.

Hsd-es-id: 14015261917
Original commit date: Tue Sep 28 11:06:24 2021 +0200
Change-Id: Ide9df1ad5e2a00561d2cb492ea17f632f5a71ba0
Original commit hash: 3d727163bf4b83c5e934f69a513dd450c8ea7b3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/VtdRegs.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: 8c5e6db5cbe946d8e00b0a009a20026f1cfe7c60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:57 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] Detect the HDMI rework using GPIO configuration on S14 - part2

BIOS to load display config table based on the levels of GPP_H_0
and GPP_J_8 for S14.

Hsd-es-id: 15010053550
Original commit date: Thu Oct 7 18:42:31 2021 +0800
Change-Id: I8d073142f436105258f2d2950b2be8e13a3695ff
Original commit hash: 109bc3356e6438fe774cfbb25fa1951dda963fb2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 2d4dea0ac51dcf64919617e2be9c300a353cd4c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:55 2021 +0800 
-------------------------------------------------------------------------------- 
ADL: update RP _S0W for storage D3 hot case

Previously, BIOS set RP S0W=0x3 when storage is set to D3hot. It's
not correct and would result OS auto-PEP treat it as D3cold and
override it

Hsd-es-id: 15010068391
Original commit date: Thu Sep 30 13:13:27 2021 +0800
Change-Id: Ie6f0b045637966c19b74aa60edcac0ff5530fdbf
Original commit hash: b5b03bb2e71c04fc124081d99e2858e2ee70671f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: f2c0f7f35f53ecd45602af49ea5f8f87513a8329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:51 2021 +0800 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID

Added ucode for C0 stepping.

Hsd-es-id: N/A
Original commit date: Mon Oct 11 17:34:13 2021 +0530
Change-Id: If3e0a65f7d5d7acfe5c602060915c7ed4f5f750a
Original commit hash: 212898c8d1558d955b59a2555109030da1b602e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fe8824ed1f1928f5af4df828bb0bb4b04b2e0408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:49 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Enable TME by default for validation

TME is enabled by default for validation builds but will remain
an opt-in feature and disabled by default for external builds

Hsd-es-id: 14015223435
Original commit date: Mon Oct 4 14:07:50 2021 -0700
Change-Id: I87a4b0d3d1db336ce522c9eae9673d34cde3cd77
Original commit hash: 7613610f0e426cd23300db027a6c8cc21559e69a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 0f9e3b8aeeff435443000c645e8b374e6e842160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:47 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2421_00

Hsd-es-id: N/A
Original commit date: Mon Oct 11 08:47:52 2021 -0700
Change-Id: I39479e2877d11cef801039a2054aaf30c544b6e4
Original commit hash: 2f2de2b0f30b61cd7dd82a45c6ae3039fbefde0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b19df083b56e9f2210621fb939928c6a94601400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:45 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Fix the External_Linux build error

Original commit date: Mon Oct 11 18:56:00 2021 +0530
Change-Id: I132e10329602cb08977d96c380238da9e06d7793
Original commit hash: b07d3b7975eca6e0b104f2c51994902ed79fea9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: 282ca6ceb38e496bfdec10c4b84c8286e1584ead 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:43 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Added new microcode for ADL-P L0 Production patchID 0x0000040d

Hsd-es-id: NA
Original commit date: Mon Oct 11 11:38:39 2021 +0530
Change-Id: Ia4cef800ca0f4244910ad94747070b645fcc78ec
Original commit hash: e12693e2da18823bfdcb572bbd12de137df18199

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 049421032c2c0fe35fa5ddb6ccafd87879abeaea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:40 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 11 01:24:09 2021 -0700
Change-Id: I2e6ef25a44d9390beb4fa7caf4d497b66ca3f53e
Original commit hash: ea4f211723f9f0132c4ce2fbee314155f76ba904

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6b88c3b43449800c9598cb580927099912163737 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:38 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.227

(cherry picked from commit 087553e7d68b9db9b28781db2d9c3cd8ae0dbc7e)

Mon Oct 11 07:49:52 2021 +0000
Original commit date: Mon Oct 11 07:49:52 2021 +0000
Original commit hash: 9f6defe333e7cd263e91b9c38059ba5a0fec7e5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cd4abd52ebf65ba2575f55dd0358c6301b4803dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:35 2021 +0800 
-------------------------------------------------------------------------------- 
ADL DT fuse down PD value - Platform CCB [VR POR]
- Update for ADL S Fuse down PD values.

Hsd-es-id: 22013950527
Original commit date: Wed Oct 6 16:48:07 2021 +0530
Change-Id: I5a6ec6599efc22a361906cd495aed0887fe24f6e
Original commit hash: 6092a98c954ea03cb299630ffb0a6f9b405dcc1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 7adb0d941ec5975de6e0c50fb1cfd3fb8c189f03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:33 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M]: Update defaults of Flash settings.

Update defaults of Flash settings. Fixed YB issue on ADLS.

Hsd-es-id: 16014849123
Original commit date: Wed Oct 6 01:30:12 2021 -0700
Change-Id: I310136b93c963b17d9ddcfdf7c7dfae71b9ac4d0
Original commit hash: 17786612fd77bce43bfe321a13785503136933a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e994c8c2169b7d3a59cf303a4cadfbf398007263 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:30 2021 +0800 
-------------------------------------------------------------------------------- 
Dekel Recipe and nFTS value modification to address L0s Gen1 failures

Hsd-es-id: 16014535372
Original commit date: Tue Aug 31 12:51:39 2021 +0530
Change-Id: I8efb2192dfe8116fb58258ec8d203901100ab50e
Original commit hash: d3e5899dff5907c4146f7a6224ec9599d6b964b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c

================================================================================ 
Commit: 8684bcf0de29f994c78a20c4697dfebfdebddb5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:24 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2417_00

Hsd-es-id: N/A
Original commit date: Sun Oct 10 08:49:36 2021 -0700
Change-Id: Ia4b2400e1f8412a05d6d02ea178c246d1f4bf295
Original commit hash: 45a1981a8419c89b51713a06c986d9b8f4b4a02f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 536ba7121f4e7734438ff9aff9ea87d9dc488f8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:22 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 10 01:25:14 2021 -0700
Change-Id: Ieeceeb567c61a261279fe2c974298f943461a45a
Original commit hash: b9e89abb9613f25d775bda3a5ed75131b8fe93e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5ceaa61f61fe42162da866d817d5841f2cd4c25c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:21 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2416_00

Hsd-es-id: N/A
Original commit date: Sat Oct 9 08:53:11 2021 -0700
Change-Id: I0d09b04e6fd6daadfa2982a38a2b97f96650d364
Original commit hash: f67743d7f2c7c859565257576d35e6db677015b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 51b16a84218d1427accc039add340e35d1e49f27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:19 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 9 01:24:12 2021 -0700
Change-Id: I32bcdb7a3c3702fd7a2a85009c506efbf4caa157
Original commit hash: 37d7fece08500b23533a56035e6607f1409852ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b4236fec60c27acbc7930307713104afd533b2d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:17 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.226

(cherry picked from commit fc87c88b63ae498065972e378e458bb66f4e41f1)

Sat Oct 9 04:23:12 2021 +0000
Original commit date: Sat Oct 9 04:23:12 2021 +0000
Original commit hash: 3c7b7c64010e24fd50e33cb0e30799d222b5021e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7921196bd323a9fdbb3aef58a3cd6accaa8caebc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:14 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014426299][ADL-M ADL-P | LP5] AC VOC for LP5

[Feature Description]
Add support for AC VOC to LP5.
The feature is called from PerBit1DCentering() and VocCalibration()

[Impacted Area/platform]
ADL-P, ADL-M

Registers impacted: Phy

Hsd-es-id: 16014426299
Original commit date: Thu Aug 19 12:10:07 2021 +0300
Change-Id: I7f4c81479a7207bf7f7bbdfed86c1ca5359f8ac7
Original commit hash: edbdf02452c19a44b7af3491022ead8c1bea9d03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9d07a834c6f446b9794909198a051e473e1a43f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:12 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.225

(cherry picked from commit 1612f2b5d7b27bbfb9061c3263d0a63ef0705bdf)

Fri Oct 8 20:58:58 2021 +0000
Original commit date: Fri Oct 8 20:58:58 2021 +0000
Original commit hash: af04390dd579008067f06515b477c8317cc5866c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0043581d991ae149d3082d60175ce99bd020faf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:10 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][16014914564][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] S3 flow stuck at post code 0xAB03 when only one DIMM (MC1) populated

[Issue Description]
MRC publishes 'Total Memory Width' available across all controllers/channels through MEMORY_INFO_DATA_HOB.
BIOS use this information to send BIOS_MAILBOX_INFORM_GRAPHICS_MEMORY_CONFIG command to pcode to enable
'dynamic graphics branding'. On S3 path MEMORY_INFO_DATA_HOB is not published by MRC and hence mailbox
command is not sent to pcode which results in hang during S3 exit.

[Resolution]
Publish MEMORY_INFO_DATA_HOB on S3 path similar to other boot flows.

[Impacted Area]
ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Register Impacted]
None

Hsd-es-id: 16014914564
Original commit date: Fri Oct 8 20:34:40 2021 +0530
Change-Id: Ide73e2d0b9dae978a1ec2cee2775442d71895fbf
Original commit hash: 373a96a33b87f0e05cc1d7370dcc608bda6d30ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 921fbda6ffa33a9ebe644efa25b3650f6be8c157 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:06 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.224

(cherry picked from commit 8f7acf8db86121b4447b45d3c0dc625e0a227da6)

Fri Oct 8 18:50:14 2021 +0000
Original commit date: Fri Oct 8 18:50:14 2021 +0000
Original commit hash: 8f1e9fa769099efd58dbc4a5368e103f6db19b5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e31d41c5ad7ea2453e962b0c1b850f855ac2504 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:04 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Adding a PCD check for OneClickRecovery WLAN profile sync capability enabling in SMBIOS table 130.

BoardPkgPcdUpdate.dsc: Adding platform PCD check to only set profile sync PCD to true for proper platforms, ADLP and beyond.
OneClickRecovery.c: Check if profile sync PCD to set OCR ProfileSync capability in SMBIOS table 130 accordingly.

Original commit date: Thu Oct 7 14:59:06 2021 -0700
Change-Id: Ia751dbe78b8066fb1777cbbc22d2a9b3aec6ae99
Original commit hash: f3c25e0fbc72a57bbb4a2840285f52779131de94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: 66ce3f8f920f51b3cf6d445656fba1ce7a77a161 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:02 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010070344][ADL-S ADL-P ADL-M | DDR5] Run DRAM DFE for all frequencies when DIMM is mixed.

[Feature Description]
1. Run DRAM DFE for all frequencies when DIMM is mixed.

[Resolution]
1. Run DRAM DFE for all frequencies when DIMM is mixed.

[Impacted Area]
DDR5 Mixed DIMM Configuration

[Register Impacted]
DDR5 DRAM

Hsd-es-id: 15010070344
Original commit date: Fri Oct 8 12:16:51 2021 +0800
Change-Id: Ib7056268d2854ead6a170746798bf6b0ac1e91b9
Original commit hash: 35416246304d4b94d959a1f14191b506a39d5f96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 4b8232aa9441cd70c7c4646770b9da345e59bd33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:27:00 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL] upstream/downstream design dGPU always keep ON problem."
We are reverting these changes as they are breaking DG-2 config

This reverts commit 912d1b72e3b6f7d3e268bb6760e278cca7e8a341.

Hsd-es-id: 15010064368
Original commit date: Fri Oct 8 10:05:14 2021 -0700
Change-Id: I34600d6900c92530e541f835728609e9407d48df
Original commit hash: 87096b65754b2c021d4e390a1959fb98b3bead38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: c99b8c2a104ac84ba54d8d056a6dbc36c4b0c0e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:58 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD"
We are reverting these changes as they are breaking DG-2 config

This reverts commit ebc4bf444c4f4857cc28a427828449fa7ca7a382.

Hsd-es-id: 15010064368
Original commit date: Fri Oct 8 10:02:58 2021 -0700
Change-Id: I28e901af004f93c4752d52173855ef243687e690
Original commit hash: 73046b251dd93ba8325ed0c4c3a02addf4ded07a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 224e7333c394bf9657e6d70ddf3cbcf753d717bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:56 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2415_00

Hsd-es-id: N/A
Original commit date: Fri Oct 8 08:49:00 2021 -0700
Change-Id: I84ed1a884a7ba5fdc114622e1c4c72adcfa67570
Original commit hash: 116133feeec4c8592bd0c07d6fa5a93188607a1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 70df768f52225677440ad89616e8e32199f79fa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:54 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.223

(cherry picked from commit 15cfd0aac03879c157d04d76547f1341e93fa42a)

Fri Oct 8 14:29:11 2021 +0000
Original commit date: Fri Oct 8 14:29:11 2021 +0000
Original commit hash: 45f6af08293b22dc6f40c70e2895af6c8999b3c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef0e56d8cc2296de3c03c8c3f1f19e7638489f4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:52 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014913554][ADL-P ADL-M | LP5] Disable Dynamic Pi Clock Gating

[Issue]
  Machine Check errors observed in ADL-M Setup with DRAMs specific Vendor.

[Resolution]
  Disabed it for the R0 Stepping.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014913554
Original commit date: Fri Oct 8 17:35:29 2021 +0530
Change-Id: Iec94937e1fd792755b02ee91c52b51690af05684
Original commit hash: ef7b61b29cf2093e34f126f05536b7fed3cdbcf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0fe36afe025893d9a4a37383ad68027b779662e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:50 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.222

(cherry picked from commit 4f3a5d944fab725f3526e2525587cb7bf6b204b3)

Fri Oct 8 14:12:36 2021 +0000
Original commit date: Fri Oct 8 14:12:36 2021 +0000
Original commit hash: 0c2b52948aa83463931df11dd727071afe04bae8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3ddbb99f540cab2a9a1c497ca4fdf59ad60c748 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:49 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014843845][ADL-M ADL-P | LP4 LP5 DDR5] SAGV Points update for PRQ

[Feature Description]
SAGV points update for LP4 {f2667 G4, f3733 G4, f4267 G4, f4267 G2}
SAGV points update for LP5 {f2400 G4, f4800 G4, f5200 G4, f5200 G2}
SAGV points update for DDR5 {f2000 G2, f4400 G4, f4800 G4, f4800 G2}

SAGV points update for LP5 on T3 RVP board:

Single Rank: {f2400 G4, f4800 G4, f5200 G4, f5200 G2}
Dual Rank: {f2400 G4, f4400 G4, f4800 G4, f4800 G2}
.
[Impacted Area]
 ADL-P ADL-M | LP5 LP4 DDR5

[Registers impacted]
 MC and PHY

Hsd-es-id: 16014843845
Original commit date: Thu Sep 30 16:29:53 2021 +0530
Change-Id: I09a3c09754974421b9d0719a088bb4771b8481c8
Original commit hash: 608d6a4dabbd4c0e9cca15c5c326ed6cade8af62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ae7112a19e20439185baff0c71f997d716bd8768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:47 2021 +0800 
-------------------------------------------------------------------------------- 
[RPE]: Remove PcdRemotePlatformEraseSupport tag to available for external platform pkg

Hsd-es-id: 16014910582
Original commit date: Fri Oct 8 14:46:22 2021 +0530
Change-Id: Ida7de7c1d932b2bf58adef71bb5dc2aedcefc9f3
Original commit hash: dca2689d7505f1fd985c0a81b703082d0e2a6eb1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 51df9fb3302a40cef253a33e04fa9868043f1aff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:45 2021 +0800 
-------------------------------------------------------------------------------- 
Features/RPE:Remote Platform Erase - BIOS to report on ConfigurationDataReset boot option support

Set the Bit 7 in Byte 2 of Remote Control Capabilities structure

Original commit date: Thu Oct 7 21:25:08 2021 +0530
Change-Id: I131c045e63c3b44838dd1b224e5b65111e40de84
Original commit hash: 9ee78c7544275962e451d711637f0d51072e11c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
AlderLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.inf

================================================================================ 
Commit: bae163c7b13a7de403a4ca94c27d0d7349a616ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:42 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 8 01:42:33 2021 -0700
Change-Id: I82a4526fbced40713b7a0fb7dd91165c175e1194
Original commit hash: 00567836cc6b127f4de6cc0d49f3c4965c0d17d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f7f89a05cc0127ba91c652f2a417ee46a0018755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:40 2021 +0800 
-------------------------------------------------------------------------------- 
[Manageability] Remote Secure erase failing on Intel SSD with error as 'unsupported'

When OPAL admin password reverted, get new ControllerData

Original commit date: Mon Oct 4 17:24:45 2021 +0800
Change-Id: Ia54987d0ea9c99d9e081150c799570fa7bee8e6b
Original commit hash: aee2e02ee1f195f0cea8589dbfad30bdbe0ae82d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c

================================================================================ 
Commit: fc1f77fba08c4c293be10f239141fa7c20f9eebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:39 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] In S14 board, with PS_ON enabled, on disabling PCIe root port 9 , SPC is not getting power gated.

Set SI bit when disabling PCIe root port through setup options.

Hsd-es-id: 14015254769
Original commit date: Wed Oct 6 21:51:30 2021 -0700
Change-Id: I2ac7fbdb8e27a6d913826ceb17a9e175165f2aca
Original commit hash: e39a451deee6351c36ad8904018d9afaae4a7d7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c

================================================================================ 
Commit: 3b70c4d9e3a48c09ae2dbbf9e9afaeb989d01b98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:35 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.221

(cherry picked from commit 2729b252d6098f95c7dd77566f260db75b175c2b)

Fri Oct 8 02:30:16 2021 +0000
Original commit date: Fri Oct 8 02:30:16 2021 +0000
Original commit hash: 1040c6c3381efbc5899f1d2b2caf8db779d48ab0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d78c9d7b334e6a22221a7a9bb977cc3d382bfb07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:33 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014902200][ADL-M ADL-P | LP5] Disable Read Equalization Training for LP5 freq < =2400

[Issue/Feature Description]
  Disable RxDFE Training for LP5 freq < =2400, to save Power as suggested by EV Team.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014902200
Original commit date: Thu Oct 7 13:25:11 2021 +0530
Change-Id: I6ccf907fc1c77430297b1b25d79fab54ffab96f6
Original commit hash: f9d8c32ad3fd37346c7fc27c9a24f37660301525

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: c133cafee85b3a7f39b28e8349c2e0b1a20cd619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:32 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Fix the setup callback related to Rtd3Support

The Rtd3Support change would affect the StorageRtd3Support.
StorageRtd3Support should changed base on the Rtd3Support
value.

Hsd-es-id: 16014704063
Original commit date: Wed Sep 22 14:00:12 2021 +0800
Change-Id: Ia11ee408947285c0ac94c1634fb9ff3d6284a335
Original commit hash: 30536ba2cbc489a6f57e697de5c51e8f5cf22f93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 4dd453311814c420fd213bc11afb665ae4ed0104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:30 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.220

(cherry picked from commit b84094960e16603752aad8a33cbd4d5c46d03d13)

Thu Oct 7 19:15:21 2021 +0000
Original commit date: Thu Oct 7 19:15:21 2021 +0000
Original commit hash: e00482f9f65c0c405bb1134c8bdcd4b7827f10ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dd76771a6e6df143cc60fd7616769f09e48a30d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:28 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][14015262486][ADL-S ADL-P ADL-M | DDR5 LP4 LP5][Adjust Loopcount in SetupIOTest to account for the BurstLength]

[Feature Description]

 CPGC Loopcount numbers in MRC were defined originally for DDR3/DDR4 with BL=8.
 DDR5 and LP4/5 use longer burst length, hence to get the same amount of UI toggles we need less cachelines.
 Adjust effective loopcount in SetupIOTestBasicVA per technology:
  DDR5  (BL16): divide by 2
  LP4/5 (BL32): divide by 4
 This is done in order to reduce MRC runtime while still providing adequate CPGC stress.

[Impacted Platform]
 DDR5 LP4 LP5

Hsd-es-id: 14015262486
Original commit date: Fri Sep 24 10:12:49 2021 -0700
Change-Id: I2cc92d6569d5feeb14f209be33a6938bb4562468
Original commit hash: b13d4cadd2a4431c59a86a5a28f556882aa11021

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9b31b20efb44bbc5ab11d46a40701e5384066dad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:26 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.219

(cherry picked from commit 802bd14d1139f24e959611932838330c19bbf821)

Thu Oct 7 18:46:37 2021 +0000
Original commit date: Thu Oct 7 18:46:37 2021 +0000
Original commit hash: 1d136195b53bd0088ea930f814d5a8933639a0a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b428449b169dc906ed2f841d6315c76bfa6efc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:24 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][1509615881][ADL-P ADL-M | LP5] SUT CAT error after restart with disabled memory on Channel B with post code 0x0A06

[Issue Description]
SUT hits CAT error in Fastboot path with MC1 channels disabled on LP5.
During Jedec Reset on Fastboot path MRC saves a copy of MRS FSM Control and Storage registers from Controller 1 Channel 3 and
use them to restore on all other channels after MRS FSM is run. If MC1-Ch3 disabled, MRC gets uninitialized MRS FSM Control/Storage
registers and using these uninitialized register values to restore on other enabled channels results in CAT error.

[Resolution]
Get saved copy of all MRS FSM Control/Storage registers and restore them individually after MRS FSM is run.

[Other changes]
1. Fix MR11 and MR12 programming delay values to meet minimum spec timing.
2. MR37 and MR41 are now initialized in MrcJedecInitLpddr5

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
MC

Hsd-es-id: 1509615881
Original commit date: Wed Sep 29 14:09:25 2021 +0530
Change-Id: I643e7b1a96c0f842448cefb7d3f2fb04a58885c4
Original commit hash: 952280cf787cf12b8ceb2b25c002891b3875c675

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9b3a05a9e5702775e6fe428774f84a7e764a90f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:21 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2414_00

Hsd-es-id: N/A
Original commit date: Thu Oct 7 08:47:58 2021 -0700
Change-Id: Id062bf9cf9f27d55565e8ccce6b87c63d7e393e8
Original commit hash: 9f55d42ba74b681c93c017190937381acb52dd60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1238c0cd07f86b69cd7b369124efa30df77c95fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:18 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.218

(cherry picked from commit 530778c82063f28a46faaaa30e43d6718286ae9c)

Thu Oct 7 10:03:36 2021 +0000
Original commit date: Thu Oct 7 10:03:36 2021 +0000
Original commit hash: 5bcd88de4c4ae50ab7128286cd93f4fa7efb1c75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2253fefe163e079bc6c96fd38d45227d26d7095 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:16 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014844489][ADL-P ADL-M | LP5 LP4 DDR4 DDR5] MRC pcit and cke configuration change for Mobile SKUs

[Feature Description]
  - Change following register configs based on PnP Team's recommendataion
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_gt               = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_vc1              = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.transaction_factor      = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.good_page_close_weight  = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ph_weight               = 0x0
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.late_weight             = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.early_weight            = 0x2
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.change_range            = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.max_pcit                = 1023
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.min_pcit                = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.min_pdwn_idle_counter    = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter    = 1535
  mc_scheduler_mem_sb.pm_pdwn_config_0_0_0_mchbar.ppd                       = 1

[Resolution]
Update the CSR value as the feature description

[Impacted Area]:
ADL-P ADL-M LP5 LP4 DDR4 DDR5

[Registers impacted]
  MC [x] PHY [] Both []

Hsd-es-id: 16014844489
Original commit date: Tue Sep 21 18:12:45 2021 +0530
Change-Id: I6f183dc06afcfd3e6496f4e0a66dcb4cc9518ae6
Original commit hash: 8c9af18c73ab60e33e457f4c5a6545350e7d764b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 6f70067a3eead1a639608f66a7e0ee3150ea3844 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:14 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] Detect the HDMI rework using GPIO configuration on S14

BIOS to select DP or HDMI mode on DDIB and DDID based on the levels of GPP_H_0
and GPP_J_8.

Hsd-es-id: 15010053550
Original commit date: Wed Oct 6 10:20:34 2021 +0800
Change-Id: Id880827c2467a24dc91b826cecd6ad105a851b34
Original commit hash: 91f73590c5f14d403d3438ebf5f3e7ddcb8f5e8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: ff36cc7b50b055d28dd3e629e3805442f670273b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:12 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Update WiFi 1.2.9.21385 and BT 3.4.4

1.Update WiFi Driver 1.2.9.21385 to ADL-S/P
2.Update Bluetooth Driver REL 3.4.4 to ADL-S

Hsd-es-id: 22013926203, 22013939714
Original commit date: Tue Oct 5 09:59:02 2021 +0800
Change-Id: I2e388e9e1da0ae34db973c5cb2cef0adf6244fd4
Original commit hash: 6989f58ea43f88d0571be50f9b518fa74a6f7333

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf

================================================================================ 
Commit: faa23aa9c1d65b64f0b37025d27fe80c94f80a6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:11 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 7 01:25:52 2021 -0700
Change-Id: I41d6093a072a37c58ab15b57a00606a8944d9822
Original commit hash: 649bbc803499d8e97312ac7b8d9d621643ac3655

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: af16562fc3d9f960e842e88bcc0e77d0bb6797d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:08 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.217

(cherry picked from commit 611cdb1ec9fefe331f5b47dc1360e687c5429c9b)

Thu Oct 7 04:40:06 2021 +0000
Original commit date: Thu Oct 7 04:40:06 2021 +0000
Original commit hash: ffa9992d84e7d8b56941410ed53fb3ce36adba31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cf782811e0a4453e8620c8b889e5613059d314d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:06 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P | LP5] Update tMRR calculation formula in MRC

[Issue Description]
-> LPDDR-5 MRC uses static value in Mc Configuration
-> tMRR value is not scaled as per Wck:Ck Ratio

[Resolution]
Jedec has provided formula for tMRR calculation
tMRR = (RL + (BL/N_max) + RD (tWCKPST / tCK) + 2) * (Wck:Ck Ratio)

[Impacted Platform]
ADL-P ADL-M LP5

[Registers impacted]
  MC [x] PHY [] Both []

Hsd-es-id: 16014899363
Original commit date: Wed Aug 4 19:31:38 2021 +0530
Change-Id: I15667d651e008e4bd672681c85640ebae3ca4228
Original commit hash: 4d2a70ab45127cb7acdf8efd5195a360047d362d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h

================================================================================ 
Commit: 50d82391bc967ba4637db92770358f9a3619c29d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:03 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2413_00

Hsd-es-id: N/A
Original commit date: Wed Oct 6 08:49:02 2021 -0700
Change-Id: Ifef06a3ac6e9a7a89194d453ebaf3994ba66d4cf
Original commit hash: 48e1682b38db086be5ae5f10b4903c59e326c3dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: de7c785bc4f4d61f41a73af86c43b076466cb77e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:26:01 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD

Hsd-es-id: 15010025468
Original commit date: Wed Oct 6 15:30:46 2021 +0530
Change-Id: I560addee91a4e466c66084e2d70abfd8b2ce6336
Original commit hash: b00356c6f81c51a3a29f6f4c10c786a3b61a8b0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: f05c5c388f61571f23f173584369a35b3ddbd2f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:59 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 6 01:30:50 2021 -0700
Change-Id: I52f5d92520f10981944f2f9e0310e63124761112
Original commit hash: f743e2750faeb9eecac4a0631696c349e6ccdbc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 396ef37387edbd06687f6eae3ea71f72ded07c3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:57 2021 +0800 
-------------------------------------------------------------------------------- 
PlatformPkg/ME: The LAN IP show 0.0.0.0 on WebUI after connect specific dock and config F6 while ME config to vPro Essentials(ES/EVQS).

vProTbtDock should be supported in both vPro and vPro Essentials.

Original commit date: Tue Oct 5 12:22:34 2021 +0800
Change-Id: I1f8f7f80920189f010cec9a600c1a47e29859e85
Original commit hash: 2beff84bb9eadf3c943318573a1a5b7dea1c4c82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: 7c20b30f88a0d4cfa145c4c2730bfe5723aa6ef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:54 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] Debug bios getting PEI_Assert error while booting to bios with bios v2404_00_230

Updated the code to execute PIPE query only if pcie lane is assigned to the pcie root port.

Hsd-es-id: 16014851762
Original commit date: Mon Oct 4 15:07:51 2021 -0700
Change-Id: I6110681072e3e3598fae3d87e562d5d5b1abd664
Original commit hash: f5afe46e84570768f35bb33931fa61c1aebb2a8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 0a040deeb4ff691ea871d3481c414fdced56690a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:52 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S AEP] : Dgpu Setup enable only for AEP
    - Fixed in BIOS.

Hsd-es-id: 16014847959
Original commit date: Fri Oct 1 11:49:50 2021 +0530
Change-Id: Ia7cdfa59778c08e26b882ed32e0d1be89edc80d7
Original commit hash: 2b56e64df38dcbb12c7741c6feadcf3a22e08f62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 89d0c98e02235e0b59adeb1cc9544a41ef7bc049 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:50 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2412_00

Hsd-es-id: N/A
Original commit date: Tue Oct 5 08:51:53 2021 -0700
Change-Id: Idd39e6942e9e2dc6a9cb1d7c23f0a2e0af497e40
Original commit hash: 8b18dafe0b78208cd46e15849799c5aaecfd9e14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b19ddfb0a9538b90e2bf672e4f1f17a6d8d126a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:49 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 5 01:40:55 2021 -0700
Change-Id: Ia6ef638e1487b023f4fbd6a797ea680a388f9001
Original commit hash: ab90a3889e2e55971a6392f754cdc2a0e20ac8af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 92b4541bb8e86809f4c76b3b7ca52370c31c9d52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:47 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.216

(cherry picked from commit a3831688f943cbd9f438971696441499df0d0400)

Tue Oct 5 06:32:43 2021 +0000
Original commit date: Tue Oct 5 06:32:43 2021 +0000
Original commit hash: 8b076a0818a33032faae97a6e921a7c8ffdcf708

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab659c717796c748ce9fbab46e9f7d098f6f5ca6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:45 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][ADL-P DDR5]CPGC based ReadMPR failed on 4800G4

[Issue Description]
  DDR5 Gear4 4800 fails in Early ReadMpr to get any response on MC1 CH1 Bytes2/3
  Failure Consistently occurs on CH1 Byte3

[Resolution]
  Receive Enable placement is incorrect , this is due to improper Read Preamble setting for Matched Mode and hence
  Preamble park for final Receive Enable value.
  We should have 2tCK_1110 preamble pattern for DDR5 Matched Path

[Code Change]
  Set 2tCK_1110 preamble pattern
  Also changed Preamble park to 128 instead of 64
  Additional change: Minibios was not populating Spd for CH1 on DDR5

[Registers impacted]
  MC [ ] Phy [ ] Both [ x ] Dram [ x ]

[Impacted Platform]
  ADL-P DDR5

Hsd-es-id: 16014849554
Original commit date: Fri Oct 1 14:35:48 2021 +0530
Change-Id: I6bd8e7c5224570e4944d5cf693dd2a031ebefff7
Original commit hash: 3ca1d7c08d6e692a277c85ffc0fabc33e8789c19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: adc358968a0f0f7ae938af11363104c363328967 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:43 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S][z690] - BIOS setup Fails to program PL1 \ PL2 overrides when Speed Shift (HWP) is disabled.

Correction added to keep the Turbo options enabled when either Speed Shift or Speed Step is enabled.

Hsd-es-id: 14015216513
Original commit date: Thu Sep 30 15:33:33 2021 -0700
Change-Id: I9e5df889e03f1498427c58d1e26284f2f74b7a64
Original commit hash: 3ee748abf1d4316051b1331bca163d14d7d2680e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 33132f35b730a93a79c1911a9b97c0324c4b6d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:41 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M]: Update defaults of Flash settings."

This reverts commit 26309652a799fa6bf8948ca50118777d0382acc9.

Hsd-es-id: 16014849123
Original commit date: Mon Oct 4 04:15:27 2021 -0700
Change-Id: I7973011e4f7a2d07deb6012393ab7176426054cf
Original commit hash: dc53ef5cdccdaed7c6c77c870541c8a9db4fdf1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 0ebab83e9679ad133c073d11d27d41b455e510e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:39 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\I2c\Library\BaseSerialIoI2cLib; Part 2 - Multiple Fix in Serial io I2c Lib

- Added Clear Errors on every read/write to make sure TxAbort is clear
- Optimized I2C write and it will now issue 1us delay when Tx fifo is full
- Added additional check for I2C Activity as it turns out checking just for TX Fifo empty was not sufficient
- Added Recovery flows in case Timeout or Tx Abort was faced, in such cases I2C will be reinitialized.
- Moved SerialIoI2cIsTxFifoNotFull to STATIC
- Changed SerialIoI2cPrivateWrite return type to indicate when data was added to TX FIFO

Hsd-es-id: 14014880043
Original commit date: Fri Sep 17 13:24:36 2021 -0700
Change-Id: I206e8e41054e9fd71c8c414ecc2eba2d8f5e335b
Original commit hash: 409904f62c41ce77d2fb59a1429cb8bf4a98c5d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c

================================================================================ 
Commit: 98f52714f157625c211313f81fe1c1a19ce1ba5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:37 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2411_00

Hsd-es-id: N/A
Original commit date: Mon Oct 4 08:48:29 2021 -0700
Change-Id: I949feec4ead52791a1cee7bc2a5cdeb9170420cf
Original commit hash: f1a0a08d481ac8d00f439194545f8ec6679db62c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3f32be5881e7d248e1c95726bc94eccb7cfac72f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:35 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.215

(cherry picked from commit bea54e65de3509c16f624129033aa2422cb1e6c3)

Mon Oct 4 12:26:13 2021 +0000
Original commit date: Mon Oct 4 12:26:13 2021 +0000
Original commit hash: d7498e58812bd2ab90e4b35612da8a01671f53b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9ae9ada50bb9dadaa66e390190046214dd77d4f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:34 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL P][RPLP][ADLS]V2405_01 daily ADP got hang up at 0054 after rest or S4 reume with release and debug build both, it also impacted V2407 RPLP and V2407 ADLS.

Revert "[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device"
This reverts commit 489b879aac2a2d7d0333b5dca8584a4b7cb860ff.

Hsd-es-id: 15010045803
Original commit date: Mon Oct 4 03:37:22 2021 -0700
Change-Id: I1ceb8b1630506f3d49e0ad389f6389981734708d
Original commit hash: 5a94e854229649b16f394df7fb7b0839793e681c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 716e0c9eedd8b43cb22ce19f6ce19c87e1900c8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:32 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 4 01:25:12 2021 -0700
Change-Id: I7ce1402651ddb152d47fbb3df49141967b3a54e1
Original commit hash: 353f0a6de9ff350d1a81017eb6e36015dbd9f2f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ac1eb4e9bec8aad74e73ba2cf9181bdc2de33dd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:30 2021 +0800 
-------------------------------------------------------------------------------- 
Deprecate BIOS option for GT PSMI

Hsd-es-id: 16014838244
Original commit date: Wed Sep 15 13:10:04 2021 +0530
Change-Id: I783a486327094ecdc6dad51abfd78b0269493280
Original commit hash: c03c23b3fbce6268ff63e4d43374706767377ccf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: bcd7181d82465ea3e821653f28605344994f2907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:28 2021 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Sun Oct 10 19:10:55 2021 -0700
Original commit date: Sun Oct 10 19:10:55 2021 -0700
Original commit hash: e1e282b8f9ae74749b8fc2e5105b1a18d4115ded

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c9861ba0ae3db163235d4a8acb7662226f39fb9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:26 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M]: Update defaults of Flash settings."

This reverts commit 26309652a799fa6bf8948ca50118777d0382acc9.

Hsd-es-id: 16014849123
Original commit date: Mon Oct 4 04:15:27 2021 -0700
Change-Id: I7973011e4f7a2d07deb6012393ab7176426054cf
Original commit hash: 9526b75f1d0e46d02b834cad84b119fe4629e2ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 4a5fca35087a8c9c3ebc2e2a204698f92796ee1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:23 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL P][RPLP][ADLS]V2405_01 daily ADP got hang up at 0054 after rest or S4 reume with release and debug build both, it also impacted V2407 RPLP and V2407 ADLS.

Revert "[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device"
This reverts commit 489b879aac2a2d7d0333b5dca8584a4b7cb860ff.

Hsd-es-id: 15010045803
Original commit date: Mon Oct 4 03:37:22 2021 -0700
Change-Id: I1ceb8b1630506f3d49e0ad389f6389981734708d
Original commit hash: a31dbcb266c153b889479cbdee8efbc6a1c6a205

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 195e3a2a68da9ae185e667a46f0e58c0caafd0a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:20 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2407_00

Hsd-es-id: N/A
Original commit date: Sun Oct 3 08:51:28 2021 -0700
Change-Id: I71ad164b95a75cae90fb558939b43fca23ad3cd1
Original commit hash: 764a4a33e854e1cbfef315a8b98c3656eb7ff215

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4b74dd8787cc4923ecc0bded8cb46a906ebb1aef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:18 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 3 01:24:17 2021 -0700
Change-Id: Ib25e370dd5e0402b0340848b0a560eae6a56757a
Original commit hash: 40dd864b2394578270c82a0f7a5d3dd0ab43ddec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2d2704a5d1126b289508206298177cca35819c73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:17 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.214

(cherry picked from commit d6f34c0a9942c149dd3463b33d1dc2f957c138e7)

Sun Oct 3 05:41:51 2021 +0000
Original commit date: Sun Oct 3 05:41:51 2021 +0000
Original commit hash: 81811bbc1f39fc62e32daeb51954335046fc90c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 96f3998892a7d0d611dc721cb7f17972f20d50e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:15 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P ADL-S | DDR4 DDR5 LP4 LP5] BIOS shows incorrect tcl trcd trp tras memory timing.

[Issue/Feature Description]
Memory timing parameters (tcl-trcd-trp-tras) are displayed for the last SAGV point. Instead, it should be the highest frequency SAGV point.

[Resolution]
Save memory timings when current frequency is higher than previous SAGV points for standard profiles only.

[Impacted Area]
ADL-P ADL-M ADL-S DDR4 DDR5 LP4 LP5

Hsd-es-id: 22012478082
Original commit date: Mon Sep 27 17:04:55 2021 +0530
Change-Id: Iad1226cd1e63b3c77c3c43780dc3a0d9ee862d1a
Original commit hash: 7be45f266f9410ab1abf1834f47a1f55f26363b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 31a1df6dc8cacf315c5dac62db96358dad240ace 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:13 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.213

(cherry picked from commit 1778ccdc164a8317dcb374d6f20be8e45732be41)

Sun Oct 3 03:16:31 2021 +0000
Original commit date: Sun Oct 3 03:16:31 2021 +0000
Original commit hash: 6bb6b46b36191f55fd8c65da091958cf92f9ec78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 149a7e539e6462e127723736dc73e7b3c6fa4134 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:11 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][NA][ADL-S ADL-P ADL-M | DDR5] skip ReadTimingCenteringJR training for freq < 3200

[Feature Description]
1. skip ReadTimingCenteringJR training for freq < 3200

[Resolution]
1. skip ReadTimingCenteringJR training for freq < 3200

[Impacted Area]
RxT

[Register Impacted]
PHY

Hsd-es-id: NA
Original commit date: Wed Sep 29 01:39:19 2021 +0800
Change-Id: Ibbd3657ba32622354d4f4d1ab9183c5c25c332d0
Original commit hash: ab45fbf7815bb1002ee37dc45f5be1cbab114119

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 505ad28d1da5c2c26bf4f5019cb83c0f908d9779 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:10 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2406_00

Hsd-es-id: N/A
Original commit date: Sat Oct 2 08:50:59 2021 -0700
Change-Id: I4bb3dae8d665fe9eba77be362d8d5d1db27f1e07
Original commit hash: 2d49492d435ec58e4fa74fe6fd6c1683b472fb1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a84b44d1fdb0e037251ba6097b094c1472ba31f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:07 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 2 01:23:21 2021 -0700
Change-Id: Ic6b1c342325143e9c5b8ec29140f5a39b21df3f5
Original commit hash: 3d3bc8b16f324aaa7f8ea0b7a3e5fcbdbc8dc95a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 81608184770c1657509b5f94bd16662b149db48f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:05 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010041419][ADL-S ADL-P ADL-M | DDR5] SMBIOS Type 17 reported should depend on the memory socket slot on system but not depend on the channels on the memory DIMM module

[Feature Description]
If a system includes memory-device sockets, the SMBIOS implementation includes a Memory Device structure instance for each slot according to the Memory Device (Type 17) of SMBIOS Spec,
whether or not the socket is currently populated. So the SMBIOS Type 17 reported should depend on the memory socket slot on system but not depend on the channels on the memory DIMM module.

[Resolution]
Implement the SlotMap according to the BoardId (4 slots for 2DPC boards and 2 slots for 1DPC boards).

[Impacted Area]
 SMBIOS

Register Impacted:
NA

Hsd-es-id: 15010041419
Original commit date: Tue Sep 28 21:26:59 2021 -0700
Change-Id: If6c772f843170a40b9d30db333a829c2a075811d
Original commit hash: bdcb5484564a136a279355bb09e064600ae141b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c

================================================================================ 
Commit: 188a89150cc65a65125677a570d847a57634a938 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:02 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_01

Hsd-es-id: N/A
Original commit date: Fri Oct 1 08:49:31 2021 -0700
Change-Id: I2123484255bae17d32530037f11b48ffd688e323
Original commit hash: afb73131c5ff9a99ddfce747c8cb9e13eee6c2a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e166d7cdab43468dd81c1b21e83d255acadf4e09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:25:00 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.212

(cherry picked from commit 93dc534b0ea0b9f43cbd8f302116d283bbd3d4c7)

Fri Oct 1 11:12:36 2021 +0000
Original commit date: Fri Oct 1 11:12:36 2021 +0000
Original commit hash: 41748e4ea1c7b73abdf0daf83f23897ea5c55ffd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6d61179971938d388623efc178175642f0dde47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:58 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][RPL]: Enlarge FvSetupData Size for GCC Build

Enlarge FvSetupData Size for Gcc build fail

Hsd-es-id: 15010040494
Original commit date: Fri Oct 1 15:34:42 2021 +0800
Change-Id: I50db241f5cd4ea786ebdec1f505485a55699de16
Original commit hash: 9b25a328ca40ddb77f7792a4283f206ae32f5d36

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 28e8d8e53d0a4345d3fa62255939a705a18a6fa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:55 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add all CPU stepping to release notes

Hsd-es-id: NA
Original commit date: Fri Oct 1 12:43:59 2021 +0530
Change-Id: I97d3975479c66c74b51963912326649a8a2f9702
Original commit hash: 902e4bb9b7cdec24bc682b89a729c8584660f2ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6ef105e539137e1936e0637d640bd8468a3f1247 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:53 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device

[Feature Description]
  With 1-Byte addressing, host must select page pointer to address entire
  1024B of non-volatile memory. It doesn't work with SPDWD enabled.

[Resolution]
  Set MR11[3] to enable 2-Bytes addressing for SPD5 Hub device.
  It is used in SPDWD mode to read SPD contents during run time.

[Impacted Area]:
  ADL DDR5

[Register Impacted]: SPD5_MR11

Hsd-es-id: 1509954226
Original commit date: Fri Sep 17 19:29:39 2021 +0800
Change-Id: I7b152b9743b3df29605e2ee59b4bcf63f284a713
Original commit hash: b0f74151cafc5fde1f21b17583b5f8f40bda1215

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 22fc97dc4d0d5eb401353d9b24811b01e4d66cae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:51 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.211

(cherry picked from commit 3a6e4f34b8e986c58379c9a568c2edd6a8412a1f)

Fri Oct 1 08:48:09 2021 +0000
Original commit date: Fri Oct 1 08:48:09 2021 +0000
Original commit hash: b4c5c8c5fe4cf3cd1701815e6477d2114a6dc44e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea858268234cfce3c3c1fb558806387c45435e24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:50 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][22013468311][ADL-S | DDR4 DDR5] Add support for non-POR 1DPC population on 2DPC board

Detect a non-POR 1DPC population on 2DPC board and reduce the speed.

(a) Add 3 new board types in MrcBoardType, and remove existing btDesktop2DpcDdr5:
  - btDesktop2DpcDaisyChain                // Daisy Chain, far DIMM should be populated first
  - btDesktop2DpcTeeTopologyAsymmetrical   // T-topology with asymmetrical DIMM routing, has particular DIMM population order
  - btDesktop2DpcTeeTopology               // T-topology with symmetrical DIMM routing, no particular DIMM population order

(b) Add new input parameter - FirstDimmBitMask (UINT8).
  MRC will use this parameter when board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical.
  MRC will ignore this parameter for other board types (including btDesktop2DpcTeeTopology, as it has no DIMM population order, any DIMM can go first).
  This is a 4-bit mask, one bit per DIMM.

    Bit [0] - MC0 DIMM0
    Bit [1] - MC0 DIMM1
    Bit [2] - MC1 DIMM0
    Bit [3] - MC1 DIMM1
  For each MC, the first DIMM to be populated should be set to '1' in FirstDimmBitMask.
  This will allow full flexibility to define which DIMM should be inserted first on any kind of board.

(c) Add new input parameter - FreqLimitMixedConfig (UINT16)
  This allows OEM to override the reduced speed in mixed 2DPC config or non-POR 2DPC config.
  Default: 0 (Auto). Otherwise: speed in MT/s

(d) Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL:
 BOOLEAN MemorySpeedReducedWrongDimmSlot;  // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to wrong DIMM population

(e) MRC flow changes:
  - After SPD Processing, MRC will check the BoardType.
  - If 1DPC populated on any MC, and board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical:
     - If actual DIMM population matches FirstDimmBitMask - continue as usual
     - Otherwise, limit the speed according to FreqLimitMixedConfig.
     If Auto, reduce by 1 bin for both DDR4 and DDR5, otherwise set the speed to FreqLimitMixedConfig.
     If the final resolved speed is less than POR 1DPC speed (meaning it was reduced), set MemorySpeedReducedWrongDimmSlot = TRUE.

- Remove btUser2, btUser3 - not used in ADL
- Rename btCRBDT to btDesktop1Dpc

 (f) Add support for mixed DIMMs in 2DPC
   - Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL: BOOLEAN MemorySpeedReducedMixedConfig;
     // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to mixed DIMM config
     MRC flow changes (for DDR4/DDR5 only):
      - After SPD Processing, MRC will check for a mixed config per channel, on all channels that have 2DPC populated.
      - If mixed config is detected:
         Limit the speed according to FreqLimitMixedConfig.
         If Auto, reduce by 1 bin for both DDR4 and DDR5.
         If not Auto, set the speed according to FreqLimitMixedConfig.
         If the final resolved speed is less than POR 2DPC speed (meaning it was reduced), set MemorySpeedReducedMixedConfig = TRUE.

 (g) Update Ddr5CccOdtTable2Dpc and Ddr5OdtTable2Dpc for 2DPC-1Rank-2Rank or 2DPC-2Rank-1Rank populated

Hsd-es-id: 22013468311 14014588799
Original commit date: Mon Jul 19 02:43:55 2021 -0700
Change-Id: I878f24d9cc1a19a5552d1c9557eace833eea975a
Original commit hash: 34242c1f2bd02f42131938936a931d9f1493435f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: c629f653993d07d47df9cca3f7bf40f341098ded 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:45 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 1 01:23:12 2021 -0700
Change-Id: I41f5e5249d30ce4ebb70d6ac527ad9c94671cfc1
Original commit hash: cd34c501f5d5dfb9ebf6979ecc1b5ea87c175814

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a1204e801025da41b3c0238bcc84eb11a0d2029b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:44 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_00

Hsd-es-id: N/A
Original commit date: Fri Oct 1 00:39:55 2021 -0700
Change-Id: I103bde7dd49bb6af71ec422321b70f8a1fd40b43
Original commit hash: 4a92b1a1ac41fe31daef545aef924f666a3eb03a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8a02e3a2beec5786138a784bb14c640886720a5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:42 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL] PlatSamplePkg/Features/Dptf: New ACPI Device ID for each platform generation

Changed _HID for DPTF Participants based on the DTT requirement.

Hsd-es-id: 1509899484
Original commit date: Mon Sep 27 15:33:16 2021 -0700
Change-Id: I63f081eddfb6927537f0b622f388d22b50ab29f6
Original commit hash: 5867f918979c79ce3d37732a00b8a1d74f5a91c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Hid.h
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: e01868a3e8c6b281c60556bef7deb22abf5c1d81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:40 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
CnviDdrRfim <- New

Hsd-es-id: 16014815177
Original commit date: Thu Sep 30 12:38:50 2021 +0530
Change-Id: I73b470528b1880ee9d3fc1c523ed0cd531ee65d1
Original commit hash: 8281699e54644965d2dbeaa7be7e8bf73cb2400e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: a68f37ea49440584190a0eae4f441afd30750287 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:38 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][RPL] PeiDxeTpmPlatformHierarchyLib: Fix Klocwork issues.

- Only free Rand variable when the allocation was successful.
- Reorganized platform hierarchy configuration blocks to allow error
handling of the memory allocations. Upon error, the platform hierarchy
will be disabled.

Hsd-es-id: 14015210724
Original commit date: Tue Sep 28 16:47:55 2021 -0700
Change-Id: I4cb37d7ef254738b66e91aaf220f011bd7e1971f
Original commit hash: c8e10ab008dd2e294e42627a3cae4d054bf61050

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.c

================================================================================ 
Commit: 7cf6eeaf844c7d237d418e6df605a734166067f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:37 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][OC] Core Ratio Extension mode is not visible for ADL-S SBGA

Changed the condition check for the setup options from PlatformFlavor to PlatformType.

Hsd-es-id: 22013916780
Original commit date: Wed Sep 29 16:55:21 2021 -0700
Change-Id: I20d9bc3a4f8256e3a042ba2196e652f412dd063f
Original commit hash: 00becb70aa2d6b24b464bc4ad9108695a32105c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 1c64c8d50612b24b802d6a2642a7947efb610422 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:34 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Remove unused patch tables from ADL-P code

Hsd-es-id: NA
Original commit date: Thu Sep 30 16:32:30 2021 +0530
Change-Id: I3d5284fe29751a1aa50d132411cf5a7b0a868919
Original commit hash: b666bff60fdebbdd6661bdaabcae972bf96a3b6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h

================================================================================ 
Commit: 757a10052fdb33db44ce814ba28d036fd5afabad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:33 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S][BGA] Fix the battery performance slider is not present in OS

Correct Pm Profile PCD value from desktop to mobile
Default value (desktop) will cause the OS to disable the battery slider.

Hsd-es-id: 14014439473
Original commit date: Wed Sep 29 16:13:31 2021 +0800
Change-Id: I1e88ec0f970309faf21a2df6affff871c4b9893d
Original commit hash: 2ad9edbbf8ebe66719566c10ce76bb17fa4dd9d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: bca24071ceef917b415b9e5e448650265319197e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:31 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Fix build failure External RPL-P

Hsd-es-id: N/A
Original commit date: Fri Oct 1 00:36:41 2021 +0800
Change-Id: I49aebeb453bf520141e3cee4a2827c1d33bed282
Original commit hash: 6fba08484aa5a1531ec6464cdb9c9b57d6a30fb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 19d745a04d2b7e31018e66b505758d19d31d445a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:29 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.210

(cherry picked from commit cd9a9850ec7c63442ecb41e162d9c92e83d1542c)

Thu Sep 30 18:01:54 2021 +0000
Original commit date: Thu Sep 30 18:01:54 2021 +0000
Original commit hash: 19486abb97e109179e1f05df7735702e0d88a800

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f433a60ce9e833a28aaf342323615cda5c15591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:28 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5]: FSP-OP 1 being set wrong after jedec reset in ECT

[Issue Description]
  Second call to JEDEC reset leads to the first MR16 Write with FSP-OP == 1.
  Simulation checker flags a timing violation due to not wating tFC.
  FSP-OP=1 is not expected.

[Resolution]
  When MRC switches to the high frequency via MrcLpddrSwitchToHigh(), MrcSetFspVrcg() updates the host structure value of MR16 to show that we are in FSP-OP=1.
  This is never changed before issuing the JEDEC Init sequence in subsequent MrcResetSequence() calls.
  Since ECT is completed, JEDEC Init uses the value directly from the host structure.

[Code Change]
  MrcJedecInitLpddr5() only has a single MR16 in its sequence which is intended to set FSP-WR=1.
  MR16 Host Structure value will change FSP-OP=0 and FSP-WR=1 before passing the data to Generic MRS FSM.

[Registers impacted]
  MC [ ] Phy [ ] Both [ ]

[Impacted Platform]
  ADL-M, ADL-P LP5

Hsd-es-id: 16014686385
Original commit date: Tue Sep 21 10:24:32 2021 +0530
Change-Id: I8f7457378b92c551d6068830cdfeb507afcc5097
Original commit hash: 53be4d3dea04e9a4ab111b478c648bb72302a00f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 94f7303ee3e08a4beccd2039f8a3026d6f030588 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:24 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2404_00

Hsd-es-id: N/A
Original commit date: Thu Sep 30 08:51:21 2021 -0700
Change-Id: Ic28a55be51cb91929ee85ccbe8f97d51773d322f
Original commit hash: 74554a8d99cc7c22e6bf67b4ec80ee73592405b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 01346e40f66f6dfabe019b860ca0647dc9bdc9a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:23 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Features: Disable PcdNvmeRecoveryEnable and adjust code for NvmeRecovery

1. Use structure pointer to reduce copy memory
2. Disable PcdNvmeRecoveryEnable, enable it when sbga available
3. Add ClearUpdateProgress in NvmeRecovery
4. Move NvmeRecovery folder to CapsuleUpdate\Resiliency and renamed to NvmeBasedRecovery
5. Renamed Dxe to BiosResiliencyDxe

Hsd-es-id: 1509992233
Original commit date: Wed Sep 29 01:12:02 2021 +0800
Change-Id: I7cf0f63eceeacededb4b166c5d78c80c7c226888
Original commit hash: 451dcaace326d40df8e3b30765845c4bf1e45f64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/Nvme14.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.h

================================================================================ 
Commit: 9dabb4a3303a82d790e4b846002d3c281f7e2b05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:20 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1038

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:23:27 2021 -0700
Change-Id: I6f3d8829b1e7f20447eb79328175c2810e0fbb6c
Original commit hash: bfadf699ade7792ad5bccc88cae1f811ff3d287e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 43e929b57b9201432545b85ad44b8ef19713dcd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:18 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.209

(cherry picked from commit 19423db4781d341bb06bd90dd8f06f2b63cdd897)

Thu Sep 30 11:00:59 2021 +0000
Original commit date: Thu Sep 30 11:00:59 2021 +0000
Original commit hash: f7dbe8e8fa80465cd07e9f7e78c43f4d2e4eda38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66f57721989b9d189d38e756747e3aa28d922f45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:16 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][1509893750][ADL] Add BIOS knobs for ECC testing

[Feature Description]
Due to bug in Tam access in Memory Controller 1, customer cannot inject ECC synthetically for ECC functionality testing.
We need to add 3 knobs:EccErrInjAddress, EccErrInjMask, EccErrInjCount.

[Resolution]
1. Add the three knobs
2. Program knob values into registers.

[Impacted Area]
ALL ADL

[Register Impacted]
MC

Hsd-es-id: 1509893750
Original commit date: Mon Sep 6 14:23:58 2021 +0800
Change-Id: I9839a95dce1051665a41a70e23c8e1ecfbcf4e9a
Original commit hash: a52711c8f416e30b50ceb175051e4419f4bca758

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 901260d6d951867349a681a92faa948cc66e27a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:13 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL]BIOS Work-around RCR to handle CPU xHCI PME_EN bit

PME_EN check as a part of _PS3 & set it if OS does not set

Hsd-es-id: 16013330907
Original commit date: Fri Sep 17 15:52:05 2021 +0800
Change-Id: Ica0015ac7f486b53e36f3ced2f292859002c1863
Original commit hash: 4bd4c38350a8c86dc7919a5c1efcf42abc2974da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 2c8a72ef11c7a3d02569fc5a06bbd000a2a9c265 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:11 2021 +0800 
-------------------------------------------------------------------------------- 
XmlCli: Knobs data overridden at runtime

Hsd-es-id: 14015098243
Original commit date: Tue Sep 28 12:28:38 2021 +0530
Change-Id: I088b88f514b51f2e4ce26adfc0f47de1c441e2b8
Original commit hash: beb64201401f4e3dba1ee12aeadd3d366c08192c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/Include/XmlCliFeature.dsc
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/BiosKnobsElement.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c

================================================================================ 
Commit: 6867e0280409e981f5a8957754cfded3b13e51e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:10 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 30 01:38:06 2021 -0700
Change-Id: I976c2842dd5257cc512c14ffc64152a56108395b
Original commit hash: ef2cafe667dc9e9caa98bf83c5ae56fe34e06505

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0e8a1ad2c2cbef2b9c5198f2f6fcd2dd7973a89d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:08 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-Px PowerMeter support

For BoardIdRplPxLp5Erb & BoardIdRplPxLp5Rvp.

Hsd-es-id: 1509974758
Original commit date: Fri Sep 17 10:07:30 2021 +0800
Change-Id: Ibaccf552d0f879ac02de0dc4ac097e817f215a27
Original commit hash: 613c272b28e79d5ceccb8333934107b9299edd1c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 8cd64a9055fa1e1db9a33892e1dc5eaa17a74541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:06 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-Px board support #3: Display config

Dual eDP on DDI-A/B.

Hsd-es-id: 1509247225
Original commit date: Thu Sep 9 13:50:02 2021 +0800
Change-Id: Ic292816c5b845a7c28fb04143fd870e9015121fe
Original commit hash: 0dab79c0c44aabc490ba96ddf773b9ec14fce612

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: afdae8e7698bf83c5e958378f3807b12eb42cb72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:05 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] RPL-Px board support #2: GPIO,CLock,USB and RTD3 Config


Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 13:12:07 2021 +0800
Change-Id: Id6a35d289c556bea2594e22d6168429f491a0880
Original commit hash: c85b97f898f7ce3e298cf25f50e04781e8b071be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpWwanRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplPxRvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 80ac81100d468417d434821d79e93d5b5788d9ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:02 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-Px board support #1: Add Sku & Board Id

Board ID 0x0A is for ERB, 0x0B for RVP.
Bom ID 0x01 is for PPV.
Create initial board support of RPL-Px,copy board config of ADL-P LP5 T4 CRB.

Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 11:26:58 2021 +0800
Change-Id: I5fea6da40d36316db9a83a589e956c2057864185
Original commit hash: 2b7712ee09e01db038e93140743194cbe5b5f2ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 035f0aa9341cdc205551eb8f154051cd614886af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:24:00 2021 +0800 
-------------------------------------------------------------------------------- 
Package/Module: AlderLakePlatSamplePkg/CapsuleUpdate

Fix the bug of Bios capsule update failure due to wrong bios_svn number

Hsd-es-id: N/A
Original commit date: Mon Sep 13 10:43:37 2021 +0800
Change-Id: Ieb11f3743bd57c903af3f5bfee8c77da92c71530
Original commit hash: 8f75f204060198fccc949da8d0b0251e15f8e18c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 479ab2d77816f896038c322fe93c8cf472de187e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:58 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Support corrupted ACM capsule update to trigger recovery in 0T profile

[Description]
Support the FIT error report on ACM skip not supported case to prevent SUT
hang in 0 profile.
Others ACM FIT error need to trigger recovery through EC WDT.

[Change]
1. Exclude the ACM not supported case to prevent hang in 0 profile.

[Impacted Platform]
ADL

Hsd-es-id: 16014090762
Original commit date: Tue Sep 28 17:19:44 2021 +0800
Change-Id: I73ab793ecc02b8d43374cf951b03723800501d80
Original commit hash: 5b9ce24a6a5af0bdc5e7f8b14887d92b5ae3f4c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c

================================================================================ 
Commit: 91ee8be36bf9dad3c38764f5e9e9263f215f6ede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:56 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] Fix PCIE LANE15~16 (Gen3/Gen4) function fail on B660 QS sample QXT2

Updated the code to perform PresetToCoefficient mapping for Controller Rp0, changed access type from primary to sideband

Hsd-es-id: 14015176406
Original commit date: Mon Sep 27 10:05:56 2021 -0700
Change-Id: I59185e14fed2ba3c816ec0eabdf50854222f5f0a
Original commit hash: d4c9cb46bc9775faf2eabce15f1824937c230d6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: 640e49cc8a808edfa793ebdb8270ed3a3380d5e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:54 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2403_00

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:51:13 2021 -0700
Change-Id: I78bdb1c7ba3fb6da75d9cbccf6f159ac1b172328
Original commit hash: b89d3ab24fd6c1098840d2b0a6d331a29690fb14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 74b9df0177317180fe40ee137590a21ca1481ea2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:53 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M]: Update defaults of Flash settings.

Update defaults of Flash settings

Hsd-es-id: 1509372288
Original commit date: Wed Sep 15 00:53:14 2021 -0700
Change-Id: I59eea82ddfa196c86fe752edad691f303ccf5d08
Original commit hash: 06b91648525e093e45f99ff62bcce97875b5cb79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 4e5917e1793082914cb1ccf901cf40f6f63f5bcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:51 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 29 01:45:38 2021 -0700
Change-Id: I411aae25bb6b5754d2947230e6a2ae5784c019fd
Original commit hash: 339193fd50621f2df7aa73f65e62a80184f24b0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a88a3fe6641c024b16cad0e950a7e25c4a3f031c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:49 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Set the retention value as per recommendation

- Retention to Low Current Mode (1.1V to.1.65V) = 0x2Bh = 43us
- Retention to High Current Mode (1.1V to.1.8V) = 0x36h = 54us

Hsd-es-id: 16014667051
Original commit date: Tue Sep 14 13:01:59 2021 +0530
Change-Id: Id7ddc324eb8daf1243f38e75d8da687988e3e4d9
Original commit hash: ad13341335f564b414e7e54f836c42e19a4605b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 71fbf4a6aadd33839e0553c79b4017e6d9e136bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:47 2021 +0800 
-------------------------------------------------------------------------------- 
[TBT][MR][Tigris] Device ID definition of MR HR 2C in RKL reference code is 0x1137

Modify Device ID definition MR_HR_2C to be 0x1133

Hsd-es-id: 1509344665
Original commit date: Tue Jun 22 10:24:59 2021 +0800
Change-Id: I201b3d4984eef48eef9c2486a03f0ad46a044f12
Original commit hash: 2a1dc348bb4a777a92f006d58278ca6019c3c54a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h

================================================================================ 
Commit: 58640ab7b09e8bdefab494237ba1f8c2fc48e8db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:45 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] Core Naming- Change core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores

Core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores

Hsd-es-id: 22013733639
Original commit date: Thu Sep 23 17:26:31 2021 -0700
Change-Id: I8ccf73b342873919e508248eaf1174b4aedd509c
Original commit hash: b515f031e2677e99c4bce03c262277d47cf72ec3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/FusaSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 368b5ade4a75952eac102334e55eae6fac85b905 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:44 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2402_00

Hsd-es-id: N/A
Original commit date: Tue Sep 28 08:48:50 2021 -0700
Change-Id: I5c0dfc8bdb180c338c4073eabac924a3b8979479
Original commit hash: f65fe36589a731334aada9bfcf393a4aaf32c619

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 125a4103f1d45e601e7b8ca9d78b7693ff405429 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:42 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 28 01:27:17 2021 -0700
Change-Id: I8493388e4fd25d910500b988614deac0efd16a28
Original commit hash: 3c3f58d999ba576347186c0ba583833a0c7d36dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 202ca924ce3a229e7e178cbf79c9ddee82e2a6bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:40 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Capsule update Resiliency: Support Resiliency in Monolithic FMP

1. If it's a resiliency BIOS, set PostBios update flag (UpdatingResiliency) in the end of monolithic update to trigger BIOS backup in the next boot.
2. Defer EC reset if it's a resiliency update to avoid disabling EC WDT.
3. When BIOS update if failed in the middle, disable TopSwap before returning.
4. Change the color of pop-up prompt in BIOS restore action.
5. Make ME Resiliency registration (set UpdatingMeResiliency) and BIOS backup/restore happen in the same boot.

Hsd-es-id: 16014635279, 16014544122, 16014644385
Original commit date: Mon Sep 27 11:23:19 2021 +0800
Change-Id: Ia1e0703e1b0dab3115c45dd28160bc04a39399e9
Original commit hash: 55434375d68c22243a24fa47bfea4a43cc65558e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf

================================================================================ 
Commit: 9fff1b999ab41fa797bda91325b69cb6505ddb6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:38 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] I2C1A Pins definition are incorrect.

Change : Corrected to GPP_F12 (SCL) and GPP_13 (SDA)

Hsd-es-id: 16014796516
Original commit date: Mon Sep 27 17:13:01 2021 +0530
Change-Id: I54a11452ca03ea99a972df89084a0bafb4d67622
Original commit hash: 3dc0bf17d3dfd0dedbb4d962fbc80d32ca522783

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: 0f37b46ecad605cdceb8914ff56c3b87acb0538e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:37 2021 +0800 
-------------------------------------------------------------------------------- 
[ADLS][AEP] Rtd3 and Power Meter support for ADLS BGA AEP board

Rtd3 support Added for board
Power meter support added
Config Patch table updated

Hsd-es-id: 22013519375
Original commit date: Mon Aug 23 15:12:05 2021 +0530
Change-Id: I312f07c26ffa72be1dea2a3bd3647fa057acd052
Original commit hash: 7778faec43bc7a0dc415bfe2ff52d7422be27d2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBAepRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 93ddf55fe4686029809b2fd3935552669dbb2e18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:34 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] Updating PCH policy to utilize the right Thermal suggested setting variables

 - Switched SataThermalSuggestedSetting to TTSuggestedSetting
 - Switched TTSuggestedSetting to DmiSuggestedSetting

Hsd-es-id: 1509904593
Original commit date: Thu Sep 16 08:25:32 2021 -0700
Change-Id: I8f4d10e53e64af1a9553bc803b5c7824cc0f78a3
Original commit hash: d504e92bc1173eb8a00874984ff0d1ad3defb3d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: c829ffe2e6406b1fa097415d18255ca5890c232a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:33 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] If Control Logic set to disable, the Link options->GPIO control will miss default option

Chipset->System Agent (SA) Configuration->MIPI Camera Configuration
Set "Control Logic 2" setup item as Disabled
will change to GPIO control option to "No Control Logic" (First option).

Hsd-es-id: 1509977920
Original commit date: Fri Sep 24 02:29:25 2021 +0800
Change-Id: If7477c03e84c5eba37b42dd750f59601797700cb
Original commit hash: 4f9bce78a594e68a8741523a022b4e3e83895889

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7947fd6c60e73a98fc3daf56950139b236f1ad9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:30 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000004
- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Sep 28 10:30:32 2021 +0800
Change-Id: I1d2df687506c7c3cd85e713fcb2285410b0b16f5
Original commit hash: 3bd47b73b6c8d3db36a23efe4238b8f075ec0941

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b298aebfea5a76802d245b573f460dbaec58b25a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:29 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.208

(cherry picked from commit 5e77b9ed669d62ffb14108075f8f0defaf38f8a3)

Tue Sep 28 01:57:28 2021 +0000
Original commit date: Tue Sep 28 01:57:28 2021 +0000
Original commit hash: c38013a3b0bc2c0d034ba5744b717717decd8e08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f2c91a52d61bfbb4f3b58f5972fbd360d3ac605 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:27 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014467861][ADL-P ADL-M | LP5 LP4] Enable DOP Gating

[Issue/Feature Description]
  Enable DOP Gating feature for Power saving in LPMODE.
  Its only applicable for LPMODE3

[Impacted Area]
  ADL-P ADL-M | LP5 LP4

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014467861
Original commit date: Tue Sep 21 23:04:32 2021 +0530
Change-Id: I38c9691bcd5c107ab005a46094d3cad5376bb54f
Original commit hash: 59d2d10725860eba6b360c1a1b56bd88dfb9608e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f75416840e97e3b26d0650453c5c18a11efc2e27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:25 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.207

(cherry picked from commit c8302f8475df7b31943a5b2088c68a88634b1dc1)

Tue Sep 28 00:49:11 2021 +0000
Original commit date: Tue Sep 28 00:49:11 2021 +0000
Original commit hash: c96a3eaa60547e049a8dddf94ee56d11b71e1288

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e43fed32c84f448e0f13cc87a6cccd7c9b181f21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:23 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014726376][ADL-P ADL-M | LP5] Dynamic Pi Clock Gating

[Issue/Feature Description]
    Enable Dynamic Pi Clock Gating for LP5.
    By default, it was enabled for all other memory Technologies

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014726376
Original commit date: Tue Sep 21 22:34:13 2021 +0530
Change-Id: Icc2508d63186a46488b3b7f6cc2893a981359872
Original commit hash: b60fcc27848e5d8cff8cf270f99c590e89db3d34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 247297a08ef93b9e9933e6294e391fb3fb91ea05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:21 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2401_00

Hsd-es-id: N/A
Original commit date: Mon Sep 27 08:49:27 2021 -0700
Change-Id: I995c9807ffb068784ce4b25fd4aa1dcecf872150
Original commit hash: c4b88c51701c7cf899f784d0d0a4dab59ebee2c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bc0839e2a1545477425a0aa85885dd18e7c8e125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:19 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 27 04:08:59 2021 -0700
Change-Id: I088ac8ef387696cc54f3f2446f882f47cdb6e131
Original commit hash: 1d591708fd598f00bea575f359f64d42c5aa9d61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 63882e4588f101179cbcb655ffd33d46d389aa14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:17 2021 +0800 
-------------------------------------------------------------------------------- 
KW issue reported in CPU RC Code

Hsd-es-id: 15010004682
Original commit date: Mon Sep 27 12:58:18 2021 +0530
Change-Id: I799fe7ba8b2d34996c8a13e48460d64f1aef7115
Original commit hash: 05d2c38de280069237c0049f2bee805fe918e300

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 9f1ff61f3069a6c5c3f53c83cbfe09eb447f3364 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:16 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][COBALT][BKC][LP5][G3] Camera Preview is blank when only UF OV13858 Camera is enabled in BIOS for G3 Card.

Hsd-es-id: 16014721123
Original commit date: Fri Aug 27 15:31:59 2021 +0530
Change-Id: I2d76a2e80493f6e32b89bb8c0b24de10cad18c56
Original commit hash: a23cc73a6b7f70828742725eb6116823f1e0a19c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/BaseIpuFruLib.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c

================================================================================ 
Commit: 445489b9ab6c8567e2628c1d841d9ce8af2cc287 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:14 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] 125W-8+4 PL setting doesn't meet the TA #646724

Updated the PL2 value for 125W 841.

Hsd-es-id: 1509991665
Original commit date: Mon Sep 27 12:27:18 2021 +0530
Change-Id: I3f4d59aca45f7cf85ea6004b6ed90528258c43da
Original commit hash: 87584eb9fc12845be72185ad57eb16760cfcb804

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 1d35dd2b627f02e81a59cde520093da08f55785a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:12 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][XmlCli] HIITest\HIIConfigAccessProtocolTest is failing with Self Certification tool

Reference #150162

Hsd-es-id: 16014589582
Original commit date: Thu Sep 23 18:12:31 2021 +0800
Change-Id: Iafa4455f840f05f941460e5285556aebe7313974
Original commit hash: 30becabb618e280ecb60d175a1d28b44b82f780b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonHii.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetup.uni
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetupVfr.vfr

================================================================================ 
Commit: ed95790edc678b259d9d37390a69a6e3a5a68482 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:10 2021 +0800 
-------------------------------------------------------------------------------- 
Intel firmware Guard: NvmeRecovery

Fixed the bug: RPMB key can't be programmed because of a wrong DCB offset.

Hsd-es-id: 1509970200
Original commit date: Wed Sep 22 15:29:27 2021 +0800
Change-Id: Iecff53d2ddbad1f41261109a6664e1cabff8588e
Original commit hash: b746bc3ee5963c2bcb44391ec145bdc144e85783

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.c

================================================================================ 
Commit: a624ccc039059f0d70a4082a10b12e777e958517 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:09 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.206

(cherry picked from commit 7580f650e55a90b399b0558f4892acb2177674fa)

Mon Sep 27 07:21:59 2021 +0000
Original commit date: Mon Sep 27 07:21:59 2021 +0000
Original commit hash: 25429410cea5b00b47c7f5b7f0a7055fbc11ed83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: effc7136d087c28b75cafc5a1e2001049d07b977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:07 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014452291][ADL-P ADL-M | LP5] Disable WCK Always On Mode

[Feature Description]
  Enable WCK Dynamic Mode for 1R and WCK Manual Mode for 2R.
  WCK Dynamic mode helps to do power savings in Idle Mode.
  Update of Pi4IncPreamble for LP5 Gear4 as per design guidelines.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
   MC [x] Phy [] Both [ ]

Hsd-es-id: 16014452291
Original commit date: Fri Sep 17 16:03:56 2021 +0530
Change-Id: I07aee1a34edeaa3cda52960a4144eecfe0204308
Original commit hash: 3dcb71e3c685135b3ab2f9e2e52de6e5002a1873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4f103dd6320c8f712d8a5a199a61a109f7218741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:05 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL_M][Q0][Chasm falls] SECURITY ::Resiliency BIOS Capsule upgrade/downgrade failure from EFI/OS

MRC training after BIOS update takes more than 2 minutes and hence recovery is triggered. (EC WDT timeout)
Since MRC full training might happen not just in the first boot (e.g., MRC version change, CMOS power loss, etc), always set a max timeout value (255s) to simplify code logic.
After this change, a BIOS corruption would need to wait 5 minutes to trigger recovery at worst case.

Hsd-es-id: 16014580003
Original commit date: Thu Sep 9 22:07:34 2021 +0800
Change-Id: Ia211af961abd05b080f57aea0a9f24129727b8b6
Original commit hash: 6270204917a229fdc56eb5c8b835766a432c3ee8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 8999935fbcf79f9f904b3ea5f9f0872296a9921c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:03 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.205

(cherry picked from commit b9781bb451e19df62dfa849cf65013fe2082a891)

Mon Sep 27 03:20:25 2021 +0000
Original commit date: Mon Sep 27 03:20:25 2021 +0000
Original commit hash: 8f238d1b81f0b8f16e5c840d7ec211c1bc6d543e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 665ce184cad4cdaed5ee51e8d0e7994f6c6d3fd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:02 2021 +0800 
-------------------------------------------------------------------------------- 
[PCH] Initialize PCIE slot's Power and Reset pin as ACPI mode

The change aims to address [Concurrency] PCIe storage devices getting
dropped with VMD enabled while running S3/S4 test. Issue is related to flow
sequence of S3/S4. Looks at following flow to see Why issue (unexpected link
drop after S3/S4 resume) happen in vmd case, but not happen in non-vmd case

VMD case flow
1) VMD driver puts SPA, SPC and SPG in D3hot
2) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
3) GPIO LPSS driver initiates context save
4) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
5) S4 entry completed
6) S4 resume
7) VMD driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved after _POFF for SPA, SPC and SPG the restored state
for these controllers is _POFF leading to link down

Non VMD case flow:
1) GPIO LPSS driver initiates context save
2) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
3) Inbox driver puts SPA, SPC and SPG in D3hot
4) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
5) S4 entry completed
6) S4 resume
7) Inbox driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved ahead of  _POFF for SPA, SPC and SPG the restored state
for these controllers is _PON which won't lead to link down

Solution is to change PWEN# and PERST# mode from driver mode to ACPI mode.
As GPIO driver will only save and restore the pins configured as GPIO driver mode.

Hsd-es-id: 1509898718
Original commit date: Thu Sep 23 10:36:17 2021 +0800
Change-Id: I65e61d725e95ab69971726b65a1e3276dd0dd166
Original commit hash: ae7aea713be1ebddf2340bbd5602e04c224edbb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 08b322caabe985d753f22b7a24bcc24b88b07596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:23:00 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][1509984458] Enable SAGV for all SKUs

[Feature Description]
1. Enable SAGV for all SKUs

[Resolution]
1. Enable SAGV for all SKUs by setting SaGv with value 5 in patch table.

Additional change:
2. Add the new headless MRC support.

[Impacted Area]
SAGV, HMRC

[Register Impacted]
PHY, MC

Hsd-es-id: 1509984458
Original commit date: Fri Sep 24 13:50:48 2021 +0800
Change-Id: Ibaff5fe38ed4d49ffad8bddceef279b0501868d2
Original commit hash: f6c61b863bc5b68abd1df2f05be6314fcb42210d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 1db5eec37a9e72950a60f1f60e0e3f306ae14977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:22:58 2021 +0800 
-------------------------------------------------------------------------------- 
[RPLP][PSR] UEFI should inform CSME if chassis intrusion occurs

While in all BIOS boot flows during the TrustedBiosPhase,
if ChassisIntrusionEvent occurs then BIOS shall inform CSME
via a HECI Command.

Hsd-es-id: 1509783768
Original commit date: Mon Aug 30 21:17:33 2021 +0530
Change-Id: I4925b0ec4e4d0c9bae8c73badc6a41c7040ecf69
Original commit hash: 2f87ea12f32f1f022bdc2fb95a07b81ff582e6f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 5081956361d79b041b7d7cf4086807f6f21456ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:22:56 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Update microcode version 0x12 for ADL-S C0

Update microcode version 0x12 for ADL-S C0

Hsd-es-id: N/A
Original commit date: Sun Sep 26 16:52:34 2021 +0800
Change-Id: I15770750be728c7e68be55e263452ddf339fd6de
Original commit hash: 65a3f00d11d3053b9acab293d25e11e7c8a94c51

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 16d98d29826282afc71f1ac408d4a4e493dd8990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:22:54 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "RPL_A0 production patch 0x00000004"

This reverts commit 9cbcb63613e7f8d2c1d16be56de8aeb26e312c9c.

(cherry picked from commit 8d9b9fcb2d8fc0f74031027c4f7a4abc72c0c898)

Mon Oct 4 09:29:26 2021 +0800
Original commit date: Mon Oct 4 09:29:26 2021 +0800
Change-Id: Ic03f0cb92d3806ab70262c63e24545b7e0d2a217
Original commit hash: a94a22dddd583619caa7d367d73e36ffea0dca13

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 589bc61cf7987e3d0bb46b6defdc54eef8fa3e57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 23 21:22:53 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "Update BIOS version to 2397_01"

This reverts commit ce6c53535966e13b4252e0c2febac235ca71e165.

Mon Oct 4 09:29:14 2021 +0800
Original commit date: Mon Oct 4 09:29:14 2021 +0800
Original commit hash: 2d4e6dad6e155d7a9f640f685e0e50620c543469

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
