
OCTO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000406c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000004  20000000  0000406c  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000140  20000004  00004070  00020004  2**2
                  ALLOC
  3 .stack        00002004  20000144  000041b0  00020004  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002ded9  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000043fa  00000000  00000000  0004df5e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006737  00000000  00000000  00052358  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000770  00000000  00000000  00058a8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000738  00000000  00000000  000591ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001acdb  00000000  00000000  00059937  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001160f  00000000  00000000  00074612  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00085927  00000000  00000000  00085c21  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000013a0  00000000  00000000  0010b548  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002148 	.word	0x20002148
       4:	00002079 	.word	0x00002079
       8:	00002075 	.word	0x00002075
       c:	00002075 	.word	0x00002075
	...
      2c:	00002075 	.word	0x00002075
	...
      38:	00002075 	.word	0x00002075
      3c:	00002075 	.word	0x00002075
      40:	00002075 	.word	0x00002075
      44:	00002075 	.word	0x00002075
      48:	00002075 	.word	0x00002075
      4c:	00000315 	.word	0x00000315
      50:	00002075 	.word	0x00002075
      54:	00002075 	.word	0x00002075
      58:	00002075 	.word	0x00002075
      5c:	00002075 	.word	0x00002075
      60:	00002075 	.word	0x00002075
      64:	00001915 	.word	0x00001915
      68:	00001925 	.word	0x00001925
      6c:	00001935 	.word	0x00001935
      70:	00001945 	.word	0x00001945
	...
      7c:	00002075 	.word	0x00002075
      80:	00002075 	.word	0x00002075
      84:	00002075 	.word	0x00002075
      88:	00002075 	.word	0x00002075
      8c:	00002075 	.word	0x00002075
      90:	00002075 	.word	0x00002075
	...
      9c:	000006d5 	.word	0x000006d5
      a0:	00002075 	.word	0x00002075
      a4:	000008b9 	.word	0x000008b9
      a8:	00002075 	.word	0x00002075
      ac:	00002075 	.word	0x00002075
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000004 	.word	0x20000004
      d4:	00000000 	.word	0x00000000
      d8:	0000406c 	.word	0x0000406c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000008 	.word	0x20000008
     108:	0000406c 	.word	0x0000406c
     10c:	0000406c 	.word	0x0000406c
     110:	00000000 	.word	0x00000000

00000114 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     114:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     116:	7a98      	ldrb	r0, [r3, #10]
     118:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     11a:	4770      	bx	lr

0000011c <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     11c:	b570      	push	{r4, r5, r6, lr}
     11e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     120:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     122:	2208      	movs	r2, #8
     124:	4b05      	ldr	r3, [pc, #20]	; (13c <rtc_count_enable+0x20>)
     126:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     128:	4d05      	ldr	r5, [pc, #20]	; (140 <rtc_count_enable+0x24>)
     12a:	0020      	movs	r0, r4
     12c:	47a8      	blx	r5
     12e:	2800      	cmp	r0, #0
     130:	d1fb      	bne.n	12a <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     132:	8832      	ldrh	r2, [r6, #0]
     134:	2302      	movs	r3, #2
     136:	4313      	orrs	r3, r2
     138:	8033      	strh	r3, [r6, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	e000e100 	.word	0xe000e100
     140:	00000115 	.word	0x00000115

00000144 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     144:	b570      	push	{r4, r5, r6, lr}
     146:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     148:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     14a:	2108      	movs	r1, #8
     14c:	2380      	movs	r3, #128	; 0x80
     14e:	4a06      	ldr	r2, [pc, #24]	; (168 <rtc_count_disable+0x24>)
     150:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     152:	4d06      	ldr	r5, [pc, #24]	; (16c <rtc_count_disable+0x28>)
     154:	0020      	movs	r0, r4
     156:	47a8      	blx	r5
     158:	2800      	cmp	r0, #0
     15a:	d1fb      	bne.n	154 <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     15c:	8833      	ldrh	r3, [r6, #0]
     15e:	2202      	movs	r2, #2
     160:	4393      	bics	r3, r2
     162:	8033      	strh	r3, [r6, #0]
}
     164:	bd70      	pop	{r4, r5, r6, pc}
     166:	46c0      	nop			; (mov r8, r8)
     168:	e000e100 	.word	0xe000e100
     16c:	00000115 	.word	0x00000115

00000170 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     170:	b570      	push	{r4, r5, r6, lr}
     172:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     174:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     176:	4b07      	ldr	r3, [pc, #28]	; (194 <rtc_count_reset+0x24>)
     178:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     17a:	2300      	movs	r3, #0
     17c:	82a3      	strh	r3, [r4, #20]
	module->enabled_callback    = 0;
     17e:	82e3      	strh	r3, [r4, #22]
#endif

	while (rtc_count_is_syncing(module)) {
     180:	4d05      	ldr	r5, [pc, #20]	; (198 <rtc_count_reset+0x28>)
     182:	0020      	movs	r0, r4
     184:	47a8      	blx	r5
     186:	2800      	cmp	r0, #0
     188:	d1fb      	bne.n	182 <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     18a:	8832      	ldrh	r2, [r6, #0]
     18c:	2301      	movs	r3, #1
     18e:	4313      	orrs	r3, r2
     190:	8033      	strh	r3, [r6, #0]
}
     192:	bd70      	pop	{r4, r5, r6, pc}
     194:	00000145 	.word	0x00000145
     198:	00000115 	.word	0x00000115

0000019c <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     19c:	b570      	push	{r4, r5, r6, lr}
     19e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     1a0:	6806      	ldr	r6, [r0, #0]
	/* Initialize return value. */
	uint32_t ret_val;

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if(!(module->continuously_update)) {
     1a2:	7943      	ldrb	r3, [r0, #5]
     1a4:	2b00      	cmp	r3, #0
     1a6:	d106      	bne.n	1b6 <rtc_count_get_count+0x1a>
		/* Request read on count register. */
		rtc_module->MODE0.READREQ.reg = RTC_READREQ_RREQ;
     1a8:	4b09      	ldr	r3, [pc, #36]	; (1d0 <rtc_count_get_count+0x34>)
     1aa:	8073      	strh	r3, [r6, #2]

		while (rtc_count_is_syncing(module)) {
     1ac:	4d09      	ldr	r5, [pc, #36]	; (1d4 <rtc_count_get_count+0x38>)
     1ae:	0020      	movs	r0, r4
     1b0:	47a8      	blx	r5
     1b2:	2800      	cmp	r0, #0
     1b4:	d1fb      	bne.n	1ae <rtc_count_get_count+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     1b6:	7923      	ldrb	r3, [r4, #4]
     1b8:	2b00      	cmp	r3, #0
     1ba:	d004      	beq.n	1c6 <rtc_count_get_count+0x2a>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     1bc:	2000      	movs	r0, #0
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     1be:	2b01      	cmp	r3, #1
     1c0:	d104      	bne.n	1cc <rtc_count_get_count+0x30>
		case RTC_COUNT_MODE_32BIT:
			/* Return count value in 32-bit mode. */
			ret_val = rtc_module->MODE0.COUNT.reg;
     1c2:	6930      	ldr	r0, [r6, #16]

			break;
     1c4:	e002      	b.n	1cc <rtc_count_get_count+0x30>

		case RTC_COUNT_MODE_16BIT:
			/* Return count value in 16-bit mode. */
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
     1c6:	8a30      	ldrh	r0, [r6, #16]
     1c8:	b280      	uxth	r0, r0

			break;
     1ca:	e7ff      	b.n	1cc <rtc_count_get_count+0x30>
			ret_val = 0;
			break;
	}

	return ret_val;
}
     1cc:	bd70      	pop	{r4, r5, r6, pc}
     1ce:	46c0      	nop			; (mov r8, r8)
     1d0:	ffff8000 	.word	0xffff8000
     1d4:	00000115 	.word	0x00000115

000001d8 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     1d8:	b5f0      	push	{r4, r5, r6, r7, lr}
     1da:	b083      	sub	sp, #12
     1dc:	0004      	movs	r4, r0
     1de:	9101      	str	r1, [sp, #4]
     1e0:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     1e2:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     1e4:	4f11      	ldr	r7, [pc, #68]	; (22c <rtc_count_set_compare+0x54>)
     1e6:	0020      	movs	r0, r4
     1e8:	47b8      	blx	r7
     1ea:	2800      	cmp	r0, #0
     1ec:	d1fb      	bne.n	1e6 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     1ee:	7923      	ldrb	r3, [r4, #4]
     1f0:	2b00      	cmp	r3, #0
     1f2:	d00a      	beq.n	20a <rtc_count_set_compare+0x32>
     1f4:	2b01      	cmp	r3, #1
     1f6:	d116      	bne.n	226 <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     1f8:	3017      	adds	r0, #23

	/* Set compare values based on operation mode. */
	switch (module->mode) {
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     1fa:	2d01      	cmp	r5, #1
     1fc:	d814      	bhi.n	228 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     1fe:	3506      	adds	r5, #6
     200:	00ad      	lsls	r5, r5, #2
     202:	9b01      	ldr	r3, [sp, #4]
     204:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     206:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;

			break;
     208:	e00e      	b.n	228 <rtc_count_set_compare+0x50>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
				return STATUS_ERR_INVALID_ARG;
     20a:	2017      	movs	r0, #23

			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     20c:	2d02      	cmp	r5, #2
     20e:	d80b      	bhi.n	228 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     210:	4b07      	ldr	r3, [pc, #28]	; (230 <rtc_count_set_compare+0x58>)
     212:	9a01      	ldr	r2, [sp, #4]
     214:	429a      	cmp	r2, r3
     216:	d807      	bhi.n	228 <rtc_count_set_compare+0x50>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     218:	466b      	mov	r3, sp
     21a:	889b      	ldrh	r3, [r3, #4]
     21c:	350c      	adds	r5, #12
     21e:	006d      	lsls	r5, r5, #1
     220:	53ab      	strh	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     222:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;

			break;
     224:	e000      	b.n	228 <rtc_count_set_compare+0x50>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     226:	201a      	movs	r0, #26
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
     228:	b003      	add	sp, #12
     22a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     22c:	00000115 	.word	0x00000115
     230:	0000ffff 	.word	0x0000ffff

00000234 <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     234:	b5f0      	push	{r4, r5, r6, r7, lr}
     236:	b083      	sub	sp, #12
     238:	0004      	movs	r4, r0
     23a:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     23c:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     23e:	4a2e      	ldr	r2, [pc, #184]	; (2f8 <rtc_count_init+0xc4>)
     240:	6991      	ldr	r1, [r2, #24]
     242:	2320      	movs	r3, #32
     244:	430b      	orrs	r3, r1
     246:	6193      	str	r3, [r2, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     248:	a901      	add	r1, sp, #4
     24a:	2302      	movs	r3, #2
     24c:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     24e:	2004      	movs	r0, #4
     250:	4b2a      	ldr	r3, [pc, #168]	; (2fc <rtc_count_init+0xc8>)
     252:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     254:	2004      	movs	r0, #4
     256:	4b2a      	ldr	r3, [pc, #168]	; (300 <rtc_count_init+0xcc>)
     258:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     25a:	0020      	movs	r0, r4
     25c:	4b29      	ldr	r3, [pc, #164]	; (304 <rtc_count_init+0xd0>)
     25e:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     260:	78b3      	ldrb	r3, [r6, #2]
     262:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     264:	7933      	ldrb	r3, [r6, #4]
     266:	7163      	strb	r3, [r4, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     268:	4b27      	ldr	r3, [pc, #156]	; (308 <rtc_count_init+0xd4>)
     26a:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     26c:	6827      	ldr	r7, [r4, #0]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     26e:	8833      	ldrh	r3, [r6, #0]
     270:	803b      	strh	r3, [r7, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     272:	78b3      	ldrb	r3, [r6, #2]
     274:	2b00      	cmp	r3, #0
     276:	d017      	beq.n	2a8 <rtc_count_init+0x74>
						(enum rtc_count_compare)i);
			}
			break;
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     278:	2017      	movs	r0, #23
	Rtc *const rtc_module = module->hw;

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     27a:	2b01      	cmp	r3, #1
     27c:	d13a      	bne.n	2f4 <rtc_count_init+0xc0>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     27e:	883b      	ldrh	r3, [r7, #0]
     280:	b29b      	uxth	r3, r3
     282:	803b      	strh	r3, [r7, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     284:	78f3      	ldrb	r3, [r6, #3]
     286:	2b00      	cmp	r3, #0
     288:	d003      	beq.n	292 <rtc_count_init+0x5e>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     28a:	883a      	ldrh	r2, [r7, #0]
     28c:	2380      	movs	r3, #128	; 0x80
     28e:	4313      	orrs	r3, r2
     290:	803b      	strh	r3, [r7, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
     292:	4d1e      	ldr	r5, [pc, #120]	; (30c <rtc_count_init+0xd8>)
     294:	0020      	movs	r0, r4
     296:	47a8      	blx	r5
     298:	2800      	cmp	r0, #0
     29a:	d1fb      	bne.n	294 <rtc_count_init+0x60>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     29c:	2200      	movs	r2, #0
     29e:	68b1      	ldr	r1, [r6, #8]
     2a0:	0020      	movs	r0, r4
     2a2:	4b1b      	ldr	r3, [pc, #108]	; (310 <rtc_count_init+0xdc>)
     2a4:	4798      	blx	r3
     2a6:	e01b      	b.n	2e0 <rtc_count_init+0xac>
			}
			break;

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     2a8:	883a      	ldrh	r2, [r7, #0]
     2aa:	2304      	movs	r3, #4
     2ac:	4313      	orrs	r3, r2
     2ae:	803b      	strh	r3, [r7, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     2b0:	78f3      	ldrb	r3, [r6, #3]
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     2b2:	2017      	movs	r0, #23
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     2b4:	2b00      	cmp	r3, #0
     2b6:	d11d      	bne.n	2f4 <rtc_count_init+0xc0>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     2b8:	4d14      	ldr	r5, [pc, #80]	; (30c <rtc_count_init+0xd8>)
     2ba:	0020      	movs	r0, r4
     2bc:	47a8      	blx	r5
     2be:	2800      	cmp	r0, #0
     2c0:	d1fb      	bne.n	2ba <rtc_count_init+0x86>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     2c2:	2200      	movs	r2, #0
     2c4:	68b1      	ldr	r1, [r6, #8]
     2c6:	0020      	movs	r0, r4
     2c8:	4b11      	ldr	r3, [pc, #68]	; (310 <rtc_count_init+0xdc>)
     2ca:	4798      	blx	r3
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     2cc:	4d0f      	ldr	r5, [pc, #60]	; (30c <rtc_count_init+0xd8>)
     2ce:	0020      	movs	r0, r4
     2d0:	47a8      	blx	r5
     2d2:	2800      	cmp	r0, #0
     2d4:	d1fb      	bne.n	2ce <rtc_count_init+0x9a>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     2d6:	2201      	movs	r2, #1
     2d8:	68f1      	ldr	r1, [r6, #12]
     2da:	0020      	movs	r0, r4
     2dc:	4b0c      	ldr	r3, [pc, #48]	; (310 <rtc_count_init+0xdc>)
     2de:	4798      	blx	r3
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     2e0:	7933      	ldrb	r3, [r6, #4]
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     2e2:	2000      	movs	r0, #0
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     2e4:	2b00      	cmp	r3, #0
     2e6:	d005      	beq.n	2f4 <rtc_count_init+0xc0>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     2e8:	887a      	ldrh	r2, [r7, #2]
     2ea:	2380      	movs	r3, #128	; 0x80
     2ec:	01db      	lsls	r3, r3, #7
     2ee:	4313      	orrs	r3, r2
     2f0:	807b      	strh	r3, [r7, #2]
     2f2:	e7ff      	b.n	2f4 <rtc_count_init+0xc0>
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
}
     2f4:	b003      	add	sp, #12
     2f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2f8:	40000400 	.word	0x40000400
     2fc:	00001f1d 	.word	0x00001f1d
     300:	00001e91 	.word	0x00001e91
     304:	00000171 	.word	0x00000171
     308:	20000054 	.word	0x20000054
     30c:	00000115 	.word	0x00000115
     310:	000001d9 	.word	0x000001d9

00000314 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     314:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     316:	4b12      	ldr	r3, [pc, #72]	; (360 <RTC_Handler+0x4c>)
     318:	681a      	ldr	r2, [r3, #0]

	Rtc *const rtc_module = module->hw;
     31a:	6814      	ldr	r4, [r2, #0]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     31c:	8ad3      	ldrh	r3, [r2, #22]
	callback_mask &= module->registered_callback;
     31e:	8a91      	ldrh	r1, [r2, #20]
     320:	4019      	ands	r1, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     322:	7a23      	ldrb	r3, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     324:	79e0      	ldrb	r0, [r4, #7]
     326:	4003      	ands	r3, r0

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     328:	09d8      	lsrs	r0, r3, #7
     32a:	d006      	beq.n	33a <RTC_Handler+0x26>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     32c:	074b      	lsls	r3, r1, #29
     32e:	d501      	bpl.n	334 <RTC_Handler+0x20>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     330:	6913      	ldr	r3, [r2, #16]
     332:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     334:	2380      	movs	r3, #128	; 0x80
     336:	7223      	strb	r3, [r4, #8]
     338:	e010      	b.n	35c <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     33a:	07d8      	lsls	r0, r3, #31
     33c:	d506      	bpl.n	34c <RTC_Handler+0x38>
		/* Compare 0 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     33e:	07cb      	lsls	r3, r1, #31
     340:	d501      	bpl.n	346 <RTC_Handler+0x32>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     342:	6893      	ldr	r3, [r2, #8]
     344:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     346:	2301      	movs	r3, #1
     348:	7223      	strb	r3, [r4, #8]
     34a:	e007      	b.n	35c <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     34c:	079b      	lsls	r3, r3, #30
     34e:	d505      	bpl.n	35c <RTC_Handler+0x48>
		#if (RTC_NUM_OF_COMP16 > 1) || defined(__DOXYGEN__)
		/* Compare 1 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     350:	078b      	lsls	r3, r1, #30
     352:	d501      	bpl.n	358 <RTC_Handler+0x44>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     354:	68d3      	ldr	r3, [r2, #12]
     356:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     358:	2302      	movs	r3, #2
     35a:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     35c:	bd10      	pop	{r4, pc}
     35e:	46c0      	nop			; (mov r8, r8)
     360:	20000054 	.word	0x20000054

00000364 <configure_dac>:
//
struct dac_module dac_instance;

//
void configure_dac()
{
     364:	b500      	push	{lr}
     366:	b083      	sub	sp, #12
    struct dac_config config_dac;
    dac_get_config_defaults(&config_dac);
     368:	4668      	mov	r0, sp
     36a:	4b04      	ldr	r3, [pc, #16]	; (37c <configure_dac+0x18>)
     36c:	4798      	blx	r3
    dac_init(&dac_instance, DAC, &config_dac);
     36e:	466a      	mov	r2, sp
     370:	4903      	ldr	r1, [pc, #12]	; (380 <configure_dac+0x1c>)
     372:	4804      	ldr	r0, [pc, #16]	; (384 <configure_dac+0x20>)
     374:	4b04      	ldr	r3, [pc, #16]	; (388 <configure_dac+0x24>)
     376:	4798      	blx	r3
}
     378:	b003      	add	sp, #12
     37a:	bd00      	pop	{pc}
     37c:	00000799 	.word	0x00000799
     380:	42004800 	.word	0x42004800
     384:	20000058 	.word	0x20000058
     388:	000007ad 	.word	0x000007ad

0000038c <configure_dac_channel>:

//
void configure_dac_channel()
{
     38c:	b510      	push	{r4, lr}
     38e:	b082      	sub	sp, #8
    struct dac_chan_config config_dac_chan;
    dac_chan_get_config_defaults(&config_dac_chan);
     390:	a801      	add	r0, sp, #4
     392:	4b07      	ldr	r3, [pc, #28]	; (3b0 <configure_dac_channel+0x24>)
     394:	4798      	blx	r3
    dac_chan_set_config(&dac_instance, DAC_CHANNEL_0, &config_dac_chan);
     396:	4c07      	ldr	r4, [pc, #28]	; (3b4 <configure_dac_channel+0x28>)
     398:	aa01      	add	r2, sp, #4
     39a:	2100      	movs	r1, #0
     39c:	0020      	movs	r0, r4
     39e:	4b06      	ldr	r3, [pc, #24]	; (3b8 <configure_dac_channel+0x2c>)
     3a0:	4798      	blx	r3
    dac_chan_enable(&dac_instance, DAC_CHANNEL_0);
     3a2:	2100      	movs	r1, #0
     3a4:	0020      	movs	r0, r4
     3a6:	4b05      	ldr	r3, [pc, #20]	; (3bc <configure_dac_channel+0x30>)
     3a8:	4798      	blx	r3
}
     3aa:	b002      	add	sp, #8
     3ac:	bd10      	pop	{r4, pc}
     3ae:	46c0      	nop			; (mov r8, r8)
     3b0:	00000885 	.word	0x00000885
     3b4:	20000058 	.word	0x20000058
     3b8:	00000889 	.word	0x00000889
     3bc:	0000088d 	.word	0x0000088d

000003c0 <set_led_bright_percent>:

//
void set_led_bright_percent(uint8_t percent)
{
     3c0:	b510      	push	{r4, lr}
    uint16_t led_data = (percent*DAC_LED_FULL)/100;
    
    dac_chan_write(&dac_instance, DAC_CHANNEL_0, led_data);
     3c2:	0243      	lsls	r3, r0, #9
     3c4:	1a18      	subs	r0, r3, r0
     3c6:	2164      	movs	r1, #100	; 0x64
     3c8:	4b03      	ldr	r3, [pc, #12]	; (3d8 <set_led_bright_percent+0x18>)
     3ca:	4798      	blx	r3
     3cc:	b282      	uxth	r2, r0
     3ce:	2100      	movs	r1, #0
     3d0:	4802      	ldr	r0, [pc, #8]	; (3dc <set_led_bright_percent+0x1c>)
     3d2:	4b03      	ldr	r3, [pc, #12]	; (3e0 <set_led_bright_percent+0x20>)
     3d4:	4798      	blx	r3
     3d6:	bd10      	pop	{r4, pc}
     3d8:	00002375 	.word	0x00002375
     3dc:	20000058 	.word	0x20000058
     3e0:	00000891 	.word	0x00000891

000003e4 <configure_gas_gauge>:

const uint8_t test_pattern[] = {0xF0, 0x01};
static uint8_t read_buffer[DATA_LENGTH];

void configure_gas_gauge()
{
     3e4:	b530      	push	{r4, r5, lr}
     3e6:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     3e8:	aa01      	add	r2, sp, #4
     3ea:	2364      	movs	r3, #100	; 0x64
     3ec:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     3ee:	4b21      	ldr	r3, [pc, #132]	; (474 <configure_gas_gauge+0x90>)
     3f0:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     3f2:	2300      	movs	r3, #0
     3f4:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     3f6:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     3f8:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     3fa:	2180      	movs	r1, #128	; 0x80
     3fc:	0389      	lsls	r1, r1, #14
     3fe:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
     400:	2101      	movs	r1, #1
     402:	4249      	negs	r1, r1
     404:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
     406:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     408:	3125      	adds	r1, #37	; 0x25
     40a:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     40c:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     40e:	3108      	adds	r1, #8
     410:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     412:	3101      	adds	r1, #1
     414:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     416:	3101      	adds	r1, #1
     418:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     41a:	33d7      	adds	r3, #215	; 0xd7
     41c:	8613      	strh	r3, [r2, #48]	; 0x30
    i2c_master_get_config_defaults(&config_gas_gauge);
    //! [setup_config_defaults]
    
    //! [setup_change_config]
    config_gas_gauge.baud_rate   = I2C_MASTER_BAUD_RATE_100KHZ;
    config_gas_gauge.pinmux_pad0 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD0;
     41e:	4b16      	ldr	r3, [pc, #88]	; (478 <configure_gas_gauge+0x94>)
     420:	61d3      	str	r3, [r2, #28]
    config_gas_gauge.pinmux_pad1 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD1;
     422:	4b16      	ldr	r3, [pc, #88]	; (47c <configure_gas_gauge+0x98>)
     424:	6213      	str	r3, [r2, #32]
    //! [setup_change_config]
    
    //! [setup_set_config]
    i2c_master_init(&gas_gauge_instance, GAS_GAUGE_I2C_MODULE, &config_gas_gauge);
     426:	4c16      	ldr	r4, [pc, #88]	; (480 <configure_gas_gauge+0x9c>)
     428:	4916      	ldr	r1, [pc, #88]	; (484 <configure_gas_gauge+0xa0>)
     42a:	0020      	movs	r0, r4
     42c:	4b16      	ldr	r3, [pc, #88]	; (488 <configure_gas_gauge+0xa4>)
     42e:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     430:	6824      	ldr	r4, [r4, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     432:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     434:	69e3      	ldr	r3, [r4, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     436:	421a      	tst	r2, r3
     438:	d1fc      	bne.n	434 <configure_gas_gauge+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     43a:	6822      	ldr	r2, [r4, #0]
     43c:	2302      	movs	r3, #2
     43e:	4313      	orrs	r3, r2
     440:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     442:	4d0f      	ldr	r5, [pc, #60]	; (480 <configure_gas_gauge+0x9c>)
     444:	6828      	ldr	r0, [r5, #0]
     446:	4b11      	ldr	r3, [pc, #68]	; (48c <configure_gas_gauge+0xa8>)
     448:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     44a:	231f      	movs	r3, #31
     44c:	4018      	ands	r0, r3
     44e:	3b1e      	subs	r3, #30
     450:	4083      	lsls	r3, r0
     452:	4a0f      	ldr	r2, [pc, #60]	; (490 <configure_gas_gauge+0xac>)
     454:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     456:	88e8      	ldrh	r0, [r5, #6]
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
     458:	2300      	movs	r3, #0
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     45a:	2110      	movs	r1, #16
     45c:	e005      	b.n	46a <configure_gas_gauge+0x86>
		timeout_counter++;
     45e:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     460:	4283      	cmp	r3, r0
     462:	d302      	bcc.n	46a <configure_gas_gauge+0x86>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     464:	2310      	movs	r3, #16
     466:	8363      	strh	r3, [r4, #26]
     468:	e002      	b.n	470 <configure_gas_gauge+0x8c>
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     46a:	8b62      	ldrh	r2, [r4, #26]
     46c:	420a      	tst	r2, r1
     46e:	d0f6      	beq.n	45e <configure_gas_gauge+0x7a>
    //! [setup_set_config]

    //! [setup_enable]
    i2c_master_enable(&gas_gauge_instance);
    //! [setup_enable]
}
     470:	b00f      	add	sp, #60	; 0x3c
     472:	bd30      	pop	{r4, r5, pc}
     474:	00000d48 	.word	0x00000d48
     478:	00080002 	.word	0x00080002
     47c:	00090002 	.word	0x00090002
     480:	2000007c 	.word	0x2000007c
     484:	42000800 	.word	0x42000800
     488:	00000981 	.word	0x00000981
     48c:	000018e9 	.word	0x000018e9
     490:	e000e100 	.word	0xe000e100

00000494 <configure_rtc_count>:
#include "OCTO_RTC.h"

struct rtc_module rtc_instance;

void configure_rtc_count()
{
     494:	b510      	push	{r4, lr}
     496:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
     498:	2201      	movs	r2, #1
     49a:	466b      	mov	r3, sp
     49c:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
     49e:	2300      	movs	r3, #0
     4a0:	4669      	mov	r1, sp
     4a2:	70cb      	strb	r3, [r1, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
     4a4:	9302      	str	r3, [sp, #8]
     4a6:	9303      	str	r3, [sp, #12]
    struct rtc_count_config config_rtc_count;
    
    rtc_count_get_config_defaults(&config_rtc_count);
    
    config_rtc_count.prescaler = RTC_COUNT_PRESCALER_DIV_1;
     4a8:	800b      	strh	r3, [r1, #0]
    
#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
    config_rtc_count.continuously_update = true;
     4aa:	710a      	strb	r2, [r1, #4]
#endif

    rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
     4ac:	4c05      	ldr	r4, [pc, #20]	; (4c4 <configure_rtc_count+0x30>)
     4ae:	466a      	mov	r2, sp
     4b0:	4905      	ldr	r1, [pc, #20]	; (4c8 <configure_rtc_count+0x34>)
     4b2:	0020      	movs	r0, r4
     4b4:	4b05      	ldr	r3, [pc, #20]	; (4cc <configure_rtc_count+0x38>)
     4b6:	4798      	blx	r3
    rtc_count_enable(&rtc_instance);
     4b8:	0020      	movs	r0, r4
     4ba:	4b05      	ldr	r3, [pc, #20]	; (4d0 <configure_rtc_count+0x3c>)
     4bc:	4798      	blx	r3
}
     4be:	b004      	add	sp, #16
     4c0:	bd10      	pop	{r4, pc}
     4c2:	46c0      	nop			; (mov r8, r8)
     4c4:	200000a4 	.word	0x200000a4
     4c8:	40001400 	.word	0x40001400
     4cc:	00000235 	.word	0x00000235
     4d0:	0000011d 	.word	0x0000011d

000004d4 <get_tick>:

uint32_t get_tick()
{
     4d4:	b510      	push	{r4, lr}
    return rtc_count_get_count(&rtc_instance);
     4d6:	4802      	ldr	r0, [pc, #8]	; (4e0 <get_tick+0xc>)
     4d8:	4b02      	ldr	r3, [pc, #8]	; (4e4 <get_tick+0x10>)
     4da:	4798      	blx	r3
}
     4dc:	bd10      	pop	{r4, pc}
     4de:	46c0      	nop			; (mov r8, r8)
     4e0:	200000a4 	.word	0x200000a4
     4e4:	0000019d 	.word	0x0000019d

000004e8 <tick_elapsed>:
//! \param[in] reference The reference time
//!
//! \return The number of milliseconds elapsed
//=============================================================================
uint32_t tick_elapsed(uint32_t reference)
{
     4e8:	b510      	push	{r4, lr}
     4ea:	0004      	movs	r4, r0
    uint32_t now = rtc_count_get_count(&rtc_instance);
     4ec:	4802      	ldr	r0, [pc, #8]	; (4f8 <tick_elapsed+0x10>)
     4ee:	4b03      	ldr	r3, [pc, #12]	; (4fc <tick_elapsed+0x14>)
     4f0:	4798      	blx	r3
    
    return  (now - reference);
     4f2:	1b00      	subs	r0, r0, r4
     4f4:	bd10      	pop	{r4, pc}
     4f6:	46c0      	nop			; (mov r8, r8)
     4f8:	200000a4 	.word	0x200000a4
     4fc:	0000019d 	.word	0x0000019d

00000500 <usart_write_callback>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     500:	2280      	movs	r2, #128	; 0x80
     502:	01d2      	lsls	r2, r2, #7
     504:	4b01      	ldr	r3, [pc, #4]	; (50c <usart_write_callback+0xc>)
     506:	61da      	str	r2, [r3, #28]
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_write_callback(struct usart_module *const usart_module)
{
    port_pin_toggle_output_level(LED_RED_PIN);
}
     508:	4770      	bx	lr
     50a:	46c0      	nop			; (mov r8, r8)
     50c:	41004400 	.word	0x41004400

00000510 <usart_read_callback>:
//! \brief Callback Function for USART Read (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_read_callback(struct usart_module *const usart_module)
{
     510:	b570      	push	{r4, r5, r6, lr}
     512:	b084      	sub	sp, #16
    usart_write_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     514:	4d0e      	ldr	r5, [pc, #56]	; (550 <usart_read_callback+0x40>)
     516:	4c0f      	ldr	r4, [pc, #60]	; (554 <usart_read_callback+0x44>)
     518:	2205      	movs	r2, #5
     51a:	0029      	movs	r1, r5
     51c:	0020      	movs	r0, r4
     51e:	4b0e      	ldr	r3, [pc, #56]	; (558 <usart_read_callback+0x48>)
     520:	4798      	blx	r3
     522:	2280      	movs	r2, #128	; 0x80
     524:	0212      	lsls	r2, r2, #8
     526:	4b0d      	ldr	r3, [pc, #52]	; (55c <usart_read_callback+0x4c>)
     528:	61da      	str	r2, [r3, #28]
    port_pin_toggle_output_level(LED_GREEN_PIN);
    
    uint8_t answer_string[] = "Received: ";
     52a:	a901      	add	r1, sp, #4
     52c:	4b0c      	ldr	r3, [pc, #48]	; (560 <usart_read_callback+0x50>)
     52e:	000a      	movs	r2, r1
     530:	cb41      	ldmia	r3!, {r0, r6}
     532:	c241      	stmia	r2!, {r0, r6}
     534:	8818      	ldrh	r0, [r3, #0]
     536:	8010      	strh	r0, [r2, #0]
     538:	789b      	ldrb	r3, [r3, #2]
     53a:	7093      	strb	r3, [r2, #2]
    usart_write_buffer_wait(&bt_usart_instance, answer_string, sizeof(rx_buffer));
     53c:	2205      	movs	r2, #5
     53e:	0020      	movs	r0, r4
     540:	4e08      	ldr	r6, [pc, #32]	; (564 <usart_read_callback+0x54>)
     542:	47b0      	blx	r6
    
    usart_write_buffer_wait(&bt_usart_instance, (uint8_t *)rx_buffer, sizeof(rx_buffer));
     544:	2205      	movs	r2, #5
     546:	0029      	movs	r1, r5
     548:	0020      	movs	r0, r4
     54a:	47b0      	blx	r6
}
     54c:	b004      	add	sp, #16
     54e:	bd70      	pop	{r4, r5, r6, pc}
     550:	20000124 	.word	0x20000124
     554:	200000bc 	.word	0x200000bc
     558:	000016f9 	.word	0x000016f9
     55c:	41004400 	.word	0x41004400
     560:	00003f3c 	.word	0x00003f3c
     564:	000015ed 	.word	0x000015ed

00000568 <configure_usart>:

//=============================================================================
//! \brief Setup Function for USART (Debug and BT).
//=============================================================================
void configure_usart(void)
{
     568:	b530      	push	{r4, r5, lr}
     56a:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     56c:	2380      	movs	r3, #128	; 0x80
     56e:	05db      	lsls	r3, r3, #23
     570:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     572:	2300      	movs	r3, #0
     574:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     576:	22ff      	movs	r2, #255	; 0xff
     578:	4669      	mov	r1, sp
     57a:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     57c:	2200      	movs	r2, #0
     57e:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     580:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     582:	2101      	movs	r1, #1
     584:	2024      	movs	r0, #36	; 0x24
     586:	466c      	mov	r4, sp
     588:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     58a:	3001      	adds	r0, #1
     58c:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     58e:	3125      	adds	r1, #37	; 0x25
     590:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     592:	3101      	adds	r1, #1
     594:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     596:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     598:	3105      	adds	r1, #5
     59a:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
     59c:	3101      	adds	r1, #1
     59e:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     5a0:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     5a2:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     5a4:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     5a6:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     5a8:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     5aa:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
     5ac:	2313      	movs	r3, #19
     5ae:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     5b0:	7762      	strb	r2, [r4, #29]
    //! [setup_config_defaults]
    
// Debug USART
#ifdef DBG_MODE
    //! [setup_change_config]
    config_usart.baudrate    = 115200;
     5b2:	23e1      	movs	r3, #225	; 0xe1
     5b4:	025b      	lsls	r3, r3, #9
     5b6:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = DBG_UART_SERCOM_MUX_SETTING;
     5b8:	2380      	movs	r3, #128	; 0x80
     5ba:	035b      	lsls	r3, r3, #13
     5bc:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = DBG_UART_SERCOM_PINMUX_PAD0;
     5be:	4b27      	ldr	r3, [pc, #156]	; (65c <configure_usart+0xf4>)
     5c0:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = DBG_UART_SERCOM_PINMUX_PAD1;
     5c2:	4b27      	ldr	r3, [pc, #156]	; (660 <configure_usart+0xf8>)
     5c4:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = DBG_UART_SERCOM_PINMUX_PAD2;
     5c6:	2301      	movs	r3, #1
     5c8:	425b      	negs	r3, r3
     5ca:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = DBG_UART_SERCOM_PINMUX_PAD3;
     5cc:	930f      	str	r3, [sp, #60]	; 0x3c
    //! [setup_change_config]

    //! [setup_set_config]
    while (usart_init(&dbg_usart_instance, DBG_UART_MODULE, &config_usart) != STATUS_OK)
     5ce:	4d25      	ldr	r5, [pc, #148]	; (664 <configure_usart+0xfc>)
     5d0:	4c25      	ldr	r4, [pc, #148]	; (668 <configure_usart+0x100>)
     5d2:	466a      	mov	r2, sp
     5d4:	4925      	ldr	r1, [pc, #148]	; (66c <configure_usart+0x104>)
     5d6:	0028      	movs	r0, r5
     5d8:	47a0      	blx	r4
     5da:	2800      	cmp	r0, #0
     5dc:	d1f9      	bne.n	5d2 <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     5de:	4d21      	ldr	r5, [pc, #132]	; (664 <configure_usart+0xfc>)
     5e0:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     5e2:	0020      	movs	r0, r4
     5e4:	4b22      	ldr	r3, [pc, #136]	; (670 <configure_usart+0x108>)
     5e6:	4798      	blx	r3
     5e8:	231f      	movs	r3, #31
     5ea:	4018      	ands	r0, r3
     5ec:	3b1e      	subs	r3, #30
     5ee:	4083      	lsls	r3, r0
     5f0:	4a20      	ldr	r2, [pc, #128]	; (674 <configure_usart+0x10c>)
     5f2:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     5f4:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     5f6:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     5f8:	2b00      	cmp	r3, #0
     5fa:	d1fc      	bne.n	5f6 <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     5fc:	6822      	ldr	r2, [r4, #0]
     5fe:	3302      	adds	r3, #2
     600:	4313      	orrs	r3, r2
     602:	6023      	str	r3, [r4, #0]
#endif


    // BT USART
    //! [setup_change_config]
    config_usart.baudrate    = 115200;
     604:	23e1      	movs	r3, #225	; 0xe1
     606:	025b      	lsls	r3, r3, #9
     608:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = BT_UART_SERCOM_MUX_SETTING;
     60a:	2380      	movs	r3, #128	; 0x80
     60c:	035b      	lsls	r3, r3, #13
     60e:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = BT_UART_SERCOM_PINMUX_PAD0;
     610:	4b19      	ldr	r3, [pc, #100]	; (678 <configure_usart+0x110>)
     612:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = BT_UART_SERCOM_PINMUX_PAD1;
     614:	4b19      	ldr	r3, [pc, #100]	; (67c <configure_usart+0x114>)
     616:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = BT_UART_SERCOM_PINMUX_PAD2;
     618:	2301      	movs	r3, #1
     61a:	425b      	negs	r3, r3
     61c:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = BT_UART_SERCOM_PINMUX_PAD3;
     61e:	930f      	str	r3, [sp, #60]	; 0x3c
    //! [setup_change_config]

    //! [setup_set_config]
    while (usart_init(&bt_usart_instance, BT_UART_MODULE, &config_usart) != STATUS_OK)
     620:	4d17      	ldr	r5, [pc, #92]	; (680 <configure_usart+0x118>)
     622:	4c11      	ldr	r4, [pc, #68]	; (668 <configure_usart+0x100>)
     624:	466a      	mov	r2, sp
     626:	4917      	ldr	r1, [pc, #92]	; (684 <configure_usart+0x11c>)
     628:	0028      	movs	r0, r5
     62a:	47a0      	blx	r4
     62c:	2800      	cmp	r0, #0
     62e:	d1f9      	bne.n	624 <configure_usart+0xbc>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     630:	4d13      	ldr	r5, [pc, #76]	; (680 <configure_usart+0x118>)
     632:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     634:	0020      	movs	r0, r4
     636:	4b0e      	ldr	r3, [pc, #56]	; (670 <configure_usart+0x108>)
     638:	4798      	blx	r3
     63a:	231f      	movs	r3, #31
     63c:	4018      	ands	r0, r3
     63e:	3b1e      	subs	r3, #30
     640:	4083      	lsls	r3, r0
     642:	4a0c      	ldr	r2, [pc, #48]	; (674 <configure_usart+0x10c>)
     644:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     646:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     648:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     64a:	2b00      	cmp	r3, #0
     64c:	d1fc      	bne.n	648 <configure_usart+0xe0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     64e:	6822      	ldr	r2, [r4, #0]
     650:	3302      	adds	r3, #2
     652:	4313      	orrs	r3, r2
     654:	6023      	str	r3, [r4, #0]

    //! [setup_enable]
    usart_enable(&bt_usart_instance);
    //! [setup_enable]
    
}
     656:	b011      	add	sp, #68	; 0x44
     658:	bd30      	pop	{r4, r5, pc}
     65a:	46c0      	nop			; (mov r8, r8)
     65c:	00160002 	.word	0x00160002
     660:	00170002 	.word	0x00170002
     664:	200000f0 	.word	0x200000f0
     668:	00001289 	.word	0x00001289
     66c:	42001400 	.word	0x42001400
     670:	000018e9 	.word	0x000018e9
     674:	e000e100 	.word	0xe000e100
     678:	00100002 	.word	0x00100002
     67c:	00110002 	.word	0x00110002
     680:	200000bc 	.word	0x200000bc
     684:	42000c00 	.word	0x42000c00

00000688 <configure_usart_callbacks>:

//=============================================================================
//! \brief Configure callback Function for USART (BT).
//=============================================================================
void configure_usart_callbacks(void)
{
     688:	b570      	push	{r4, r5, r6, lr}
    //! [setup_register_callbacks]
    usart_register_callback(&bt_usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     68a:	4c08      	ldr	r4, [pc, #32]	; (6ac <configure_usart_callbacks+0x24>)
     68c:	2200      	movs	r2, #0
     68e:	4908      	ldr	r1, [pc, #32]	; (6b0 <configure_usart_callbacks+0x28>)
     690:	0020      	movs	r0, r4
     692:	4d08      	ldr	r5, [pc, #32]	; (6b4 <configure_usart_callbacks+0x2c>)
     694:	47a8      	blx	r5
    usart_register_callback(&bt_usart_instance, usart_read_callback,  USART_CALLBACK_BUFFER_RECEIVED);
     696:	2201      	movs	r2, #1
     698:	4907      	ldr	r1, [pc, #28]	; (6b8 <configure_usart_callbacks+0x30>)
     69a:	0020      	movs	r0, r4
     69c:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     69e:	2231      	movs	r2, #49	; 0x31
     6a0:	5ca1      	ldrb	r1, [r4, r2]
     6a2:	2303      	movs	r3, #3
     6a4:	430b      	orrs	r3, r1
     6a6:	54a3      	strb	r3, [r4, r2]

    //! [setup_enable_callbacks]
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
    //! [setup_enable_callbacks]
}
     6a8:	bd70      	pop	{r4, r5, r6, pc}
     6aa:	46c0      	nop			; (mov r8, r8)
     6ac:	200000bc 	.word	0x200000bc
     6b0:	00000501 	.word	0x00000501
     6b4:	000016e1 	.word	0x000016e1
     6b8:	00000511 	.word	0x00000511

000006bc <dbg_usart_write>:


void dbg_usart_write(uint8_t *string)
{
     6bc:	b510      	push	{r4, lr}
     6be:	0001      	movs	r1, r0
// Debug USART
#ifdef DBG_MODE
    usart_write_buffer_wait(&dbg_usart_instance, string, sizeof(string));
     6c0:	2204      	movs	r2, #4
     6c2:	4802      	ldr	r0, [pc, #8]	; (6cc <dbg_usart_write+0x10>)
     6c4:	4b02      	ldr	r3, [pc, #8]	; (6d0 <dbg_usart_write+0x14>)
     6c6:	4798      	blx	r3
#endif
}
     6c8:	bd10      	pop	{r4, pc}
     6ca:	46c0      	nop			; (mov r8, r8)
     6cc:	200000f0 	.word	0x200000f0
     6d0:	000015ed 	.word	0x000015ed

000006d4 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     6d4:	b570      	push	{r4, r5, r6, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
     6d6:	4b2d      	ldr	r3, [pc, #180]	; (78c <ADC_Handler+0xb8>)
     6d8:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
     6da:	6823      	ldr	r3, [r4, #0]
     6dc:	7e1d      	ldrb	r5, [r3, #24]
     6de:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
     6e0:	07ea      	lsls	r2, r5, #31
     6e2:	d535      	bpl.n	750 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     6e4:	7ee2      	ldrb	r2, [r4, #27]
     6e6:	07d2      	lsls	r2, r2, #31
     6e8:	d532      	bpl.n	750 <ADC_Handler+0x7c>
     6ea:	7ea2      	ldrb	r2, [r4, #26]
     6ec:	07d2      	lsls	r2, r2, #31
     6ee:	d52f      	bpl.n	750 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     6f0:	2201      	movs	r2, #1
     6f2:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     6f4:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     6f6:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
     6f8:	b25b      	sxtb	r3, r3
     6fa:	2b00      	cmp	r3, #0
     6fc:	dbfb      	blt.n	6f6 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
     6fe:	6961      	ldr	r1, [r4, #20]
     700:	1c8b      	adds	r3, r1, #2
     702:	6163      	str	r3, [r4, #20]
     704:	8b53      	ldrh	r3, [r2, #26]
     706:	b29b      	uxth	r3, r3
     708:	800b      	strh	r3, [r1, #0]

			if (--module->remaining_conversions > 0) {
     70a:	8b23      	ldrh	r3, [r4, #24]
     70c:	3b01      	subs	r3, #1
     70e:	b29b      	uxth	r3, r3
     710:	8323      	strh	r3, [r4, #24]
     712:	2b00      	cmp	r3, #0
     714:	d011      	beq.n	73a <ADC_Handler+0x66>
				if (module->software_trigger == true) {
     716:	7f63      	ldrb	r3, [r4, #29]
     718:	2b00      	cmp	r3, #0
     71a:	d019      	beq.n	750 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     71c:	6822      	ldr	r2, [r4, #0]
     71e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     720:	b25b      	sxtb	r3, r3
     722:	2b00      	cmp	r3, #0
     724:	dbfb      	blt.n	71e <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     726:	7b11      	ldrb	r1, [r2, #12]
     728:	2302      	movs	r3, #2
     72a:	430b      	orrs	r3, r1
     72c:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     72e:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     730:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     732:	b25b      	sxtb	r3, r3
     734:	2b00      	cmp	r3, #0
     736:	dbfb      	blt.n	730 <ADC_Handler+0x5c>
     738:	e00a      	b.n	750 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
     73a:	7f23      	ldrb	r3, [r4, #28]
     73c:	2b05      	cmp	r3, #5
     73e:	d107      	bne.n	750 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
     740:	2300      	movs	r3, #0
     742:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     744:	3301      	adds	r3, #1
     746:	6822      	ldr	r2, [r4, #0]
     748:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     74a:	0020      	movs	r0, r4
     74c:	68a3      	ldr	r3, [r4, #8]
     74e:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     750:	076b      	lsls	r3, r5, #29
     752:	d50b      	bpl.n	76c <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     754:	2304      	movs	r3, #4
     756:	6822      	ldr	r2, [r4, #0]
     758:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     75a:	7ee3      	ldrb	r3, [r4, #27]
     75c:	079b      	lsls	r3, r3, #30
     75e:	d505      	bpl.n	76c <ADC_Handler+0x98>
     760:	7ea3      	ldrb	r3, [r4, #26]
     762:	079b      	lsls	r3, r3, #30
     764:	d502      	bpl.n	76c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     766:	0020      	movs	r0, r4
     768:	68e3      	ldr	r3, [r4, #12]
     76a:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     76c:	07ab      	lsls	r3, r5, #30
     76e:	d50b      	bpl.n	788 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     770:	2302      	movs	r3, #2
     772:	6822      	ldr	r2, [r4, #0]
     774:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     776:	7ee3      	ldrb	r3, [r4, #27]
     778:	075b      	lsls	r3, r3, #29
     77a:	d505      	bpl.n	788 <ADC_Handler+0xb4>
     77c:	7ea3      	ldrb	r3, [r4, #26]
     77e:	075b      	lsls	r3, r3, #29
     780:	d502      	bpl.n	788 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
     782:	6923      	ldr	r3, [r4, #16]
     784:	0020      	movs	r0, r4
     786:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
     788:	bd70      	pop	{r4, r5, r6, pc}
     78a:	46c0      	nop			; (mov r8, r8)
     78c:	2000012c 	.word	0x2000012c

00000790 <dac_is_syncing>:
		struct dac_module *const dev_inst)
{
	/* Sanity check arguments */
	Assert(dev_inst);

	Dac *const dac_module = dev_inst->hw;
     790:	6803      	ldr	r3, [r0, #0]

#if (SAMC21)
	if (dac_module->SYNCBUSY.reg) {
#else
	if (dac_module->STATUS.reg & DAC_STATUS_SYNCBUSY) {
     792:	79d8      	ldrb	r0, [r3, #7]
     794:	09c0      	lsrs	r0, r0, #7
#endif
		return true;
	}

	return false;
}
     796:	4770      	bx	lr

00000798 <dac_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->reference      = DAC_REFERENCE_INT1V;
     798:	2300      	movs	r3, #0
     79a:	7003      	strb	r3, [r0, #0]
	config->output         = DAC_OUTPUT_EXTERNAL;
     79c:	2201      	movs	r2, #1
     79e:	7042      	strb	r2, [r0, #1]
	config->left_adjust    = false;
     7a0:	7083      	strb	r3, [r0, #2]
#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	config->databuf_protection_bypass = false;
     7a2:	7103      	strb	r3, [r0, #4]
#endif
	config->voltage_pump_disable = false;
     7a4:	7143      	strb	r3, [r0, #5]
	config->clock_source   = GCLK_GENERATOR_0;
     7a6:	70c3      	strb	r3, [r0, #3]
	config->run_in_standby = false;
     7a8:	7183      	strb	r3, [r0, #6]
#if (SAMC21)
	config->dither_mode    = false;
#endif
}
     7aa:	4770      	bx	lr

000007ac <dac_init>:
 */
enum status_code dac_init(
		struct dac_module *const module_inst,
		Dac *const module,
		struct dac_config *const config)
{
     7ac:	b5f0      	push	{r4, r5, r6, r7, lr}
     7ae:	4647      	mov	r7, r8
     7b0:	b480      	push	{r7}
     7b2:	b084      	sub	sp, #16
     7b4:	0005      	movs	r5, r0
     7b6:	0014      	movs	r4, r2
	Assert(module_inst);
	Assert(module);
	Assert(config);

	/* Initialize device instance */
	module_inst->hw = module;
     7b8:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     7ba:	4a2c      	ldr	r2, [pc, #176]	; (86c <dac_init+0xc0>)
     7bc:	6a13      	ldr	r3, [r2, #32]
     7be:	2080      	movs	r0, #128	; 0x80
     7c0:	02c0      	lsls	r0, r0, #11
     7c2:	4303      	orrs	r3, r0
     7c4:	6213      	str	r3, [r2, #32]
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
     7c6:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     7c8:	201c      	movs	r0, #28
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
     7ca:	079b      	lsls	r3, r3, #30
     7cc:	d44a      	bmi.n	864 <dac_init+0xb8>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
     7ce:	780b      	ldrb	r3, [r1, #0]
		return STATUS_BUSY;
     7d0:	3817      	subs	r0, #23
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
     7d2:	07db      	lsls	r3, r3, #31
     7d4:	d446      	bmi.n	864 <dac_init+0xb8>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     7d6:	a903      	add	r1, sp, #12
     7d8:	78e3      	ldrb	r3, [r4, #3]
     7da:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(DAC_GCLK_ID, &gclk_chan_conf);
     7dc:	301c      	adds	r0, #28
     7de:	4b24      	ldr	r3, [pc, #144]	; (870 <dac_init+0xc4>)
     7e0:	4798      	blx	r3
	system_gclk_chan_enable(DAC_GCLK_ID);
     7e2:	2021      	movs	r0, #33	; 0x21
     7e4:	4b23      	ldr	r3, [pc, #140]	; (874 <dac_init+0xc8>)
     7e6:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     7e8:	2600      	movs	r6, #0
     7ea:	ab02      	add	r3, sp, #8
     7ec:	705e      	strb	r6, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     7ee:	70de      	strb	r6, [r3, #3]
	/* MUX the DAC VOUT pin */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	/* Set up the DAC VOUT pin */
	pin_conf.mux_position = MUX_PA02B_DAC_VOUT;
     7f0:	2301      	movs	r3, #1
     7f2:	aa02      	add	r2, sp, #8
     7f4:	7013      	strb	r3, [r2, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     7f6:	7096      	strb	r6, [r2, #2]
	system_pinmux_pin_set_config(PIN_PA02B_DAC_VOUT, &pin_conf);
     7f8:	0011      	movs	r1, r2
     7fa:	2002      	movs	r0, #2
     7fc:	4b1e      	ldr	r3, [pc, #120]	; (878 <dac_init+0xcc>)
     7fe:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(config);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
     800:	682f      	ldr	r7, [r5, #0]

	/* Set selected DAC output to be enabled when enabling the module */
	module_inst->output = config->output;
     802:	7863      	ldrb	r3, [r4, #1]
     804:	712b      	strb	r3, [r5, #4]
	module_inst->start_on_event = false;
     806:	71ae      	strb	r6, [r5, #6]

	uint32_t new_ctrla = 0;
	uint32_t new_ctrlb = 0;

	/* Enable DAC in standby sleep mode if configured */
	if (config->run_in_standby) {
     808:	79a3      	ldrb	r3, [r4, #6]
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
     80a:	1e5a      	subs	r2, r3, #1
     80c:	4193      	sbcs	r3, r2
     80e:	009b      	lsls	r3, r3, #2
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
     810:	7821      	ldrb	r1, [r4, #0]

	/* Left adjust data if configured */
	if (config->left_adjust) {
     812:	78a2      	ldrb	r2, [r4, #2]
	if (config->run_in_standby) {
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
     814:	4688      	mov	r8, r1

	/* Left adjust data if configured */
	if (config->left_adjust) {
     816:	2a00      	cmp	r2, #0
     818:	d002      	beq.n	820 <dac_init+0x74>
		new_ctrlb |= DAC_CTRLB_LEFTADJ;
     81a:	2204      	movs	r2, #4
     81c:	4311      	orrs	r1, r2
     81e:	4688      	mov	r8, r1
	}

#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	/* Bypass DATABUF write protection if configured */
	if (config->databuf_protection_bypass) {
     820:	7922      	ldrb	r2, [r4, #4]
     822:	2a00      	cmp	r2, #0
     824:	d003      	beq.n	82e <dac_init+0x82>
		new_ctrlb |= DAC_CTRLB_BDWP;
     826:	2210      	movs	r2, #16
     828:	4641      	mov	r1, r8
     82a:	4311      	orrs	r1, r2
     82c:	4688      	mov	r8, r1
	}
#endif

	/* Voltage pump disable if configured */
	if (config->voltage_pump_disable) {
     82e:	7962      	ldrb	r2, [r4, #5]
     830:	2a00      	cmp	r2, #0
     832:	d003      	beq.n	83c <dac_init+0x90>
		new_ctrlb |= DAC_CTRLB_VPD;
     834:	2208      	movs	r2, #8
     836:	4641      	mov	r1, r8
     838:	4311      	orrs	r1, r2
     83a:	4688      	mov	r8, r1
	}

	/* Apply the new configuration to the hardware module */
	dac_module->CTRLA.reg = new_ctrla;
     83c:	b2db      	uxtb	r3, r3
     83e:	703b      	strb	r3, [r7, #0]

	while (dac_is_syncing(module_inst)) {
     840:	4e0e      	ldr	r6, [pc, #56]	; (87c <dac_init+0xd0>)
     842:	0028      	movs	r0, r5
     844:	47b0      	blx	r6
     846:	2800      	cmp	r0, #0
     848:	d1fb      	bne.n	842 <dac_init+0x96>
		/* Wait until the synchronization is complete */
	}

	dac_module->CTRLB.reg = new_ctrlb;
     84a:	4643      	mov	r3, r8
     84c:	466a      	mov	r2, sp
     84e:	71d3      	strb	r3, [r2, #7]
     850:	79d3      	ldrb	r3, [r2, #7]
     852:	707b      	strb	r3, [r7, #1]

	/* Write configuration to module */
	_dac_set_config(module_inst, config);

	/* Store reference selection for later use */
	module_inst->reference = config->reference;
     854:	7823      	ldrb	r3, [r4, #0]
     856:	716b      	strb	r3, [r5, #5]

#if DAC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     858:	2300      	movs	r3, #0
     85a:	616b      	str	r3, [r5, #20]
     85c:	61ab      	str	r3, [r5, #24]
     85e:	61eb      	str	r3, [r5, #28]
	};

	_dac_instances[0] = module_inst;
     860:	4b07      	ldr	r3, [pc, #28]	; (880 <dac_init+0xd4>)
     862:	601d      	str	r5, [r3, #0]
#endif

	return STATUS_OK;
}
     864:	b004      	add	sp, #16
     866:	bc04      	pop	{r2}
     868:	4690      	mov	r8, r2
     86a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     86c:	40000400 	.word	0x40000400
     870:	00001f1d 	.word	0x00001f1d
     874:	00001e91 	.word	0x00001e91
     878:	00002015 	.word	0x00002015
     87c:	00000791 	.word	0x00000791
     880:	20000130 	.word	0x20000130

00000884 <dac_chan_get_config_defaults>:
void dac_chan_get_config_defaults(
		struct dac_chan_config *const config)
{
	/* Sanity check arguments */
	Assert(config);
}
     884:	4770      	bx	lr
     886:	46c0      	nop			; (mov r8, r8)

00000888 <dac_chan_set_config>:
		const enum dac_channel channel,
		struct dac_chan_config *const config)
{
	/* No channel support yet */
	UNUSED(channel);
}
     888:	4770      	bx	lr
     88a:	46c0      	nop			; (mov r8, r8)

0000088c <dac_chan_enable>:
		struct dac_module *const module_inst,
		enum dac_channel channel)
{
	/* No channel support yet */
	UNUSED(channel);
}
     88c:	4770      	bx	lr
     88e:	46c0      	nop			; (mov r8, r8)

00000890 <dac_chan_write>:
 */
enum status_code dac_chan_write(
		struct dac_module *const module_inst,
		enum dac_channel channel,
		const uint16_t data)
{
     890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     892:	0004      	movs	r4, r0
     894:	0017      	movs	r7, r2
	Assert(module_inst->hw);

	/* No channel support yet */
	UNUSED(channel);

	Dac *const dac_module = module_inst->hw;
     896:	6806      	ldr	r6, [r0, #0]

	/* Wait until the synchronization is complete */
	while (dac_is_syncing(module_inst)) {
     898:	4d06      	ldr	r5, [pc, #24]	; (8b4 <dac_chan_write+0x24>)
     89a:	0020      	movs	r0, r4
     89c:	47a8      	blx	r5
     89e:	2800      	cmp	r0, #0
     8a0:	d1fb      	bne.n	89a <dac_chan_write+0xa>
	};

	if (module_inst->start_on_event) {
     8a2:	79a3      	ldrb	r3, [r4, #6]
     8a4:	2b00      	cmp	r3, #0
     8a6:	d001      	beq.n	8ac <dac_chan_write+0x1c>
		/* Write the new value to the buffered DAC data register */
		dac_module->DATABUF.reg = data;
     8a8:	81b7      	strh	r7, [r6, #12]
     8aa:	e000      	b.n	8ae <dac_chan_write+0x1e>
	} else {
		/* Write the new value to the DAC data register */
		dac_module->DATA.reg = data;
     8ac:	8137      	strh	r7, [r6, #8]
	}

	return STATUS_OK;
}
     8ae:	2000      	movs	r0, #0
     8b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     8b2:	46c0      	nop			; (mov r8, r8)
     8b4:	00000791 	.word	0x00000791

000008b8 <DAC_Handler>:
	}
}

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
     8b8:	b570      	push	{r4, r5, r6, lr}
 *
 * \param[in] instance  DAC instance number
 */
static void _dac_interrupt_handler(const uint8_t instance)
{
	struct dac_module *module = _dac_instances[instance];
     8ba:	4b26      	ldr	r3, [pc, #152]	; (954 <DAC_Handler+0x9c>)
     8bc:	681c      	ldr	r4, [r3, #0]
	Dac *const dac_hw = module->hw;
     8be:	6825      	ldr	r5, [r4, #0]

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
     8c0:	79ab      	ldrb	r3, [r5, #6]
     8c2:	07db      	lsls	r3, r3, #31
     8c4:	d50a      	bpl.n	8dc <DAC_Handler+0x24>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
     8c6:	2301      	movs	r3, #1
     8c8:	71ab      	strb	r3, [r5, #6]

		if ((module->callback) &&
     8ca:	0023      	movs	r3, r4
     8cc:	3314      	adds	r3, #20
     8ce:	d005      	beq.n	8dc <DAC_Handler+0x24>
     8d0:	7c63      	ldrb	r3, [r4, #17]
     8d2:	2b00      	cmp	r3, #0
     8d4:	d002      	beq.n	8dc <DAC_Handler+0x24>
			 (module->callback_enable[DAC_CALLBACK_DATA_UNDERRUN])){
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
     8d6:	2000      	movs	r0, #0
     8d8:	69a3      	ldr	r3, [r4, #24]
     8da:	4798      	blx	r3
		}
	}

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
     8dc:	79ab      	ldrb	r3, [r5, #6]
     8de:	079b      	lsls	r3, r3, #30
     8e0:	d537      	bpl.n	952 <DAC_Handler+0x9a>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
     8e2:	2302      	movs	r3, #2
     8e4:	71ab      	strb	r3, [r5, #6]

		/* If in a write buffer job */
		if (module->remaining_conversions) {
     8e6:	89a3      	ldrh	r3, [r4, #12]
     8e8:	b29b      	uxth	r3, r3
     8ea:	2b00      	cmp	r3, #0
     8ec:	d028      	beq.n	940 <DAC_Handler+0x88>

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
				module->job_buffer[module->transferred_conversions++];
     8ee:	89e3      	ldrh	r3, [r4, #14]
     8f0:	b29b      	uxth	r3, r3
     8f2:	1c5a      	adds	r2, r3, #1
     8f4:	b292      	uxth	r2, r2
     8f6:	81e2      	strh	r2, [r4, #14]
     8f8:	005b      	lsls	r3, r3, #1
     8fa:	68a2      	ldr	r2, [r4, #8]
     8fc:	4694      	mov	ip, r2
     8fe:	4463      	add	r3, ip
     900:	881b      	ldrh	r3, [r3, #0]
     902:	b29b      	uxth	r3, r3

		/* If in a write buffer job */
		if (module->remaining_conversions) {

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
     904:	81ab      	strh	r3, [r5, #12]
				module->job_buffer[module->transferred_conversions++];

			/* Write buffer size decrement */
			module->remaining_conversions --;
     906:	89a3      	ldrh	r3, [r4, #12]
     908:	3b01      	subs	r3, #1
     90a:	b29b      	uxth	r3, r3
     90c:	81a3      	strh	r3, [r4, #12]

			/* If in a write buffer job and all the data are converted */
			if (module->remaining_conversions == 0) {
     90e:	89a3      	ldrh	r3, [r4, #12]
     910:	b29b      	uxth	r3, r3
     912:	2b00      	cmp	r3, #0
     914:	d114      	bne.n	940 <DAC_Handler+0x88>
				module->job_status = STATUS_OK;
     916:	2200      	movs	r2, #0
     918:	3320      	adds	r3, #32
     91a:	54e2      	strb	r2, [r4, r3]

				/* Disable interrupt */
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
     91c:	3b1e      	subs	r3, #30
     91e:	712b      	strb	r3, [r5, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
     920:	71ab      	strb	r3, [r5, #6]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     922:	2180      	movs	r1, #128	; 0x80
     924:	0489      	lsls	r1, r1, #18
     926:	337e      	adds	r3, #126	; 0x7e
     928:	4a0b      	ldr	r2, [pc, #44]	; (958 <DAC_Handler+0xa0>)
     92a:	50d1      	str	r1, [r2, r3]
				system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_DAC);

				if ((module->callback) &&
     92c:	0023      	movs	r3, r4
     92e:	3314      	adds	r3, #20
     930:	d00f      	beq.n	952 <DAC_Handler+0x9a>
     932:	7ca3      	ldrb	r3, [r4, #18]
     934:	2b00      	cmp	r3, #0
     936:	d006      	beq.n	946 <DAC_Handler+0x8e>
					 (module->callback_enable[DAC_CALLBACK_TRANSFER_COMPLETE])) {
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
     938:	2000      	movs	r0, #0
     93a:	69e3      	ldr	r3, [r4, #28]
     93c:	4798      	blx	r3
     93e:	e002      	b.n	946 <DAC_Handler+0x8e>
				}
			}
		}

		if ((module->callback) &&
     940:	0023      	movs	r3, r4
     942:	3314      	adds	r3, #20
     944:	d005      	beq.n	952 <DAC_Handler+0x9a>
     946:	7c23      	ldrb	r3, [r4, #16]
     948:	2b00      	cmp	r3, #0
     94a:	d002      	beq.n	952 <DAC_Handler+0x9a>
			 (module->callback_enable[DAC_CALLBACK_DATA_EMPTY])) {
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
     94c:	6963      	ldr	r3, [r4, #20]
     94e:	2000      	movs	r0, #0
     950:	4798      	blx	r3

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
	_dac_interrupt_handler(0);
}
     952:	bd70      	pop	{r4, r5, r6, pc}
     954:	20000130 	.word	0x20000130
     958:	e000e100 	.word	0xe000e100

0000095c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     95c:	b500      	push	{lr}
     95e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     960:	ab01      	add	r3, sp, #4
     962:	2280      	movs	r2, #128	; 0x80
     964:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     966:	780a      	ldrb	r2, [r1, #0]
     968:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     96a:	784a      	ldrb	r2, [r1, #1]
     96c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     96e:	788a      	ldrb	r2, [r1, #2]
     970:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     972:	0019      	movs	r1, r3
     974:	4b01      	ldr	r3, [pc, #4]	; (97c <port_pin_set_config+0x20>)
     976:	4798      	blx	r3
}
     978:	b003      	add	sp, #12
     97a:	bd00      	pop	{pc}
     97c:	00002015 	.word	0x00002015

00000980 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     980:	b5f0      	push	{r4, r5, r6, r7, lr}
     982:	465f      	mov	r7, fp
     984:	4656      	mov	r6, sl
     986:	464d      	mov	r5, r9
     988:	4644      	mov	r4, r8
     98a:	b4f0      	push	{r4, r5, r6, r7}
     98c:	b08b      	sub	sp, #44	; 0x2c
     98e:	0007      	movs	r7, r0
     990:	000d      	movs	r5, r1
     992:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     994:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     996:	0008      	movs	r0, r1
     998:	4b99      	ldr	r3, [pc, #612]	; (c00 <i2c_master_init+0x280>)
     99a:	4798      	blx	r3
     99c:	4999      	ldr	r1, [pc, #612]	; (c04 <i2c_master_init+0x284>)
     99e:	6a0a      	ldr	r2, [r1, #32]
     9a0:	1c84      	adds	r4, r0, #2
     9a2:	2301      	movs	r3, #1
     9a4:	40a3      	lsls	r3, r4
     9a6:	4313      	orrs	r3, r2
     9a8:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     9aa:	a909      	add	r1, sp, #36	; 0x24
     9ac:	7b33      	ldrb	r3, [r6, #12]
     9ae:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     9b0:	3014      	adds	r0, #20
     9b2:	b2c4      	uxtb	r4, r0
     9b4:	0020      	movs	r0, r4
     9b6:	4b94      	ldr	r3, [pc, #592]	; (c08 <i2c_master_init+0x288>)
     9b8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     9ba:	0020      	movs	r0, r4
     9bc:	4b93      	ldr	r3, [pc, #588]	; (c0c <i2c_master_init+0x28c>)
     9be:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     9c0:	7b30      	ldrb	r0, [r6, #12]
     9c2:	2100      	movs	r1, #0
     9c4:	4b92      	ldr	r3, [pc, #584]	; (c10 <i2c_master_init+0x290>)
     9c6:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     9c8:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
     9ca:	201c      	movs	r0, #28
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
	system_gclk_chan_enable(gclk_index);
	sercom_set_gclk_generator(config->generator_source, false);

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     9cc:	079b      	lsls	r3, r3, #30
     9ce:	d500      	bpl.n	9d2 <i2c_master_init+0x52>
     9d0:	e10f      	b.n	bf2 <i2c_master_init+0x272>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     9d2:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
     9d4:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     9d6:	07db      	lsls	r3, r3, #31
     9d8:	d500      	bpl.n	9dc <i2c_master_init+0x5c>
     9da:	e10a      	b.n	bf2 <i2c_master_init+0x272>
		return STATUS_BUSY;
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     9dc:	6838      	ldr	r0, [r7, #0]
     9de:	4b88      	ldr	r3, [pc, #544]	; (c00 <i2c_master_init+0x280>)
     9e0:	4699      	mov	r9, r3
     9e2:	4798      	blx	r3
     9e4:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     9e6:	498b      	ldr	r1, [pc, #556]	; (c14 <i2c_master_init+0x294>)
     9e8:	4b8b      	ldr	r3, [pc, #556]	; (c18 <i2c_master_init+0x298>)
     9ea:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     9ec:	00a4      	lsls	r4, r4, #2
     9ee:	4b8b      	ldr	r3, [pc, #556]	; (c1c <i2c_master_init+0x29c>)
     9f0:	50e7      	str	r7, [r4, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
     9f2:	2300      	movs	r3, #0
     9f4:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
     9f6:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
     9f8:	2400      	movs	r4, #0
     9fa:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
     9fc:	83bb      	strh	r3, [r7, #28]

	module->status = STATUS_OK;
     9fe:	2225      	movs	r2, #37	; 0x25
     a00:	54bc      	strb	r4, [r7, r2]
	module->buffer = NULL;
     a02:	623b      	str	r3, [r7, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     a04:	3314      	adds	r3, #20
     a06:	602b      	str	r3, [r5, #0]
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     a08:	683b      	ldr	r3, [r7, #0]
     a0a:	4698      	mov	r8, r3
	Sercom *const sercom_hw = module->hw;

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     a0c:	0018      	movs	r0, r3
     a0e:	47c8      	blx	r9
     a10:	4681      	mov	r9, r0
     a12:	2380      	movs	r3, #128	; 0x80
     a14:	aa08      	add	r2, sp, #32
     a16:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     a18:	7054      	strb	r4, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     a1a:	2301      	movs	r3, #1
     a1c:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
     a1e:	70d4      	strb	r4, [r2, #3]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	uint32_t pad0 = config->pinmux_pad0;
     a20:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     a22:	6a35      	ldr	r5, [r6, #32]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
     a24:	2800      	cmp	r0, #0
     a26:	d103      	bne.n	a30 <i2c_master_init+0xb0>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     a28:	2100      	movs	r1, #0
     a2a:	4640      	mov	r0, r8
     a2c:	4b7c      	ldr	r3, [pc, #496]	; (c20 <i2c_master_init+0x2a0>)
     a2e:	4798      	blx	r3
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
     a30:	ab08      	add	r3, sp, #32
     a32:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     a34:	2302      	movs	r3, #2
     a36:	aa08      	add	r2, sp, #32
     a38:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     a3a:	0c00      	lsrs	r0, r0, #16
     a3c:	b2c0      	uxtb	r0, r0
     a3e:	0011      	movs	r1, r2
     a40:	4b78      	ldr	r3, [pc, #480]	; (c24 <i2c_master_init+0x2a4>)
     a42:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
     a44:	2d00      	cmp	r5, #0
     a46:	d104      	bne.n	a52 <i2c_master_init+0xd2>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     a48:	2101      	movs	r1, #1
     a4a:	4640      	mov	r0, r8
     a4c:	4b74      	ldr	r3, [pc, #464]	; (c20 <i2c_master_init+0x2a0>)
     a4e:	4798      	blx	r3
     a50:	0005      	movs	r5, r0
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
     a52:	ab08      	add	r3, sp, #32
     a54:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     a56:	2302      	movs	r3, #2
     a58:	aa08      	add	r2, sp, #32
     a5a:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     a5c:	0c28      	lsrs	r0, r5, #16
     a5e:	b2c0      	uxtb	r0, r0
     a60:	0011      	movs	r1, r2
     a62:	4b70      	ldr	r3, [pc, #448]	; (c24 <i2c_master_init+0x2a4>)
     a64:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     a66:	8ab3      	ldrh	r3, [r6, #20]
     a68:	80fb      	strh	r3, [r7, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
     a6a:	8af3      	ldrh	r3, [r6, #22]
     a6c:	813b      	strh	r3, [r7, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     a6e:	7e32      	ldrb	r2, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     a70:	2380      	movs	r3, #128	; 0x80

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     a72:	2a00      	cmp	r2, #0
     a74:	d104      	bne.n	a80 <i2c_master_init+0x100>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     a76:	4b6c      	ldr	r3, [pc, #432]	; (c28 <i2c_master_init+0x2a8>)
     a78:	789b      	ldrb	r3, [r3, #2]
     a7a:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     a7c:	0fdb      	lsrs	r3, r3, #31
     a7e:	01db      	lsls	r3, r3, #7
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
		tmp_ctrla |= config->start_hold_time;
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
     a80:	68b1      	ldr	r1, [r6, #8]
     a82:	6932      	ldr	r2, [r6, #16]
     a84:	430a      	orrs	r2, r1
     a86:	4313      	orrs	r3, r2

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
     a88:	2224      	movs	r2, #36	; 0x24
     a8a:	5cb2      	ldrb	r2, [r6, r2]
     a8c:	2a00      	cmp	r2, #0
     a8e:	d002      	beq.n	a96 <i2c_master_init+0x116>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     a90:	2280      	movs	r2, #128	; 0x80
     a92:	05d2      	lsls	r2, r2, #23
     a94:	4313      	orrs	r3, r2
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
		tmp_ctrla |= config->inactive_timeout;
     a96:	6ab2      	ldr	r2, [r6, #40]	; 0x28
     a98:	4313      	orrs	r3, r2
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     a9a:	222c      	movs	r2, #44	; 0x2c
     a9c:	5cb2      	ldrb	r2, [r6, r2]
     a9e:	2a00      	cmp	r2, #0
     aa0:	d103      	bne.n	aaa <i2c_master_init+0x12a>
     aa2:	2280      	movs	r2, #128	; 0x80
     aa4:	0492      	lsls	r2, r2, #18
     aa6:	4291      	cmp	r1, r2
     aa8:	d102      	bne.n	ab0 <i2c_master_init+0x130>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     aaa:	2280      	movs	r2, #128	; 0x80
     aac:	0512      	lsls	r2, r2, #20
     aae:	4313      	orrs	r3, r2
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
     ab0:	222d      	movs	r2, #45	; 0x2d
     ab2:	5cb2      	ldrb	r2, [r6, r2]
     ab4:	2a00      	cmp	r2, #0
     ab6:	d002      	beq.n	abe <i2c_master_init+0x13e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     ab8:	2280      	movs	r2, #128	; 0x80
     aba:	0412      	lsls	r2, r2, #16
     abc:	4313      	orrs	r3, r2
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
     abe:	222e      	movs	r2, #46	; 0x2e
     ac0:	5cb2      	ldrb	r2, [r6, r2]
     ac2:	2a00      	cmp	r2, #0
     ac4:	d002      	beq.n	acc <i2c_master_init+0x14c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     ac6:	2280      	movs	r2, #128	; 0x80
     ac8:	03d2      	lsls	r2, r2, #15
     aca:	4313      	orrs	r3, r2
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
     acc:	4642      	mov	r2, r8
     ace:	6812      	ldr	r2, [r2, #0]
     ad0:	4313      	orrs	r3, r2
     ad2:	4642      	mov	r2, r8
     ad4:	6013      	str	r3, [r2, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     ad6:	2380      	movs	r3, #128	; 0x80
     ad8:	005b      	lsls	r3, r3, #1
     ada:	6053      	str	r3, [r2, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     adc:	4648      	mov	r0, r9
     ade:	3014      	adds	r0, #20
     ae0:	b2c0      	uxtb	r0, r0
     ae2:	4b52      	ldr	r3, [pc, #328]	; (c2c <i2c_master_init+0x2ac>)
     ae4:	4798      	blx	r3
     ae6:	0005      	movs	r5, r0
     ae8:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     aea:	27fa      	movs	r7, #250	; 0xfa
     aec:	00bf      	lsls	r7, r7, #2
     aee:	6833      	ldr	r3, [r6, #0]
     af0:	435f      	muls	r7, r3
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     af2:	6873      	ldr	r3, [r6, #4]
     af4:	469a      	mov	sl, r3
	uint32_t trise       = config->sda_scl_rise_time_ns;
	
	tmp_baud = (int32_t)(div_ceil(
     af6:	4c4e      	ldr	r4, [pc, #312]	; (c30 <i2c_master_init+0x2b0>)
     af8:	47a0      	blx	r4
     afa:	9002      	str	r0, [sp, #8]
     afc:	9103      	str	r1, [sp, #12]
     afe:	0078      	lsls	r0, r7, #1
     b00:	47a0      	blx	r4
     b02:	9000      	str	r0, [sp, #0]
     b04:	9101      	str	r1, [sp, #4]
     b06:	8e30      	ldrh	r0, [r6, #48]	; 0x30
     b08:	4368      	muls	r0, r5
     b0a:	47a0      	blx	r4
     b0c:	4b49      	ldr	r3, [pc, #292]	; (c34 <i2c_master_init+0x2b4>)
     b0e:	469b      	mov	fp, r3
     b10:	4a49      	ldr	r2, [pc, #292]	; (c38 <i2c_master_init+0x2b8>)
     b12:	4b4a      	ldr	r3, [pc, #296]	; (c3c <i2c_master_init+0x2bc>)
     b14:	47d8      	blx	fp
     b16:	4d4a      	ldr	r5, [pc, #296]	; (c40 <i2c_master_init+0x2c0>)
     b18:	2200      	movs	r2, #0
     b1a:	4b4a      	ldr	r3, [pc, #296]	; (c44 <i2c_master_init+0x2c4>)
     b1c:	47a8      	blx	r5
     b1e:	9004      	str	r0, [sp, #16]
     b20:	9105      	str	r1, [sp, #20]
     b22:	0038      	movs	r0, r7
     b24:	47a0      	blx	r4
     b26:	0002      	movs	r2, r0
     b28:	000b      	movs	r3, r1
     b2a:	9804      	ldr	r0, [sp, #16]
     b2c:	9905      	ldr	r1, [sp, #20]
     b2e:	47d8      	blx	fp
     b30:	0002      	movs	r2, r0
     b32:	000b      	movs	r3, r1
     b34:	4c44      	ldr	r4, [pc, #272]	; (c48 <i2c_master_init+0x2c8>)
     b36:	9802      	ldr	r0, [sp, #8]
     b38:	9903      	ldr	r1, [sp, #12]
     b3a:	47a0      	blx	r4
     b3c:	9a00      	ldr	r2, [sp, #0]
     b3e:	9b01      	ldr	r3, [sp, #4]
     b40:	47a8      	blx	r5
     b42:	2200      	movs	r2, #0
     b44:	4b41      	ldr	r3, [pc, #260]	; (c4c <i2c_master_init+0x2cc>)
     b46:	47a0      	blx	r4
     b48:	9a00      	ldr	r2, [sp, #0]
     b4a:	9b01      	ldr	r3, [sp, #4]
     b4c:	4c40      	ldr	r4, [pc, #256]	; (c50 <i2c_master_init+0x2d0>)
     b4e:	47a0      	blx	r4
     b50:	4b40      	ldr	r3, [pc, #256]	; (c54 <i2c_master_init+0x2d4>)
     b52:	4798      	blx	r3
     b54:	0004      	movs	r4, r0
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     b56:	68b2      	ldr	r2, [r6, #8]
     b58:	2380      	movs	r3, #128	; 0x80
     b5a:	049b      	lsls	r3, r3, #18
     b5c:	429a      	cmp	r2, r3
     b5e:	d142      	bne.n	be6 <i2c_master_init+0x266>
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
	uint32_t fscl        = 1000 * config->baud_rate;
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     b60:	21fa      	movs	r1, #250	; 0xfa
     b62:	0089      	lsls	r1, r1, #2
     b64:	4657      	mov	r7, sl
     b66:	434f      	muls	r7, r1
	tmp_baud = (int32_t)(div_ceil(
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     b68:	9802      	ldr	r0, [sp, #8]
     b6a:	9903      	ldr	r1, [sp, #12]
     b6c:	0002      	movs	r2, r0
     b6e:	000b      	movs	r3, r1
     b70:	47a8      	blx	r5
     b72:	9000      	str	r0, [sp, #0]
     b74:	9101      	str	r1, [sp, #4]
     b76:	0038      	movs	r0, r7
     b78:	4b2d      	ldr	r3, [pc, #180]	; (c30 <i2c_master_init+0x2b0>)
     b7a:	4798      	blx	r3
     b7c:	2200      	movs	r2, #0
     b7e:	4b36      	ldr	r3, [pc, #216]	; (c58 <i2c_master_init+0x2d8>)
     b80:	47d8      	blx	fp
     b82:	0002      	movs	r2, r0
     b84:	000b      	movs	r3, r1
     b86:	9800      	ldr	r0, [sp, #0]
     b88:	9901      	ldr	r1, [sp, #4]
     b8a:	4e31      	ldr	r6, [pc, #196]	; (c50 <i2c_master_init+0x2d0>)
     b8c:	47b0      	blx	r6
     b8e:	2200      	movs	r2, #0
     b90:	4b2e      	ldr	r3, [pc, #184]	; (c4c <i2c_master_init+0x2cc>)
     b92:	4e2d      	ldr	r6, [pc, #180]	; (c48 <i2c_master_init+0x2c8>)
     b94:	47b0      	blx	r6
     b96:	4b2f      	ldr	r3, [pc, #188]	; (c54 <i2c_master_init+0x2d4>)
     b98:	4798      	blx	r3
     b9a:	1e06      	subs	r6, r0, #0
		if (tmp_baudlow_hs) {
     b9c:	d006      	beq.n	bac <i2c_master_init+0x22c>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     b9e:	0039      	movs	r1, r7
     ba0:	9807      	ldr	r0, [sp, #28]
     ba2:	4b2e      	ldr	r3, [pc, #184]	; (c5c <i2c_master_init+0x2dc>)
     ba4:	4798      	blx	r3
     ba6:	3802      	subs	r0, #2
     ba8:	1b83      	subs	r3, r0, r6
     baa:	e007      	b.n	bbc <i2c_master_init+0x23c>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     bac:	0079      	lsls	r1, r7, #1
     bae:	1e48      	subs	r0, r1, #1
     bb0:	9b07      	ldr	r3, [sp, #28]
     bb2:	469c      	mov	ip, r3
     bb4:	4460      	add	r0, ip
     bb6:	4b29      	ldr	r3, [pc, #164]	; (c5c <i2c_master_init+0x2dc>)
     bb8:	4798      	blx	r3
     bba:	1e43      	subs	r3, r0, #1
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     bbc:	2cff      	cmp	r4, #255	; 0xff
     bbe:	d803      	bhi.n	bc8 <i2c_master_init+0x248>
     bc0:	2bff      	cmp	r3, #255	; 0xff
     bc2:	d903      	bls.n	bcc <i2c_master_init+0x24c>
     bc4:	2040      	movs	r0, #64	; 0x40
     bc6:	e014      	b.n	bf2 <i2c_master_init+0x272>
     bc8:	2040      	movs	r0, #64	; 0x40

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
     bca:	e012      	b.n	bf2 <i2c_master_init+0x272>
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     bcc:	22ff      	movs	r2, #255	; 0xff
     bce:	4014      	ands	r4, r2
     bd0:	0636      	lsls	r6, r6, #24
     bd2:	4334      	orrs	r4, r6
     bd4:	041b      	lsls	r3, r3, #16
     bd6:	22ff      	movs	r2, #255	; 0xff
     bd8:	0412      	lsls	r2, r2, #16
     bda:	4013      	ands	r3, r2
     bdc:	431c      	orrs	r4, r3
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     bde:	4643      	mov	r3, r8
     be0:	60dc      	str	r4, [r3, #12]
	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;
     be2:	2000      	movs	r0, #0
     be4:	e005      	b.n	bf2 <i2c_master_init+0x272>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     be6:	2040      	movs	r0, #64	; 0x40
     be8:	2cff      	cmp	r4, #255	; 0xff
     bea:	d802      	bhi.n	bf2 <i2c_master_init+0x272>

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
     bec:	2600      	movs	r6, #0
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
     bee:	2300      	movs	r3, #0
     bf0:	e7ec      	b.n	bcc <i2c_master_init+0x24c>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     bf2:	b00b      	add	sp, #44	; 0x2c
     bf4:	bc3c      	pop	{r2, r3, r4, r5}
     bf6:	4690      	mov	r8, r2
     bf8:	4699      	mov	r9, r3
     bfa:	46a2      	mov	sl, r4
     bfc:	46ab      	mov	fp, r5
     bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c00:	00001245 	.word	0x00001245
     c04:	40000400 	.word	0x40000400
     c08:	00001f1d 	.word	0x00001f1d
     c0c:	00001e91 	.word	0x00001e91
     c10:	000010f1 	.word	0x000010f1
     c14:	00000d2d 	.word	0x00000d2d
     c18:	000018a9 	.word	0x000018a9
     c1c:	20000134 	.word	0x20000134
     c20:	0000113d 	.word	0x0000113d
     c24:	00002015 	.word	0x00002015
     c28:	41002000 	.word	0x41002000
     c2c:	00001f39 	.word	0x00001f39
     c30:	00003e31 	.word	0x00003e31
     c34:	00003229 	.word	0x00003229
     c38:	e826d695 	.word	0xe826d695
     c3c:	3e112e0b 	.word	0x3e112e0b
     c40:	000025a5 	.word	0x000025a5
     c44:	40240000 	.word	0x40240000
     c48:	0000371d 	.word	0x0000371d
     c4c:	3ff00000 	.word	0x3ff00000
     c50:	00002bfd 	.word	0x00002bfd
     c54:	00003dc5 	.word	0x00003dc5
     c58:	40080000 	.word	0x40080000
     c5c:	00002261 	.word	0x00002261

00000c60 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     c60:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     c62:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     c64:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     c66:	421a      	tst	r2, r3
     c68:	d1fc      	bne.n	c64 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     c6a:	4770      	bx	lr

00000c6c <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     c6c:	b570      	push	{r4, r5, r6, lr}
     c6e:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c70:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     c72:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     c74:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
     c76:	8b85      	ldrh	r5, [r0, #28]
     c78:	1b5d      	subs	r5, r3, r5
     c7a:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     c7c:	8b83      	ldrh	r3, [r0, #28]
     c7e:	3b01      	subs	r3, #1
     c80:	b29b      	uxth	r3, r3
     c82:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
     c84:	0113      	lsls	r3, r2, #4
     c86:	d50c      	bpl.n	ca2 <_i2c_master_read+0x36>
		if (module->send_nack && module->buffer_remaining == 1) {
     c88:	7ac3      	ldrb	r3, [r0, #11]
     c8a:	2b00      	cmp	r3, #0
     c8c:	d015      	beq.n	cba <_i2c_master_read+0x4e>
     c8e:	8b83      	ldrh	r3, [r0, #28]
     c90:	b29b      	uxth	r3, r3
     c92:	2b01      	cmp	r3, #1
     c94:	d111      	bne.n	cba <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     c96:	6873      	ldr	r3, [r6, #4]
     c98:	2280      	movs	r2, #128	; 0x80
     c9a:	02d2      	lsls	r2, r2, #11
     c9c:	4313      	orrs	r3, r2
     c9e:	6073      	str	r3, [r6, #4]
     ca0:	e00b      	b.n	cba <_i2c_master_read+0x4e>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
     ca2:	7ac3      	ldrb	r3, [r0, #11]
     ca4:	2b00      	cmp	r3, #0
     ca6:	d008      	beq.n	cba <_i2c_master_read+0x4e>
     ca8:	8b83      	ldrh	r3, [r0, #28]
     caa:	b29b      	uxth	r3, r3
     cac:	2b00      	cmp	r3, #0
     cae:	d104      	bne.n	cba <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     cb0:	6873      	ldr	r3, [r6, #4]
     cb2:	2280      	movs	r2, #128	; 0x80
     cb4:	02d2      	lsls	r2, r2, #11
     cb6:	4313      	orrs	r3, r2
     cb8:	6073      	str	r3, [r6, #4]
		}
	}

	if (module->buffer_remaining == 0) {
     cba:	8ba3      	ldrh	r3, [r4, #28]
     cbc:	b29b      	uxth	r3, r3
     cbe:	2b00      	cmp	r3, #0
     cc0:	d10a      	bne.n	cd8 <_i2c_master_read+0x6c>
		if (module->send_stop) {
     cc2:	7aa3      	ldrb	r3, [r4, #10]
     cc4:	2b00      	cmp	r3, #0
     cc6:	d007      	beq.n	cd8 <_i2c_master_read+0x6c>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
     cc8:	0020      	movs	r0, r4
     cca:	4b08      	ldr	r3, [pc, #32]	; (cec <_i2c_master_read+0x80>)
     ccc:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     cce:	6873      	ldr	r3, [r6, #4]
     cd0:	22c0      	movs	r2, #192	; 0xc0
     cd2:	0292      	lsls	r2, r2, #10
     cd4:	4313      	orrs	r3, r2
     cd6:	6073      	str	r3, [r6, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     cd8:	0020      	movs	r0, r4
     cda:	4b04      	ldr	r3, [pc, #16]	; (cec <_i2c_master_read+0x80>)
     cdc:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     cde:	6a23      	ldr	r3, [r4, #32]
     ce0:	195d      	adds	r5, r3, r5
     ce2:	2328      	movs	r3, #40	; 0x28
     ce4:	5cf3      	ldrb	r3, [r6, r3]
     ce6:	b2db      	uxtb	r3, r3
     ce8:	702b      	strb	r3, [r5, #0]
}
     cea:	bd70      	pop	{r4, r5, r6, pc}
     cec:	00000c61 	.word	0x00000c61

00000cf0 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     cf0:	b570      	push	{r4, r5, r6, lr}
     cf2:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     cf4:	6806      	ldr	r6, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     cf6:	8b73      	ldrh	r3, [r6, #26]
     cf8:	075b      	lsls	r3, r3, #29
     cfa:	d503      	bpl.n	d04 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     cfc:	221e      	movs	r2, #30
     cfe:	2325      	movs	r3, #37	; 0x25
     d00:	54c2      	strb	r2, [r0, r3]
		/* Do not write more data */
		return;
     d02:	e00f      	b.n	d24 <_i2c_master_write+0x34>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
     d04:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
     d06:	8b85      	ldrh	r5, [r0, #28]
     d08:	1b5d      	subs	r5, r3, r5
     d0a:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     d0c:	8b83      	ldrh	r3, [r0, #28]
     d0e:	3b01      	subs	r3, #1
     d10:	b29b      	uxth	r3, r3
     d12:	8383      	strh	r3, [r0, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
     d14:	4b04      	ldr	r3, [pc, #16]	; (d28 <_i2c_master_write+0x38>)
     d16:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
     d18:	6a23      	ldr	r3, [r4, #32]
     d1a:	195d      	adds	r5, r3, r5
     d1c:	782b      	ldrb	r3, [r5, #0]
     d1e:	b2db      	uxtb	r3, r3
     d20:	2228      	movs	r2, #40	; 0x28
     d22:	54b3      	strb	r3, [r6, r2]
}
     d24:	bd70      	pop	{r4, r5, r6, pc}
     d26:	46c0      	nop			; (mov r8, r8)
     d28:	00000c61 	.word	0x00000c61

00000d2c <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
     d2c:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
     d2e:	0080      	lsls	r0, r0, #2
     d30:	4b6f      	ldr	r3, [pc, #444]	; (ef0 <_i2c_master_interrupt_handler+0x1c4>)
     d32:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     d34:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     d36:	682b      	ldr	r3, [r5, #0]
     d38:	011b      	lsls	r3, r3, #4
     d3a:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     d3c:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
     d3e:	7e26      	ldrb	r6, [r4, #24]
     d40:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     d42:	8b63      	ldrh	r3, [r4, #26]
     d44:	b29b      	uxth	r3, r3
     d46:	2b00      	cmp	r3, #0
     d48:	d135      	bne.n	db6 <_i2c_master_interrupt_handler+0x8a>
     d4a:	8ba3      	ldrh	r3, [r4, #28]
     d4c:	b29b      	uxth	r3, r3
     d4e:	2b00      	cmp	r3, #0
     d50:	d031      	beq.n	db6 <_i2c_master_interrupt_handler+0x8a>
	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     d52:	7e2b      	ldrb	r3, [r5, #24]
     d54:	07db      	lsls	r3, r3, #31
     d56:	d51b      	bpl.n	d90 <_i2c_master_interrupt_handler+0x64>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     d58:	2301      	movs	r3, #1
     d5a:	762b      	strb	r3, [r5, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     d5c:	8b6b      	ldrh	r3, [r5, #26]
     d5e:	079b      	lsls	r3, r3, #30
     d60:	d503      	bpl.n	d6a <_i2c_master_interrupt_handler+0x3e>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
     d62:	2241      	movs	r2, #65	; 0x41
     d64:	2325      	movs	r3, #37	; 0x25
     d66:	54e2      	strb	r2, [r4, r3]
     d68:	e012      	b.n	d90 <_i2c_master_interrupt_handler+0x64>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     d6a:	8b6b      	ldrh	r3, [r5, #26]
     d6c:	075b      	lsls	r3, r3, #29
     d6e:	d50f      	bpl.n	d90 <_i2c_master_interrupt_handler+0x64>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     d70:	2218      	movs	r2, #24
     d72:	2325      	movs	r3, #37	; 0x25
     d74:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
     d76:	2300      	movs	r3, #0
     d78:	83a3      	strh	r3, [r4, #28]

			if (module->send_stop) {
     d7a:	7aa3      	ldrb	r3, [r4, #10]
     d7c:	2b00      	cmp	r3, #0
     d7e:	d007      	beq.n	d90 <_i2c_master_interrupt_handler+0x64>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
     d80:	0020      	movs	r0, r4
     d82:	4b5c      	ldr	r3, [pc, #368]	; (ef4 <_i2c_master_interrupt_handler+0x1c8>)
     d84:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     d86:	686b      	ldr	r3, [r5, #4]
     d88:	22c0      	movs	r2, #192	; 0xc0
     d8a:	0292      	lsls	r2, r2, #10
     d8c:	4313      	orrs	r3, r2
     d8e:	606b      	str	r3, [r5, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
     d90:	8ba3      	ldrh	r3, [r4, #28]
     d92:	b29b      	uxth	r3, r3
     d94:	8363      	strh	r3, [r4, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
     d96:	2325      	movs	r3, #37	; 0x25
     d98:	5ce3      	ldrb	r3, [r4, r3]
     d9a:	2b05      	cmp	r3, #5
     d9c:	d156      	bne.n	e4c <_i2c_master_interrupt_handler+0x120>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     d9e:	331f      	adds	r3, #31
     da0:	5ce3      	ldrb	r3, [r4, r3]
     da2:	2b00      	cmp	r3, #0
     da4:	d103      	bne.n	dae <_i2c_master_interrupt_handler+0x82>
			_i2c_master_write(module);
     da6:	0020      	movs	r0, r4
     da8:	4b53      	ldr	r3, [pc, #332]	; (ef8 <_i2c_master_interrupt_handler+0x1cc>)
     daa:	4798      	blx	r3
     dac:	e04e      	b.n	e4c <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
     dae:	0020      	movs	r0, r4
     db0:	4b52      	ldr	r3, [pc, #328]	; (efc <_i2c_master_interrupt_handler+0x1d0>)
     db2:	4798      	blx	r3
     db4:	e04a      	b.n	e4c <_i2c_master_interrupt_handler+0x120>
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     db6:	8b63      	ldrh	r3, [r4, #26]
     db8:	b29b      	uxth	r3, r3
     dba:	2b00      	cmp	r3, #0
     dbc:	d026      	beq.n	e0c <_i2c_master_interrupt_handler+0xe0>
     dbe:	8ba3      	ldrh	r3, [r4, #28]
     dc0:	b29b      	uxth	r3, r3
     dc2:	2b00      	cmp	r3, #0
     dc4:	d122      	bne.n	e0c <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
     dc6:	3325      	adds	r3, #37	; 0x25
     dc8:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     dca:	2b05      	cmp	r3, #5
     dcc:	d11e      	bne.n	e0c <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
     dce:	331f      	adds	r3, #31
     dd0:	5ce3      	ldrb	r3, [r4, r3]
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
     dd2:	2b00      	cmp	r3, #0
     dd4:	d11a      	bne.n	e0c <_i2c_master_interrupt_handler+0xe0>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
     dd6:	3303      	adds	r3, #3
     dd8:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     dda:	2300      	movs	r3, #0
     ddc:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     dde:	3325      	adds	r3, #37	; 0x25
     de0:	2200      	movs	r2, #0
     de2:	54e2      	strb	r2, [r4, r3]

		if (module->send_stop) {
     de4:	7aa3      	ldrb	r3, [r4, #10]
     de6:	2b00      	cmp	r3, #0
     de8:	d008      	beq.n	dfc <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
     dea:	0020      	movs	r0, r4
     dec:	4b41      	ldr	r3, [pc, #260]	; (ef4 <_i2c_master_interrupt_handler+0x1c8>)
     dee:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     df0:	686b      	ldr	r3, [r5, #4]
     df2:	22c0      	movs	r2, #192	; 0xc0
     df4:	0292      	lsls	r2, r2, #10
     df6:	4313      	orrs	r3, r2
     df8:	606b      	str	r3, [r5, #4]
     dfa:	e001      	b.n	e00 <_i2c_master_interrupt_handler+0xd4>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     dfc:	2301      	movs	r3, #1
     dfe:	762b      	strb	r3, [r5, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     e00:	07f3      	lsls	r3, r6, #31
     e02:	d523      	bpl.n	e4c <_i2c_master_interrupt_handler+0x120>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     e04:	68e3      	ldr	r3, [r4, #12]
     e06:	0020      	movs	r0, r4
     e08:	4798      	blx	r3
     e0a:	e01f      	b.n	e4c <_i2c_master_interrupt_handler+0x120>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
     e0c:	8b63      	ldrh	r3, [r4, #26]
     e0e:	b29b      	uxth	r3, r3
     e10:	2b00      	cmp	r3, #0
     e12:	d01b      	beq.n	e4c <_i2c_master_interrupt_handler+0x120>
     e14:	8ba3      	ldrh	r3, [r4, #28]
     e16:	b29b      	uxth	r3, r3
     e18:	2b00      	cmp	r3, #0
     e1a:	d017      	beq.n	e4c <_i2c_master_interrupt_handler+0x120>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     e1c:	8b6b      	ldrh	r3, [r5, #26]
     e1e:	069b      	lsls	r3, r3, #26
     e20:	d409      	bmi.n	e36 <_i2c_master_interrupt_handler+0x10a>
     e22:	2a00      	cmp	r2, #0
     e24:	d003      	beq.n	e2e <_i2c_master_interrupt_handler+0x102>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     e26:	8ba3      	ldrh	r3, [r4, #28]
     e28:	b29b      	uxth	r3, r3
     e2a:	2b01      	cmp	r3, #1
     e2c:	d003      	beq.n	e36 <_i2c_master_interrupt_handler+0x10a>
			module->status = STATUS_ERR_PACKET_COLLISION;
     e2e:	2241      	movs	r2, #65	; 0x41
     e30:	2325      	movs	r3, #37	; 0x25
     e32:	54e2      	strb	r2, [r4, r3]
     e34:	e00a      	b.n	e4c <_i2c_master_interrupt_handler+0x120>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     e36:	2324      	movs	r3, #36	; 0x24
     e38:	5ce3      	ldrb	r3, [r4, r3]
     e3a:	2b00      	cmp	r3, #0
     e3c:	d103      	bne.n	e46 <_i2c_master_interrupt_handler+0x11a>
			_i2c_master_write(module);
     e3e:	0020      	movs	r0, r4
     e40:	4b2d      	ldr	r3, [pc, #180]	; (ef8 <_i2c_master_interrupt_handler+0x1cc>)
     e42:	4798      	blx	r3
     e44:	e002      	b.n	e4c <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
     e46:	0020      	movs	r0, r4
     e48:	4b2c      	ldr	r3, [pc, #176]	; (efc <_i2c_master_interrupt_handler+0x1d0>)
     e4a:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     e4c:	8b63      	ldrh	r3, [r4, #26]
     e4e:	b29b      	uxth	r3, r3
     e50:	2b00      	cmp	r3, #0
     e52:	d02a      	beq.n	eaa <_i2c_master_interrupt_handler+0x17e>
     e54:	8ba3      	ldrh	r3, [r4, #28]
     e56:	b29b      	uxth	r3, r3
     e58:	2b00      	cmp	r3, #0
     e5a:	d126      	bne.n	eaa <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
     e5c:	3325      	adds	r3, #37	; 0x25
     e5e:	5ce3      	ldrb	r3, [r4, r3]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     e60:	2b05      	cmp	r3, #5
     e62:	d122      	bne.n	eaa <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_READ)) {
     e64:	331f      	adds	r3, #31
     e66:	5ce3      	ldrb	r3, [r4, r3]
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
     e68:	2b01      	cmp	r3, #1
     e6a:	d11e      	bne.n	eaa <_i2c_master_interrupt_handler+0x17e>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     e6c:	7e2b      	ldrb	r3, [r5, #24]
     e6e:	079b      	lsls	r3, r3, #30
     e70:	d501      	bpl.n	e76 <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     e72:	2302      	movs	r3, #2
     e74:	762b      	strb	r3, [r5, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
     e76:	2303      	movs	r3, #3
     e78:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
     e7a:	2300      	movs	r3, #0
     e7c:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     e7e:	3325      	adds	r3, #37	; 0x25
     e80:	2200      	movs	r2, #0
     e82:	54e2      	strb	r2, [r4, r3]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
     e84:	07b3      	lsls	r3, r6, #30
     e86:	d507      	bpl.n	e98 <_i2c_master_interrupt_handler+0x16c>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     e88:	2324      	movs	r3, #36	; 0x24
     e8a:	5ce3      	ldrb	r3, [r4, r3]
     e8c:	2b01      	cmp	r3, #1
     e8e:	d103      	bne.n	e98 <_i2c_master_interrupt_handler+0x16c>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
     e90:	6923      	ldr	r3, [r4, #16]
     e92:	0020      	movs	r0, r4
     e94:	4798      	blx	r3
     e96:	e008      	b.n	eaa <_i2c_master_interrupt_handler+0x17e>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
     e98:	07f3      	lsls	r3, r6, #31
     e9a:	d506      	bpl.n	eaa <_i2c_master_interrupt_handler+0x17e>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     e9c:	2324      	movs	r3, #36	; 0x24
     e9e:	5ce3      	ldrb	r3, [r4, r3]
     ea0:	2b00      	cmp	r3, #0
     ea2:	d102      	bne.n	eaa <_i2c_master_interrupt_handler+0x17e>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     ea4:	68e3      	ldr	r3, [r4, #12]
     ea6:	0020      	movs	r0, r4
     ea8:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
     eaa:	2325      	movs	r3, #37	; 0x25
     eac:	5ce3      	ldrb	r3, [r4, r3]
     eae:	2b05      	cmp	r3, #5
     eb0:	d01c      	beq.n	eec <_i2c_master_interrupt_handler+0x1c0>
     eb2:	2325      	movs	r3, #37	; 0x25
     eb4:	5ce3      	ldrb	r3, [r4, r3]
     eb6:	2b00      	cmp	r3, #0
     eb8:	d018      	beq.n	eec <_i2c_master_interrupt_handler+0x1c0>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
     eba:	2303      	movs	r3, #3
     ebc:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     ebe:	2300      	movs	r3, #0
     ec0:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
     ec2:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
     ec4:	3325      	adds	r3, #37	; 0x25
     ec6:	5ce3      	ldrb	r3, [r4, r3]
     ec8:	2b41      	cmp	r3, #65	; 0x41
     eca:	d00a      	beq.n	ee2 <_i2c_master_interrupt_handler+0x1b6>
     ecc:	7aa3      	ldrb	r3, [r4, #10]
     ece:	2b00      	cmp	r3, #0
     ed0:	d007      	beq.n	ee2 <_i2c_master_interrupt_handler+0x1b6>
				module->send_stop) {
			_i2c_master_wait_for_sync(module);
     ed2:	0020      	movs	r0, r4
     ed4:	4b07      	ldr	r3, [pc, #28]	; (ef4 <_i2c_master_interrupt_handler+0x1c8>)
     ed6:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
     ed8:	686b      	ldr	r3, [r5, #4]
     eda:	22e0      	movs	r2, #224	; 0xe0
     edc:	02d2      	lsls	r2, r2, #11
     ede:	4313      	orrs	r3, r2
     ee0:	606b      	str	r3, [r5, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
     ee2:	0773      	lsls	r3, r6, #29
     ee4:	d502      	bpl.n	eec <_i2c_master_interrupt_handler+0x1c0>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
     ee6:	6963      	ldr	r3, [r4, #20]
     ee8:	0020      	movs	r0, r4
     eea:	4798      	blx	r3
		}
	}
}
     eec:	bd70      	pop	{r4, r5, r6, pc}
     eee:	46c0      	nop			; (mov r8, r8)
     ef0:	20000134 	.word	0x20000134
     ef4:	00000c61 	.word	0x00000c61
     ef8:	00000cf1 	.word	0x00000cf1
     efc:	00000c6d 	.word	0x00000c6d

00000f00 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     f00:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     f02:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f04:	2340      	movs	r3, #64	; 0x40
     f06:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     f08:	4281      	cmp	r1, r0
     f0a:	d201      	bcs.n	f10 <_sercom_get_sync_baud_val+0x10>
     f0c:	e00a      	b.n	f24 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
     f0e:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     f10:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     f12:	1c63      	adds	r3, r4, #1
     f14:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     f16:	4288      	cmp	r0, r1
     f18:	d9f9      	bls.n	f0e <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f1a:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     f1c:	2cff      	cmp	r4, #255	; 0xff
     f1e:	d801      	bhi.n	f24 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     f20:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     f22:	2300      	movs	r3, #0
	}
}
     f24:	0018      	movs	r0, r3
     f26:	bd10      	pop	{r4, pc}

00000f28 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     f28:	b5f0      	push	{r4, r5, r6, r7, lr}
     f2a:	465f      	mov	r7, fp
     f2c:	4656      	mov	r6, sl
     f2e:	464d      	mov	r5, r9
     f30:	4644      	mov	r4, r8
     f32:	b4f0      	push	{r4, r5, r6, r7}
     f34:	b089      	sub	sp, #36	; 0x24
     f36:	000c      	movs	r4, r1
     f38:	9205      	str	r2, [sp, #20]
     f3a:	aa12      	add	r2, sp, #72	; 0x48
     f3c:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     f3e:	0002      	movs	r2, r0
     f40:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f42:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     f44:	42a2      	cmp	r2, r4
     f46:	d900      	bls.n	f4a <_sercom_get_async_baud_val+0x22>
     f48:	e0c6      	b.n	10d8 <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     f4a:	2b00      	cmp	r3, #0
     f4c:	d151      	bne.n	ff2 <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     f4e:	0002      	movs	r2, r0
     f50:	0008      	movs	r0, r1
     f52:	2100      	movs	r1, #0
     f54:	4d64      	ldr	r5, [pc, #400]	; (10e8 <_sercom_get_async_baud_val+0x1c0>)
     f56:	47a8      	blx	r5
     f58:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     f5a:	0026      	movs	r6, r4
     f5c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     f5e:	2300      	movs	r3, #0
     f60:	2400      	movs	r4, #0
     f62:	9300      	str	r3, [sp, #0]
     f64:	9401      	str	r4, [sp, #4]
     f66:	2200      	movs	r2, #0
     f68:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     f6a:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     f6c:	2120      	movs	r1, #32
     f6e:	468c      	mov	ip, r1
     f70:	391f      	subs	r1, #31
     f72:	9602      	str	r6, [sp, #8]
     f74:	9703      	str	r7, [sp, #12]
     f76:	2420      	movs	r4, #32
     f78:	4264      	negs	r4, r4
     f7a:	1904      	adds	r4, r0, r4
     f7c:	d403      	bmi.n	f86 <_sercom_get_async_baud_val+0x5e>
     f7e:	000d      	movs	r5, r1
     f80:	40a5      	lsls	r5, r4
     f82:	46a8      	mov	r8, r5
     f84:	e004      	b.n	f90 <_sercom_get_async_baud_val+0x68>
     f86:	4664      	mov	r4, ip
     f88:	1a24      	subs	r4, r4, r0
     f8a:	000d      	movs	r5, r1
     f8c:	40e5      	lsrs	r5, r4
     f8e:	46a8      	mov	r8, r5
     f90:	000c      	movs	r4, r1
     f92:	4084      	lsls	r4, r0
     f94:	46a1      	mov	r9, r4

		r = r << 1;
     f96:	0014      	movs	r4, r2
     f98:	001d      	movs	r5, r3
     f9a:	18a4      	adds	r4, r4, r2
     f9c:	415d      	adcs	r5, r3
     f9e:	0022      	movs	r2, r4
     fa0:	002b      	movs	r3, r5

		if (n & bit_shift) {
     fa2:	4646      	mov	r6, r8
     fa4:	465f      	mov	r7, fp
     fa6:	423e      	tst	r6, r7
     fa8:	d003      	beq.n	fb2 <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
     faa:	000e      	movs	r6, r1
     fac:	4326      	orrs	r6, r4
     fae:	0032      	movs	r2, r6
     fb0:	002b      	movs	r3, r5
		}

		if (r >= d) {
     fb2:	9c02      	ldr	r4, [sp, #8]
     fb4:	9d03      	ldr	r5, [sp, #12]
     fb6:	429d      	cmp	r5, r3
     fb8:	d80f      	bhi.n	fda <_sercom_get_async_baud_val+0xb2>
     fba:	d101      	bne.n	fc0 <_sercom_get_async_baud_val+0x98>
     fbc:	4294      	cmp	r4, r2
     fbe:	d80c      	bhi.n	fda <_sercom_get_async_baud_val+0xb2>
			r = r - d;
     fc0:	9c02      	ldr	r4, [sp, #8]
     fc2:	9d03      	ldr	r5, [sp, #12]
     fc4:	1b12      	subs	r2, r2, r4
     fc6:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     fc8:	464d      	mov	r5, r9
     fca:	9e00      	ldr	r6, [sp, #0]
     fcc:	9f01      	ldr	r7, [sp, #4]
     fce:	4335      	orrs	r5, r6
     fd0:	003c      	movs	r4, r7
     fd2:	4646      	mov	r6, r8
     fd4:	4334      	orrs	r4, r6
     fd6:	9500      	str	r5, [sp, #0]
     fd8:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     fda:	3801      	subs	r0, #1
     fdc:	d2cb      	bcs.n	f76 <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
     fde:	2200      	movs	r2, #0
     fe0:	2301      	movs	r3, #1
     fe2:	9800      	ldr	r0, [sp, #0]
     fe4:	9901      	ldr	r1, [sp, #4]
     fe6:	1a12      	subs	r2, r2, r0
     fe8:	418b      	sbcs	r3, r1
     fea:	0c12      	lsrs	r2, r2, #16
     fec:	041b      	lsls	r3, r3, #16
     fee:	431a      	orrs	r2, r3
     ff0:	e06f      	b.n	10d2 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     ff2:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     ff4:	2b01      	cmp	r3, #1
     ff6:	d16c      	bne.n	10d2 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     ff8:	0f63      	lsrs	r3, r4, #29
     ffa:	9304      	str	r3, [sp, #16]
     ffc:	00e3      	lsls	r3, r4, #3
     ffe:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    1000:	000a      	movs	r2, r1
    1002:	2300      	movs	r3, #0
    1004:	2100      	movs	r1, #0
    1006:	4c38      	ldr	r4, [pc, #224]	; (10e8 <_sercom_get_async_baud_val+0x1c0>)
    1008:	47a0      	blx	r4
    100a:	0004      	movs	r4, r0
    100c:	000d      	movs	r5, r1
    100e:	2300      	movs	r3, #0
    1010:	469c      	mov	ip, r3
    1012:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1014:	3320      	adds	r3, #32
    1016:	469b      	mov	fp, r3
    1018:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    101a:	4663      	mov	r3, ip
    101c:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    101e:	2300      	movs	r3, #0
    1020:	9302      	str	r3, [sp, #8]
    1022:	2200      	movs	r2, #0
    1024:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1026:	213f      	movs	r1, #63	; 0x3f
    1028:	9400      	str	r4, [sp, #0]
    102a:	9501      	str	r5, [sp, #4]
    102c:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    102e:	2120      	movs	r1, #32
    1030:	4249      	negs	r1, r1
    1032:	1879      	adds	r1, r7, r1
    1034:	d403      	bmi.n	103e <_sercom_get_async_baud_val+0x116>
    1036:	0030      	movs	r0, r6
    1038:	4088      	lsls	r0, r1
    103a:	4684      	mov	ip, r0
    103c:	e004      	b.n	1048 <_sercom_get_async_baud_val+0x120>
    103e:	4659      	mov	r1, fp
    1040:	1bc9      	subs	r1, r1, r7
    1042:	0030      	movs	r0, r6
    1044:	40c8      	lsrs	r0, r1
    1046:	4684      	mov	ip, r0
    1048:	0031      	movs	r1, r6
    104a:	40b9      	lsls	r1, r7
    104c:	4689      	mov	r9, r1

		r = r << 1;
    104e:	0010      	movs	r0, r2
    1050:	0019      	movs	r1, r3
    1052:	1880      	adds	r0, r0, r2
    1054:	4159      	adcs	r1, r3
    1056:	0002      	movs	r2, r0
    1058:	000b      	movs	r3, r1

		if (n & bit_shift) {
    105a:	4644      	mov	r4, r8
    105c:	464d      	mov	r5, r9
    105e:	402c      	ands	r4, r5
    1060:	46a2      	mov	sl, r4
    1062:	4664      	mov	r4, ip
    1064:	9d04      	ldr	r5, [sp, #16]
    1066:	402c      	ands	r4, r5
    1068:	46a4      	mov	ip, r4
    106a:	4654      	mov	r4, sl
    106c:	4665      	mov	r5, ip
    106e:	432c      	orrs	r4, r5
    1070:	d003      	beq.n	107a <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    1072:	0034      	movs	r4, r6
    1074:	4304      	orrs	r4, r0
    1076:	0022      	movs	r2, r4
    1078:	000b      	movs	r3, r1
		}

		if (r >= d) {
    107a:	9800      	ldr	r0, [sp, #0]
    107c:	9901      	ldr	r1, [sp, #4]
    107e:	4299      	cmp	r1, r3
    1080:	d80a      	bhi.n	1098 <_sercom_get_async_baud_val+0x170>
    1082:	d101      	bne.n	1088 <_sercom_get_async_baud_val+0x160>
    1084:	4290      	cmp	r0, r2
    1086:	d807      	bhi.n	1098 <_sercom_get_async_baud_val+0x170>
			r = r - d;
    1088:	9800      	ldr	r0, [sp, #0]
    108a:	9901      	ldr	r1, [sp, #4]
    108c:	1a12      	subs	r2, r2, r0
    108e:	418b      	sbcs	r3, r1
			q |= bit_shift;
    1090:	9902      	ldr	r1, [sp, #8]
    1092:	4648      	mov	r0, r9
    1094:	4301      	orrs	r1, r0
    1096:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1098:	3f01      	subs	r7, #1
    109a:	d2c8      	bcs.n	102e <_sercom_get_async_baud_val+0x106>
    109c:	9c00      	ldr	r4, [sp, #0]
    109e:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    10a0:	9902      	ldr	r1, [sp, #8]
    10a2:	9a07      	ldr	r2, [sp, #28]
    10a4:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    10a6:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    10a8:	4910      	ldr	r1, [pc, #64]	; (10ec <_sercom_get_async_baud_val+0x1c4>)
    10aa:	428b      	cmp	r3, r1
    10ac:	d90b      	bls.n	10c6 <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    10ae:	9b06      	ldr	r3, [sp, #24]
    10b0:	3301      	adds	r3, #1
    10b2:	b2db      	uxtb	r3, r3
    10b4:	0019      	movs	r1, r3
    10b6:	9306      	str	r3, [sp, #24]
    10b8:	0013      	movs	r3, r2
    10ba:	3301      	adds	r3, #1
    10bc:	9307      	str	r3, [sp, #28]
    10be:	2908      	cmp	r1, #8
    10c0:	d1ad      	bne.n	101e <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    10c2:	2540      	movs	r5, #64	; 0x40
    10c4:	e008      	b.n	10d8 <_sercom_get_async_baud_val+0x1b0>
    10c6:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    10c8:	9a06      	ldr	r2, [sp, #24]
    10ca:	2a08      	cmp	r2, #8
    10cc:	d004      	beq.n	10d8 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    10ce:	0352      	lsls	r2, r2, #13
    10d0:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    10d2:	9b05      	ldr	r3, [sp, #20]
    10d4:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    10d6:	2500      	movs	r5, #0
}
    10d8:	0028      	movs	r0, r5
    10da:	b009      	add	sp, #36	; 0x24
    10dc:	bc3c      	pop	{r2, r3, r4, r5}
    10de:	4690      	mov	r8, r2
    10e0:	4699      	mov	r9, r3
    10e2:	46a2      	mov	sl, r4
    10e4:	46ab      	mov	fp, r5
    10e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10e8:	0000254d 	.word	0x0000254d
    10ec:	00001fff 	.word	0x00001fff

000010f0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    10f0:	b510      	push	{r4, lr}
    10f2:	b082      	sub	sp, #8
    10f4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    10f6:	4b0e      	ldr	r3, [pc, #56]	; (1130 <sercom_set_gclk_generator+0x40>)
    10f8:	781b      	ldrb	r3, [r3, #0]
    10fa:	2b00      	cmp	r3, #0
    10fc:	d001      	beq.n	1102 <sercom_set_gclk_generator+0x12>
    10fe:	2900      	cmp	r1, #0
    1100:	d00d      	beq.n	111e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1102:	a901      	add	r1, sp, #4
    1104:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1106:	2013      	movs	r0, #19
    1108:	4b0a      	ldr	r3, [pc, #40]	; (1134 <sercom_set_gclk_generator+0x44>)
    110a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    110c:	2013      	movs	r0, #19
    110e:	4b0a      	ldr	r3, [pc, #40]	; (1138 <sercom_set_gclk_generator+0x48>)
    1110:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1112:	4b07      	ldr	r3, [pc, #28]	; (1130 <sercom_set_gclk_generator+0x40>)
    1114:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1116:	2201      	movs	r2, #1
    1118:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    111a:	2000      	movs	r0, #0
    111c:	e006      	b.n	112c <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    111e:	4b04      	ldr	r3, [pc, #16]	; (1130 <sercom_set_gclk_generator+0x40>)
    1120:	785b      	ldrb	r3, [r3, #1]
    1122:	4283      	cmp	r3, r0
    1124:	d001      	beq.n	112a <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1126:	201d      	movs	r0, #29
    1128:	e000      	b.n	112c <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    112a:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    112c:	b002      	add	sp, #8
    112e:	bd10      	pop	{r4, pc}
    1130:	20000020 	.word	0x20000020
    1134:	00001f1d 	.word	0x00001f1d
    1138:	00001e91 	.word	0x00001e91

0000113c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    113c:	4b2e      	ldr	r3, [pc, #184]	; (11f8 <_sercom_get_default_pad+0xbc>)
    113e:	4298      	cmp	r0, r3
    1140:	d01c      	beq.n	117c <_sercom_get_default_pad+0x40>
    1142:	d803      	bhi.n	114c <_sercom_get_default_pad+0x10>
    1144:	4b2d      	ldr	r3, [pc, #180]	; (11fc <_sercom_get_default_pad+0xc0>)
    1146:	4298      	cmp	r0, r3
    1148:	d007      	beq.n	115a <_sercom_get_default_pad+0x1e>
    114a:	e04a      	b.n	11e2 <_sercom_get_default_pad+0xa6>
    114c:	4b2c      	ldr	r3, [pc, #176]	; (1200 <_sercom_get_default_pad+0xc4>)
    114e:	4298      	cmp	r0, r3
    1150:	d025      	beq.n	119e <_sercom_get_default_pad+0x62>
    1152:	4b2c      	ldr	r3, [pc, #176]	; (1204 <_sercom_get_default_pad+0xc8>)
    1154:	4298      	cmp	r0, r3
    1156:	d033      	beq.n	11c0 <_sercom_get_default_pad+0x84>
    1158:	e043      	b.n	11e2 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    115a:	2901      	cmp	r1, #1
    115c:	d006      	beq.n	116c <_sercom_get_default_pad+0x30>
    115e:	2900      	cmp	r1, #0
    1160:	d041      	beq.n	11e6 <_sercom_get_default_pad+0xaa>
    1162:	2902      	cmp	r1, #2
    1164:	d006      	beq.n	1174 <_sercom_get_default_pad+0x38>
    1166:	2903      	cmp	r1, #3
    1168:	d006      	beq.n	1178 <_sercom_get_default_pad+0x3c>
    116a:	e001      	b.n	1170 <_sercom_get_default_pad+0x34>
    116c:	4826      	ldr	r0, [pc, #152]	; (1208 <_sercom_get_default_pad+0xcc>)
    116e:	e041      	b.n	11f4 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1170:	2000      	movs	r0, #0
    1172:	e03f      	b.n	11f4 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1174:	4825      	ldr	r0, [pc, #148]	; (120c <_sercom_get_default_pad+0xd0>)
    1176:	e03d      	b.n	11f4 <_sercom_get_default_pad+0xb8>
    1178:	4825      	ldr	r0, [pc, #148]	; (1210 <_sercom_get_default_pad+0xd4>)
    117a:	e03b      	b.n	11f4 <_sercom_get_default_pad+0xb8>
    117c:	2901      	cmp	r1, #1
    117e:	d006      	beq.n	118e <_sercom_get_default_pad+0x52>
    1180:	2900      	cmp	r1, #0
    1182:	d032      	beq.n	11ea <_sercom_get_default_pad+0xae>
    1184:	2902      	cmp	r1, #2
    1186:	d006      	beq.n	1196 <_sercom_get_default_pad+0x5a>
    1188:	2903      	cmp	r1, #3
    118a:	d006      	beq.n	119a <_sercom_get_default_pad+0x5e>
    118c:	e001      	b.n	1192 <_sercom_get_default_pad+0x56>
    118e:	4821      	ldr	r0, [pc, #132]	; (1214 <_sercom_get_default_pad+0xd8>)
    1190:	e030      	b.n	11f4 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1192:	2000      	movs	r0, #0
    1194:	e02e      	b.n	11f4 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1196:	4820      	ldr	r0, [pc, #128]	; (1218 <_sercom_get_default_pad+0xdc>)
    1198:	e02c      	b.n	11f4 <_sercom_get_default_pad+0xb8>
    119a:	4820      	ldr	r0, [pc, #128]	; (121c <_sercom_get_default_pad+0xe0>)
    119c:	e02a      	b.n	11f4 <_sercom_get_default_pad+0xb8>
    119e:	2901      	cmp	r1, #1
    11a0:	d006      	beq.n	11b0 <_sercom_get_default_pad+0x74>
    11a2:	2900      	cmp	r1, #0
    11a4:	d023      	beq.n	11ee <_sercom_get_default_pad+0xb2>
    11a6:	2902      	cmp	r1, #2
    11a8:	d006      	beq.n	11b8 <_sercom_get_default_pad+0x7c>
    11aa:	2903      	cmp	r1, #3
    11ac:	d006      	beq.n	11bc <_sercom_get_default_pad+0x80>
    11ae:	e001      	b.n	11b4 <_sercom_get_default_pad+0x78>
    11b0:	481b      	ldr	r0, [pc, #108]	; (1220 <_sercom_get_default_pad+0xe4>)
    11b2:	e01f      	b.n	11f4 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    11b4:	2000      	movs	r0, #0
    11b6:	e01d      	b.n	11f4 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    11b8:	481a      	ldr	r0, [pc, #104]	; (1224 <_sercom_get_default_pad+0xe8>)
    11ba:	e01b      	b.n	11f4 <_sercom_get_default_pad+0xb8>
    11bc:	481a      	ldr	r0, [pc, #104]	; (1228 <_sercom_get_default_pad+0xec>)
    11be:	e019      	b.n	11f4 <_sercom_get_default_pad+0xb8>
    11c0:	2901      	cmp	r1, #1
    11c2:	d006      	beq.n	11d2 <_sercom_get_default_pad+0x96>
    11c4:	2900      	cmp	r1, #0
    11c6:	d014      	beq.n	11f2 <_sercom_get_default_pad+0xb6>
    11c8:	2902      	cmp	r1, #2
    11ca:	d006      	beq.n	11da <_sercom_get_default_pad+0x9e>
    11cc:	2903      	cmp	r1, #3
    11ce:	d006      	beq.n	11de <_sercom_get_default_pad+0xa2>
    11d0:	e001      	b.n	11d6 <_sercom_get_default_pad+0x9a>
    11d2:	4816      	ldr	r0, [pc, #88]	; (122c <_sercom_get_default_pad+0xf0>)
    11d4:	e00e      	b.n	11f4 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    11d6:	2000      	movs	r0, #0
    11d8:	e00c      	b.n	11f4 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    11da:	4815      	ldr	r0, [pc, #84]	; (1230 <_sercom_get_default_pad+0xf4>)
    11dc:	e00a      	b.n	11f4 <_sercom_get_default_pad+0xb8>
    11de:	4815      	ldr	r0, [pc, #84]	; (1234 <_sercom_get_default_pad+0xf8>)
    11e0:	e008      	b.n	11f4 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    11e2:	2000      	movs	r0, #0
    11e4:	e006      	b.n	11f4 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    11e6:	4814      	ldr	r0, [pc, #80]	; (1238 <_sercom_get_default_pad+0xfc>)
    11e8:	e004      	b.n	11f4 <_sercom_get_default_pad+0xb8>
    11ea:	2003      	movs	r0, #3
    11ec:	e002      	b.n	11f4 <_sercom_get_default_pad+0xb8>
    11ee:	4813      	ldr	r0, [pc, #76]	; (123c <_sercom_get_default_pad+0x100>)
    11f0:	e000      	b.n	11f4 <_sercom_get_default_pad+0xb8>
    11f2:	4813      	ldr	r0, [pc, #76]	; (1240 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    11f4:	4770      	bx	lr
    11f6:	46c0      	nop			; (mov r8, r8)
    11f8:	42000c00 	.word	0x42000c00
    11fc:	42000800 	.word	0x42000800
    1200:	42001000 	.word	0x42001000
    1204:	42001400 	.word	0x42001400
    1208:	00050003 	.word	0x00050003
    120c:	00060003 	.word	0x00060003
    1210:	00070003 	.word	0x00070003
    1214:	00010003 	.word	0x00010003
    1218:	001e0003 	.word	0x001e0003
    121c:	001f0003 	.word	0x001f0003
    1220:	00090003 	.word	0x00090003
    1224:	000a0003 	.word	0x000a0003
    1228:	000b0003 	.word	0x000b0003
    122c:	00110003 	.word	0x00110003
    1230:	00120003 	.word	0x00120003
    1234:	00130003 	.word	0x00130003
    1238:	00040003 	.word	0x00040003
    123c:	00080003 	.word	0x00080003
    1240:	00100003 	.word	0x00100003

00001244 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1244:	b530      	push	{r4, r5, lr}
    1246:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1248:	466a      	mov	r2, sp
    124a:	4b0e      	ldr	r3, [pc, #56]	; (1284 <_sercom_get_sercom_inst_index+0x40>)
    124c:	cb32      	ldmia	r3!, {r1, r4, r5}
    124e:	c232      	stmia	r2!, {r1, r4, r5}
    1250:	681b      	ldr	r3, [r3, #0]
    1252:	6013      	str	r3, [r2, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1254:	0003      	movs	r3, r0
    1256:	9a00      	ldr	r2, [sp, #0]
    1258:	4282      	cmp	r2, r0
    125a:	d00f      	beq.n	127c <_sercom_get_sercom_inst_index+0x38>
    125c:	9a01      	ldr	r2, [sp, #4]
    125e:	4282      	cmp	r2, r0
    1260:	d008      	beq.n	1274 <_sercom_get_sercom_inst_index+0x30>
    1262:	9a02      	ldr	r2, [sp, #8]
    1264:	4282      	cmp	r2, r0
    1266:	d007      	beq.n	1278 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1268:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    126a:	9a03      	ldr	r2, [sp, #12]
    126c:	429a      	cmp	r2, r3
    126e:	d107      	bne.n	1280 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1270:	3003      	adds	r0, #3
    1272:	e004      	b.n	127e <_sercom_get_sercom_inst_index+0x3a>
    1274:	2001      	movs	r0, #1
    1276:	e002      	b.n	127e <_sercom_get_sercom_inst_index+0x3a>
    1278:	2002      	movs	r0, #2
    127a:	e000      	b.n	127e <_sercom_get_sercom_inst_index+0x3a>
    127c:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    127e:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    1280:	b005      	add	sp, #20
    1282:	bd30      	pop	{r4, r5, pc}
    1284:	00003f48 	.word	0x00003f48

00001288 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1288:	b5f0      	push	{r4, r5, r6, r7, lr}
    128a:	465f      	mov	r7, fp
    128c:	4656      	mov	r6, sl
    128e:	464d      	mov	r5, r9
    1290:	4644      	mov	r4, r8
    1292:	b4f0      	push	{r4, r5, r6, r7}
    1294:	b091      	sub	sp, #68	; 0x44
    1296:	0005      	movs	r5, r0
    1298:	000c      	movs	r4, r1
    129a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    129c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    129e:	0008      	movs	r0, r1
    12a0:	4bb9      	ldr	r3, [pc, #740]	; (1588 <usart_init+0x300>)
    12a2:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    12a4:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    12a6:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    12a8:	07d2      	lsls	r2, r2, #31
    12aa:	d500      	bpl.n	12ae <usart_init+0x26>
    12ac:	e164      	b.n	1578 <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    12ae:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    12b0:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    12b2:	0792      	lsls	r2, r2, #30
    12b4:	d500      	bpl.n	12b8 <usart_init+0x30>
    12b6:	e15f      	b.n	1578 <usart_init+0x2f0>
    12b8:	49b4      	ldr	r1, [pc, #720]	; (158c <usart_init+0x304>)
    12ba:	6a0a      	ldr	r2, [r1, #32]
    12bc:	1c87      	adds	r7, r0, #2
    12be:	3b1b      	subs	r3, #27
    12c0:	40bb      	lsls	r3, r7
    12c2:	4313      	orrs	r3, r2
    12c4:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    12c6:	a90f      	add	r1, sp, #60	; 0x3c
    12c8:	272d      	movs	r7, #45	; 0x2d
    12ca:	5df3      	ldrb	r3, [r6, r7]
    12cc:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    12ce:	3014      	adds	r0, #20
    12d0:	b2c3      	uxtb	r3, r0
    12d2:	9302      	str	r3, [sp, #8]
    12d4:	0018      	movs	r0, r3
    12d6:	4bae      	ldr	r3, [pc, #696]	; (1590 <usart_init+0x308>)
    12d8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    12da:	9802      	ldr	r0, [sp, #8]
    12dc:	4bad      	ldr	r3, [pc, #692]	; (1594 <usart_init+0x30c>)
    12de:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    12e0:	5df0      	ldrb	r0, [r6, r7]
    12e2:	2100      	movs	r1, #0
    12e4:	4bac      	ldr	r3, [pc, #688]	; (1598 <usart_init+0x310>)
    12e6:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    12e8:	7af3      	ldrb	r3, [r6, #11]
    12ea:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    12ec:	2324      	movs	r3, #36	; 0x24
    12ee:	5cf3      	ldrb	r3, [r6, r3]
    12f0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    12f2:	2325      	movs	r3, #37	; 0x25
    12f4:	5cf3      	ldrb	r3, [r6, r3]
    12f6:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    12f8:	7ef3      	ldrb	r3, [r6, #27]
    12fa:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    12fc:	7f33      	ldrb	r3, [r6, #28]
    12fe:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1300:	682b      	ldr	r3, [r5, #0]
    1302:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1304:	0018      	movs	r0, r3
    1306:	4ba0      	ldr	r3, [pc, #640]	; (1588 <usart_init+0x300>)
    1308:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    130a:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    130c:	2200      	movs	r2, #0
    130e:	230e      	movs	r3, #14
    1310:	a906      	add	r1, sp, #24
    1312:	468c      	mov	ip, r1
    1314:	4463      	add	r3, ip
    1316:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    1318:	8a32      	ldrh	r2, [r6, #16]
    131a:	9202      	str	r2, [sp, #8]
    131c:	2380      	movs	r3, #128	; 0x80
    131e:	01db      	lsls	r3, r3, #7
    1320:	429a      	cmp	r2, r3
    1322:	d01a      	beq.n	135a <usart_init+0xd2>
    1324:	d804      	bhi.n	1330 <usart_init+0xa8>
    1326:	2380      	movs	r3, #128	; 0x80
    1328:	019b      	lsls	r3, r3, #6
    132a:	429a      	cmp	r2, r3
    132c:	d00b      	beq.n	1346 <usart_init+0xbe>
    132e:	e104      	b.n	153a <usart_init+0x2b2>
    1330:	23c0      	movs	r3, #192	; 0xc0
    1332:	01db      	lsls	r3, r3, #7
    1334:	9a02      	ldr	r2, [sp, #8]
    1336:	429a      	cmp	r2, r3
    1338:	d00a      	beq.n	1350 <usart_init+0xc8>
    133a:	2380      	movs	r3, #128	; 0x80
    133c:	021b      	lsls	r3, r3, #8
    133e:	429a      	cmp	r2, r3
    1340:	d100      	bne.n	1344 <usart_init+0xbc>
    1342:	e0ff      	b.n	1544 <usart_init+0x2bc>
    1344:	e0f9      	b.n	153a <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1346:	2310      	movs	r3, #16
    1348:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    134a:	3b0f      	subs	r3, #15
    134c:	9307      	str	r3, [sp, #28]
    134e:	e0fd      	b.n	154c <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1350:	2308      	movs	r3, #8
    1352:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1354:	3b07      	subs	r3, #7
    1356:	9307      	str	r3, [sp, #28]
    1358:	e0f8      	b.n	154c <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    135a:	6833      	ldr	r3, [r6, #0]
    135c:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    135e:	68f3      	ldr	r3, [r6, #12]
    1360:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1362:	6973      	ldr	r3, [r6, #20]
    1364:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1366:	7e33      	ldrb	r3, [r6, #24]
    1368:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    136a:	2326      	movs	r3, #38	; 0x26
    136c:	5cf3      	ldrb	r3, [r6, r3]
    136e:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    1370:	6873      	ldr	r3, [r6, #4]
    1372:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1374:	2b00      	cmp	r3, #0
    1376:	d015      	beq.n	13a4 <usart_init+0x11c>
    1378:	2380      	movs	r3, #128	; 0x80
    137a:	055b      	lsls	r3, r3, #21
    137c:	459a      	cmp	sl, r3
    137e:	d136      	bne.n	13ee <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    1380:	2327      	movs	r3, #39	; 0x27
    1382:	5cf3      	ldrb	r3, [r6, r3]
    1384:	2b00      	cmp	r3, #0
    1386:	d136      	bne.n	13f6 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1388:	6a33      	ldr	r3, [r6, #32]
    138a:	001f      	movs	r7, r3
    138c:	b2c0      	uxtb	r0, r0
    138e:	4b83      	ldr	r3, [pc, #524]	; (159c <usart_init+0x314>)
    1390:	4798      	blx	r3
    1392:	0001      	movs	r1, r0
    1394:	220e      	movs	r2, #14
    1396:	ab06      	add	r3, sp, #24
    1398:	469c      	mov	ip, r3
    139a:	4462      	add	r2, ip
    139c:	0038      	movs	r0, r7
    139e:	4b80      	ldr	r3, [pc, #512]	; (15a0 <usart_init+0x318>)
    13a0:	4798      	blx	r3
    13a2:	e025      	b.n	13f0 <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    13a4:	2308      	movs	r3, #8
    13a6:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    13a8:	2300      	movs	r3, #0
    13aa:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    13ac:	2327      	movs	r3, #39	; 0x27
    13ae:	5cf3      	ldrb	r3, [r6, r3]
    13b0:	2b00      	cmp	r3, #0
    13b2:	d00b      	beq.n	13cc <usart_init+0x144>
				status_code =
    13b4:	9b06      	ldr	r3, [sp, #24]
    13b6:	9300      	str	r3, [sp, #0]
    13b8:	9b07      	ldr	r3, [sp, #28]
    13ba:	220e      	movs	r2, #14
    13bc:	a906      	add	r1, sp, #24
    13be:	468c      	mov	ip, r1
    13c0:	4462      	add	r2, ip
    13c2:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    13c4:	6a30      	ldr	r0, [r6, #32]
    13c6:	4f77      	ldr	r7, [pc, #476]	; (15a4 <usart_init+0x31c>)
    13c8:	47b8      	blx	r7
    13ca:	e011      	b.n	13f0 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    13cc:	6a33      	ldr	r3, [r6, #32]
    13ce:	001f      	movs	r7, r3
    13d0:	b2c0      	uxtb	r0, r0
    13d2:	4b72      	ldr	r3, [pc, #456]	; (159c <usart_init+0x314>)
    13d4:	4798      	blx	r3
    13d6:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    13d8:	9b06      	ldr	r3, [sp, #24]
    13da:	9300      	str	r3, [sp, #0]
    13dc:	9b07      	ldr	r3, [sp, #28]
    13de:	220e      	movs	r2, #14
    13e0:	a806      	add	r0, sp, #24
    13e2:	4684      	mov	ip, r0
    13e4:	4462      	add	r2, ip
    13e6:	0038      	movs	r0, r7
    13e8:	4f6e      	ldr	r7, [pc, #440]	; (15a4 <usart_init+0x31c>)
    13ea:	47b8      	blx	r7
    13ec:	e000      	b.n	13f0 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    13ee:	2000      	movs	r0, #0
    13f0:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    13f2:	d000      	beq.n	13f6 <usart_init+0x16e>
    13f4:	e0c0      	b.n	1578 <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    13f6:	7e73      	ldrb	r3, [r6, #25]
    13f8:	2b00      	cmp	r3, #0
    13fa:	d002      	beq.n	1402 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    13fc:	7eb3      	ldrb	r3, [r6, #26]
    13fe:	464a      	mov	r2, r9
    1400:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1402:	682a      	ldr	r2, [r5, #0]
    1404:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1406:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1408:	2b00      	cmp	r3, #0
    140a:	d1fc      	bne.n	1406 <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    140c:	330e      	adds	r3, #14
    140e:	aa06      	add	r2, sp, #24
    1410:	4694      	mov	ip, r2
    1412:	4463      	add	r3, ip
    1414:	881b      	ldrh	r3, [r3, #0]
    1416:	464a      	mov	r2, r9
    1418:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    141a:	9b04      	ldr	r3, [sp, #16]
    141c:	465a      	mov	r2, fp
    141e:	4313      	orrs	r3, r2
    1420:	9a03      	ldr	r2, [sp, #12]
    1422:	4313      	orrs	r3, r2
    1424:	4652      	mov	r2, sl
    1426:	4313      	orrs	r3, r2
    1428:	433b      	orrs	r3, r7
    142a:	4642      	mov	r2, r8
    142c:	0212      	lsls	r2, r2, #8
    142e:	4313      	orrs	r3, r2
    1430:	9a05      	ldr	r2, [sp, #20]
    1432:	0757      	lsls	r7, r2, #29
    1434:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    1436:	2327      	movs	r3, #39	; 0x27
    1438:	5cf3      	ldrb	r3, [r6, r3]
    143a:	2b00      	cmp	r3, #0
    143c:	d101      	bne.n	1442 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    143e:	3304      	adds	r3, #4
    1440:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1442:	7e71      	ldrb	r1, [r6, #25]
    1444:	0289      	lsls	r1, r1, #10
    1446:	7f33      	ldrb	r3, [r6, #28]
    1448:	025b      	lsls	r3, r3, #9
    144a:	4319      	orrs	r1, r3
    144c:	7f73      	ldrb	r3, [r6, #29]
    144e:	021b      	lsls	r3, r3, #8
    1450:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1452:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1454:	5cf3      	ldrb	r3, [r6, r3]
    1456:	045b      	lsls	r3, r3, #17
    1458:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    145a:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    145c:	5cf2      	ldrb	r2, [r6, r3]
    145e:	0412      	lsls	r2, r2, #16
    1460:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    1462:	7af3      	ldrb	r3, [r6, #11]
    1464:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    1466:	8933      	ldrh	r3, [r6, #8]
    1468:	2bff      	cmp	r3, #255	; 0xff
    146a:	d004      	beq.n	1476 <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    146c:	2280      	movs	r2, #128	; 0x80
    146e:	0452      	lsls	r2, r2, #17
    1470:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1472:	4319      	orrs	r1, r3
    1474:	e005      	b.n	1482 <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    1476:	7ef3      	ldrb	r3, [r6, #27]
    1478:	2b00      	cmp	r3, #0
    147a:	d002      	beq.n	1482 <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    147c:	2380      	movs	r3, #128	; 0x80
    147e:	04db      	lsls	r3, r3, #19
    1480:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1482:	232c      	movs	r3, #44	; 0x2c
    1484:	5cf3      	ldrb	r3, [r6, r3]
    1486:	2b00      	cmp	r3, #0
    1488:	d103      	bne.n	1492 <usart_init+0x20a>
    148a:	4b47      	ldr	r3, [pc, #284]	; (15a8 <usart_init+0x320>)
    148c:	789b      	ldrb	r3, [r3, #2]
    148e:	079b      	lsls	r3, r3, #30
    1490:	d501      	bpl.n	1496 <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1492:	2380      	movs	r3, #128	; 0x80
    1494:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1496:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1498:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    149a:	2b00      	cmp	r3, #0
    149c:	d1fc      	bne.n	1498 <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    149e:	464b      	mov	r3, r9
    14a0:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    14a2:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    14a4:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    14a6:	2b00      	cmp	r3, #0
    14a8:	d1fc      	bne.n	14a4 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    14aa:	464b      	mov	r3, r9
    14ac:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    14ae:	ab0e      	add	r3, sp, #56	; 0x38
    14b0:	2280      	movs	r2, #128	; 0x80
    14b2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    14b4:	2200      	movs	r2, #0
    14b6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    14b8:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    14ba:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    14bc:	6b33      	ldr	r3, [r6, #48]	; 0x30
    14be:	930a      	str	r3, [sp, #40]	; 0x28
    14c0:	6b73      	ldr	r3, [r6, #52]	; 0x34
    14c2:	930b      	str	r3, [sp, #44]	; 0x2c
    14c4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    14c6:	930c      	str	r3, [sp, #48]	; 0x30
    14c8:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    14ca:	9302      	str	r3, [sp, #8]
    14cc:	930d      	str	r3, [sp, #52]	; 0x34
    14ce:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    14d0:	ae0e      	add	r6, sp, #56	; 0x38
    14d2:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    14d4:	00bb      	lsls	r3, r7, #2
    14d6:	aa0a      	add	r2, sp, #40	; 0x28
    14d8:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    14da:	2800      	cmp	r0, #0
    14dc:	d102      	bne.n	14e4 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    14de:	0020      	movs	r0, r4
    14e0:	4b32      	ldr	r3, [pc, #200]	; (15ac <usart_init+0x324>)
    14e2:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    14e4:	1c43      	adds	r3, r0, #1
    14e6:	d005      	beq.n	14f4 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    14e8:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    14ea:	0c00      	lsrs	r0, r0, #16
    14ec:	b2c0      	uxtb	r0, r0
    14ee:	0031      	movs	r1, r6
    14f0:	4b2f      	ldr	r3, [pc, #188]	; (15b0 <usart_init+0x328>)
    14f2:	4798      	blx	r3
    14f4:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    14f6:	2f04      	cmp	r7, #4
    14f8:	d1eb      	bne.n	14d2 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    14fa:	2300      	movs	r3, #0
    14fc:	60eb      	str	r3, [r5, #12]
    14fe:	612b      	str	r3, [r5, #16]
    1500:	616b      	str	r3, [r5, #20]
    1502:	61ab      	str	r3, [r5, #24]
    1504:	61eb      	str	r3, [r5, #28]
    1506:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    1508:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    150a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    150c:	2200      	movs	r2, #0
    150e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1510:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1512:	3330      	adds	r3, #48	; 0x30
    1514:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1516:	3301      	adds	r3, #1
    1518:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    151a:	3301      	adds	r3, #1
    151c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    151e:	3301      	adds	r3, #1
    1520:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1522:	6828      	ldr	r0, [r5, #0]
    1524:	4b18      	ldr	r3, [pc, #96]	; (1588 <usart_init+0x300>)
    1526:	4798      	blx	r3
    1528:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    152a:	4922      	ldr	r1, [pc, #136]	; (15b4 <usart_init+0x32c>)
    152c:	4b22      	ldr	r3, [pc, #136]	; (15b8 <usart_init+0x330>)
    152e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1530:	00a4      	lsls	r4, r4, #2
    1532:	4b22      	ldr	r3, [pc, #136]	; (15bc <usart_init+0x334>)
    1534:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    1536:	2300      	movs	r3, #0
    1538:	e01e      	b.n	1578 <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    153a:	2310      	movs	r3, #16
    153c:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    153e:	2300      	movs	r3, #0
    1540:	9307      	str	r3, [sp, #28]
    1542:	e003      	b.n	154c <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1544:	2303      	movs	r3, #3
    1546:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1548:	2300      	movs	r3, #0
    154a:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    154c:	6833      	ldr	r3, [r6, #0]
    154e:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    1550:	68f3      	ldr	r3, [r6, #12]
    1552:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1554:	6973      	ldr	r3, [r6, #20]
    1556:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1558:	7e33      	ldrb	r3, [r6, #24]
    155a:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    155c:	2326      	movs	r3, #38	; 0x26
    155e:	5cf3      	ldrb	r3, [r6, r3]
    1560:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    1562:	6873      	ldr	r3, [r6, #4]
    1564:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1566:	2b00      	cmp	r3, #0
    1568:	d100      	bne.n	156c <usart_init+0x2e4>
    156a:	e71f      	b.n	13ac <usart_init+0x124>
    156c:	2380      	movs	r3, #128	; 0x80
    156e:	055b      	lsls	r3, r3, #21
    1570:	459a      	cmp	sl, r3
    1572:	d100      	bne.n	1576 <usart_init+0x2ee>
    1574:	e704      	b.n	1380 <usart_init+0xf8>
    1576:	e73e      	b.n	13f6 <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1578:	0018      	movs	r0, r3
    157a:	b011      	add	sp, #68	; 0x44
    157c:	bc3c      	pop	{r2, r3, r4, r5}
    157e:	4690      	mov	r8, r2
    1580:	4699      	mov	r9, r3
    1582:	46a2      	mov	sl, r4
    1584:	46ab      	mov	fp, r5
    1586:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1588:	00001245 	.word	0x00001245
    158c:	40000400 	.word	0x40000400
    1590:	00001f1d 	.word	0x00001f1d
    1594:	00001e91 	.word	0x00001e91
    1598:	000010f1 	.word	0x000010f1
    159c:	00001f39 	.word	0x00001f39
    15a0:	00000f01 	.word	0x00000f01
    15a4:	00000f29 	.word	0x00000f29
    15a8:	41002000 	.word	0x41002000
    15ac:	0000113d 	.word	0x0000113d
    15b0:	00002015 	.word	0x00002015
    15b4:	00001719 	.word	0x00001719
    15b8:	000018a9 	.word	0x000018a9
    15bc:	20000134 	.word	0x20000134

000015c0 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    15c0:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    15c2:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    15c4:	2a00      	cmp	r2, #0
    15c6:	d00e      	beq.n	15e6 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    15c8:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    15ca:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    15cc:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    15ce:	2a00      	cmp	r2, #0
    15d0:	d109      	bne.n	15e6 <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    15d2:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    15d4:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    15d6:	2a00      	cmp	r2, #0
    15d8:	d1fc      	bne.n	15d4 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    15da:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    15dc:	2102      	movs	r1, #2
    15de:	7e1a      	ldrb	r2, [r3, #24]
    15e0:	420a      	tst	r2, r1
    15e2:	d0fc      	beq.n	15de <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    15e4:	2300      	movs	r3, #0
}
    15e6:	0018      	movs	r0, r3
    15e8:	4770      	bx	lr
    15ea:	46c0      	nop			; (mov r8, r8)

000015ec <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    15ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    15ee:	464f      	mov	r7, r9
    15f0:	b480      	push	{r7}
    15f2:	b082      	sub	sp, #8
    15f4:	0004      	movs	r4, r0
    15f6:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    15f8:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    15fa:	2a00      	cmp	r2, #0
    15fc:	d049      	beq.n	1692 <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    15fe:	79e3      	ldrb	r3, [r4, #7]
		return STATUS_ERR_DENIED;
    1600:	3005      	adds	r0, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1602:	2b00      	cmp	r3, #0
    1604:	d045      	beq.n	1692 <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1606:	6827      	ldr	r7, [r4, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1608:	69fb      	ldr	r3, [r7, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    160a:	2b00      	cmp	r3, #0
    160c:	d1fc      	bne.n	1608 <usart_write_buffer_wait+0x1c>
    160e:	4691      	mov	r9, r2
    1610:	2500      	movs	r5, #0
	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1612:	2601      	movs	r6, #1
    1614:	e020      	b.n	1658 <usart_write_buffer_wait+0x6c>
    1616:	7e3a      	ldrb	r2, [r7, #24]
    1618:	4232      	tst	r2, r6
    161a:	d104      	bne.n	1626 <usart_write_buffer_wait+0x3a>
				break;
			} else if (i == USART_TIMEOUT) {
    161c:	2b01      	cmp	r3, #1
    161e:	d02a      	beq.n	1676 <usart_write_buffer_wait+0x8a>
    1620:	3b01      	subs	r3, #1

	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1622:	2b00      	cmp	r3, #0
    1624:	d1f7      	bne.n	1616 <usart_write_buffer_wait+0x2a>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1626:	1c6a      	adds	r2, r5, #1
    1628:	b292      	uxth	r2, r2
    162a:	9b01      	ldr	r3, [sp, #4]
    162c:	5d5b      	ldrb	r3, [r3, r5]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    162e:	7961      	ldrb	r1, [r4, #5]
    1630:	2901      	cmp	r1, #1
    1632:	d002      	beq.n	163a <usart_write_buffer_wait+0x4e>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1634:	b299      	uxth	r1, r3
    1636:	0015      	movs	r5, r2
    1638:	e005      	b.n	1646 <usart_write_buffer_wait+0x5a>

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    163a:	1ca9      	adds	r1, r5, #2
    163c:	b28d      	uxth	r5, r1
    163e:	9901      	ldr	r1, [sp, #4]
    1640:	5c89      	ldrb	r1, [r1, r2]
    1642:	0209      	lsls	r1, r1, #8
    1644:	4319      	orrs	r1, r3
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    1646:	0020      	movs	r0, r4
    1648:	4b14      	ldr	r3, [pc, #80]	; (169c <usart_write_buffer_wait+0xb0>)
    164a:	4798      	blx	r3
    164c:	464a      	mov	r2, r9
    164e:	3a01      	subs	r2, #1
    1650:	b293      	uxth	r3, r2
    1652:	4699      	mov	r9, r3
	_usart_wait_for_sync(module);

	uint16_t tx_pos = 0;

	/* Blocks while buffer is being transferred */
	while (length--) {
    1654:	2b00      	cmp	r3, #0
    1656:	d016      	beq.n	1686 <usart_write_buffer_wait+0x9a>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1658:	7e3b      	ldrb	r3, [r7, #24]
    165a:	4233      	tst	r3, r6
    165c:	d1e3      	bne.n	1626 <usart_write_buffer_wait+0x3a>
    165e:	4b10      	ldr	r3, [pc, #64]	; (16a0 <usart_write_buffer_wait+0xb4>)
    1660:	e7d9      	b.n	1616 <usart_write_buffer_wait+0x2a>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    1662:	7e3a      	ldrb	r2, [r7, #24]
    1664:	420a      	tst	r2, r1
    1666:	d108      	bne.n	167a <usart_write_buffer_wait+0x8e>
			break;
		} else if (i == USART_TIMEOUT) {
    1668:	2b01      	cmp	r3, #1
    166a:	d008      	beq.n	167e <usart_write_buffer_wait+0x92>
    166c:	3b01      	subs	r3, #1
		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    166e:	2b00      	cmp	r3, #0
    1670:	d1f7      	bne.n	1662 <usart_write_buffer_wait+0x76>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    1672:	2000      	movs	r0, #0
    1674:	e00d      	b.n	1692 <usart_write_buffer_wait+0xa6>
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    1676:	2012      	movs	r0, #18
    1678:	e00b      	b.n	1692 <usart_write_buffer_wait+0xa6>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    167a:	2000      	movs	r0, #0
    167c:	e009      	b.n	1692 <usart_write_buffer_wait+0xa6>
	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
			break;
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
    167e:	2012      	movs	r0, #18
    1680:	e007      	b.n	1692 <usart_write_buffer_wait+0xa6>
		}
	}

	return STATUS_OK;
    1682:	2000      	movs	r0, #0
    1684:	e005      	b.n	1692 <usart_write_buffer_wait+0xa6>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    1686:	7e3b      	ldrb	r3, [r7, #24]
    1688:	079b      	lsls	r3, r3, #30
    168a:	d4fa      	bmi.n	1682 <usart_write_buffer_wait+0x96>
    168c:	4b04      	ldr	r3, [pc, #16]	; (16a0 <usart_write_buffer_wait+0xb4>)
    168e:	2102      	movs	r1, #2
    1690:	e7e7      	b.n	1662 <usart_write_buffer_wait+0x76>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    1692:	b002      	add	sp, #8
    1694:	bc04      	pop	{r2}
    1696:	4691      	mov	r9, r2
    1698:	bdf0      	pop	{r4, r5, r6, r7, pc}
    169a:	46c0      	nop			; (mov r8, r8)
    169c:	000015c1 	.word	0x000015c1
    16a0:	0000ffff 	.word	0x0000ffff

000016a4 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    16a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    16a6:	0006      	movs	r6, r0
    16a8:	000c      	movs	r4, r1
    16aa:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    16ac:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    16ae:	4b0a      	ldr	r3, [pc, #40]	; (16d8 <_usart_write_buffer+0x34>)
    16b0:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    16b2:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    16b4:	b29b      	uxth	r3, r3
    16b6:	2b00      	cmp	r3, #0
    16b8:	d003      	beq.n	16c2 <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    16ba:	4b08      	ldr	r3, [pc, #32]	; (16dc <_usart_write_buffer+0x38>)
    16bc:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    16be:	2005      	movs	r0, #5
    16c0:	e009      	b.n	16d6 <_usart_write_buffer+0x32>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    16c2:	85f5      	strh	r5, [r6, #46]	; 0x2e
    16c4:	4b05      	ldr	r3, [pc, #20]	; (16dc <_usart_write_buffer+0x38>)
    16c6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    16c8:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    16ca:	2205      	movs	r2, #5
    16cc:	2333      	movs	r3, #51	; 0x33
    16ce:	54f2      	strb	r2, [r6, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    16d0:	3b32      	subs	r3, #50	; 0x32
    16d2:	75bb      	strb	r3, [r7, #22]

	return STATUS_OK;
    16d4:	2000      	movs	r0, #0
}
    16d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    16d8:	0000198d 	.word	0x0000198d
    16dc:	000019cd 	.word	0x000019cd

000016e0 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    16e0:	1c93      	adds	r3, r2, #2
    16e2:	009b      	lsls	r3, r3, #2
    16e4:	18c3      	adds	r3, r0, r3
    16e6:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    16e8:	2130      	movs	r1, #48	; 0x30
    16ea:	2301      	movs	r3, #1
    16ec:	4093      	lsls	r3, r2
    16ee:	5c42      	ldrb	r2, [r0, r1]
    16f0:	4313      	orrs	r3, r2
    16f2:	5443      	strb	r3, [r0, r1]
}
    16f4:	4770      	bx	lr
    16f6:	46c0      	nop			; (mov r8, r8)

000016f8 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    16f8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    16fa:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    16fc:	2a00      	cmp	r2, #0
    16fe:	d006      	beq.n	170e <usart_write_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1700:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1702:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1704:	2c00      	cmp	r4, #0
    1706:	d002      	beq.n	170e <usart_write_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    1708:	4b02      	ldr	r3, [pc, #8]	; (1714 <usart_write_buffer_job+0x1c>)
    170a:	4798      	blx	r3
    170c:	0003      	movs	r3, r0
}
    170e:	0018      	movs	r0, r3
    1710:	bd10      	pop	{r4, pc}
    1712:	46c0      	nop			; (mov r8, r8)
    1714:	000016a5 	.word	0x000016a5

00001718 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    171a:	0080      	lsls	r0, r0, #2
    171c:	4b60      	ldr	r3, [pc, #384]	; (18a0 <_usart_interrupt_handler+0x188>)
    171e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1720:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1722:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1724:	2b00      	cmp	r3, #0
    1726:	d1fc      	bne.n	1722 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1728:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    172a:	7da6      	ldrb	r6, [r4, #22]
    172c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    172e:	2330      	movs	r3, #48	; 0x30
    1730:	5ceb      	ldrb	r3, [r5, r3]
    1732:	2231      	movs	r2, #49	; 0x31
    1734:	5caf      	ldrb	r7, [r5, r2]
    1736:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1738:	07f3      	lsls	r3, r6, #31
    173a:	d522      	bpl.n	1782 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    173c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    173e:	b29b      	uxth	r3, r3
    1740:	2b00      	cmp	r3, #0
    1742:	d01c      	beq.n	177e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1744:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1746:	7813      	ldrb	r3, [r2, #0]
    1748:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    174a:	1c51      	adds	r1, r2, #1
    174c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    174e:	7969      	ldrb	r1, [r5, #5]
    1750:	2901      	cmp	r1, #1
    1752:	d001      	beq.n	1758 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1754:	b29b      	uxth	r3, r3
    1756:	e004      	b.n	1762 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1758:	7851      	ldrb	r1, [r2, #1]
    175a:	0209      	lsls	r1, r1, #8
    175c:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    175e:	3202      	adds	r2, #2
    1760:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1762:	05db      	lsls	r3, r3, #23
    1764:	0ddb      	lsrs	r3, r3, #23
    1766:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1768:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    176a:	3b01      	subs	r3, #1
    176c:	b29b      	uxth	r3, r3
    176e:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1770:	2b00      	cmp	r3, #0
    1772:	d106      	bne.n	1782 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1774:	3301      	adds	r3, #1
    1776:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1778:	3301      	adds	r3, #1
    177a:	75a3      	strb	r3, [r4, #22]
    177c:	e001      	b.n	1782 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    177e:	2301      	movs	r3, #1
    1780:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1782:	07b3      	lsls	r3, r6, #30
    1784:	d509      	bpl.n	179a <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1786:	2302      	movs	r3, #2
    1788:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    178a:	2200      	movs	r2, #0
    178c:	3331      	adds	r3, #49	; 0x31
    178e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1790:	07fb      	lsls	r3, r7, #31
    1792:	d502      	bpl.n	179a <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1794:	0028      	movs	r0, r5
    1796:	68eb      	ldr	r3, [r5, #12]
    1798:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    179a:	0773      	lsls	r3, r6, #29
    179c:	d560      	bpl.n	1860 <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    179e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    17a0:	b29b      	uxth	r3, r3
    17a2:	2b00      	cmp	r3, #0
    17a4:	d05a      	beq.n	185c <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    17a6:	8b63      	ldrh	r3, [r4, #26]
    17a8:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    17aa:	071a      	lsls	r2, r3, #28
    17ac:	d402      	bmi.n	17b4 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    17ae:	223f      	movs	r2, #63	; 0x3f
    17b0:	4013      	ands	r3, r2
    17b2:	e001      	b.n	17b8 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    17b4:	2237      	movs	r2, #55	; 0x37
    17b6:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    17b8:	2b00      	cmp	r3, #0
    17ba:	d02d      	beq.n	1818 <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    17bc:	079a      	lsls	r2, r3, #30
    17be:	d505      	bpl.n	17cc <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    17c0:	221a      	movs	r2, #26
    17c2:	2332      	movs	r3, #50	; 0x32
    17c4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    17c6:	3b30      	subs	r3, #48	; 0x30
    17c8:	8363      	strh	r3, [r4, #26]
    17ca:	e01f      	b.n	180c <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    17cc:	075a      	lsls	r2, r3, #29
    17ce:	d505      	bpl.n	17dc <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    17d0:	221e      	movs	r2, #30
    17d2:	2332      	movs	r3, #50	; 0x32
    17d4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    17d6:	3b2e      	subs	r3, #46	; 0x2e
    17d8:	8363      	strh	r3, [r4, #26]
    17da:	e017      	b.n	180c <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    17dc:	07da      	lsls	r2, r3, #31
    17de:	d505      	bpl.n	17ec <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    17e0:	2213      	movs	r2, #19
    17e2:	2332      	movs	r3, #50	; 0x32
    17e4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    17e6:	3b31      	subs	r3, #49	; 0x31
    17e8:	8363      	strh	r3, [r4, #26]
    17ea:	e00f      	b.n	180c <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    17ec:	06da      	lsls	r2, r3, #27
    17ee:	d505      	bpl.n	17fc <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    17f0:	2242      	movs	r2, #66	; 0x42
    17f2:	2332      	movs	r3, #50	; 0x32
    17f4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    17f6:	3b22      	subs	r3, #34	; 0x22
    17f8:	8363      	strh	r3, [r4, #26]
    17fa:	e007      	b.n	180c <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    17fc:	2220      	movs	r2, #32
    17fe:	421a      	tst	r2, r3
    1800:	d004      	beq.n	180c <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1802:	3221      	adds	r2, #33	; 0x21
    1804:	2332      	movs	r3, #50	; 0x32
    1806:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1808:	3b12      	subs	r3, #18
    180a:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    180c:	077b      	lsls	r3, r7, #29
    180e:	d527      	bpl.n	1860 <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1810:	0028      	movs	r0, r5
    1812:	696b      	ldr	r3, [r5, #20]
    1814:	4798      	blx	r3
    1816:	e023      	b.n	1860 <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1818:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    181a:	05db      	lsls	r3, r3, #23
    181c:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    181e:	b2da      	uxtb	r2, r3
    1820:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1822:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1824:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1826:	1c51      	adds	r1, r2, #1
    1828:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    182a:	7969      	ldrb	r1, [r5, #5]
    182c:	2901      	cmp	r1, #1
    182e:	d104      	bne.n	183a <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1830:	0a1b      	lsrs	r3, r3, #8
    1832:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    1834:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1836:	3301      	adds	r3, #1
    1838:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    183a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    183c:	3b01      	subs	r3, #1
    183e:	b29b      	uxth	r3, r3
    1840:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1842:	2b00      	cmp	r3, #0
    1844:	d10c      	bne.n	1860 <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1846:	3304      	adds	r3, #4
    1848:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    184a:	2200      	movs	r2, #0
    184c:	332e      	adds	r3, #46	; 0x2e
    184e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1850:	07bb      	lsls	r3, r7, #30
    1852:	d505      	bpl.n	1860 <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1854:	0028      	movs	r0, r5
    1856:	692b      	ldr	r3, [r5, #16]
    1858:	4798      	blx	r3
    185a:	e001      	b.n	1860 <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    185c:	2304      	movs	r3, #4
    185e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1860:	06f3      	lsls	r3, r6, #27
    1862:	d507      	bpl.n	1874 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1864:	2310      	movs	r3, #16
    1866:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1868:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    186a:	06fb      	lsls	r3, r7, #27
    186c:	d502      	bpl.n	1874 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    186e:	0028      	movs	r0, r5
    1870:	69eb      	ldr	r3, [r5, #28]
    1872:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1874:	06b3      	lsls	r3, r6, #26
    1876:	d507      	bpl.n	1888 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1878:	2320      	movs	r3, #32
    187a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    187c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    187e:	073b      	lsls	r3, r7, #28
    1880:	d502      	bpl.n	1888 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1882:	0028      	movs	r0, r5
    1884:	69ab      	ldr	r3, [r5, #24]
    1886:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1888:	0733      	lsls	r3, r6, #28
    188a:	d507      	bpl.n	189c <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    188c:	2308      	movs	r3, #8
    188e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1890:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1892:	06bb      	lsls	r3, r7, #26
    1894:	d502      	bpl.n	189c <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1896:	6a2b      	ldr	r3, [r5, #32]
    1898:	0028      	movs	r0, r5
    189a:	4798      	blx	r3
		}
	}
#endif
}
    189c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    189e:	46c0      	nop			; (mov r8, r8)
    18a0:	20000134 	.word	0x20000134

000018a4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    18a4:	4770      	bx	lr
    18a6:	46c0      	nop			; (mov r8, r8)

000018a8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    18a8:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    18aa:	4b0b      	ldr	r3, [pc, #44]	; (18d8 <_sercom_set_handler+0x30>)
    18ac:	781b      	ldrb	r3, [r3, #0]
    18ae:	2b00      	cmp	r3, #0
    18b0:	d10e      	bne.n	18d0 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    18b2:	4c0a      	ldr	r4, [pc, #40]	; (18dc <_sercom_set_handler+0x34>)
    18b4:	4d0a      	ldr	r5, [pc, #40]	; (18e0 <_sercom_set_handler+0x38>)
    18b6:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    18b8:	4b0a      	ldr	r3, [pc, #40]	; (18e4 <_sercom_set_handler+0x3c>)
    18ba:	2200      	movs	r2, #0
    18bc:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    18be:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    18c0:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    18c2:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    18c4:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    18c6:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    18c8:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    18ca:	3201      	adds	r2, #1
    18cc:	4b02      	ldr	r3, [pc, #8]	; (18d8 <_sercom_set_handler+0x30>)
    18ce:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    18d0:	0080      	lsls	r0, r0, #2
    18d2:	4b02      	ldr	r3, [pc, #8]	; (18dc <_sercom_set_handler+0x34>)
    18d4:	50c1      	str	r1, [r0, r3]
}
    18d6:	bd30      	pop	{r4, r5, pc}
    18d8:	20000022 	.word	0x20000022
    18dc:	20000024 	.word	0x20000024
    18e0:	000018a5 	.word	0x000018a5
    18e4:	20000134 	.word	0x20000134

000018e8 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    18e8:	b530      	push	{r4, r5, lr}
    18ea:	b083      	sub	sp, #12
    18ec:	0005      	movs	r5, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    18ee:	ac01      	add	r4, sp, #4
    18f0:	2204      	movs	r2, #4
    18f2:	4905      	ldr	r1, [pc, #20]	; (1908 <_sercom_get_interrupt_vector+0x20>)
    18f4:	0020      	movs	r0, r4
    18f6:	4b05      	ldr	r3, [pc, #20]	; (190c <_sercom_get_interrupt_vector+0x24>)
    18f8:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    18fa:	0028      	movs	r0, r5
    18fc:	4b04      	ldr	r3, [pc, #16]	; (1910 <_sercom_get_interrupt_vector+0x28>)
    18fe:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1900:	5620      	ldrsb	r0, [r4, r0]
}
    1902:	b003      	add	sp, #12
    1904:	bd30      	pop	{r4, r5, pc}
    1906:	46c0      	nop			; (mov r8, r8)
    1908:	00003f58 	.word	0x00003f58
    190c:	00003f29 	.word	0x00003f29
    1910:	00001245 	.word	0x00001245

00001914 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1914:	b510      	push	{r4, lr}
    1916:	4b02      	ldr	r3, [pc, #8]	; (1920 <SERCOM0_Handler+0xc>)
    1918:	681b      	ldr	r3, [r3, #0]
    191a:	2000      	movs	r0, #0
    191c:	4798      	blx	r3
    191e:	bd10      	pop	{r4, pc}
    1920:	20000024 	.word	0x20000024

00001924 <SERCOM1_Handler>:
    1924:	b510      	push	{r4, lr}
    1926:	4b02      	ldr	r3, [pc, #8]	; (1930 <SERCOM1_Handler+0xc>)
    1928:	685b      	ldr	r3, [r3, #4]
    192a:	2001      	movs	r0, #1
    192c:	4798      	blx	r3
    192e:	bd10      	pop	{r4, pc}
    1930:	20000024 	.word	0x20000024

00001934 <SERCOM2_Handler>:
    1934:	b510      	push	{r4, lr}
    1936:	4b02      	ldr	r3, [pc, #8]	; (1940 <SERCOM2_Handler+0xc>)
    1938:	689b      	ldr	r3, [r3, #8]
    193a:	2002      	movs	r0, #2
    193c:	4798      	blx	r3
    193e:	bd10      	pop	{r4, pc}
    1940:	20000024 	.word	0x20000024

00001944 <SERCOM3_Handler>:
    1944:	b510      	push	{r4, lr}
    1946:	4b02      	ldr	r3, [pc, #8]	; (1950 <SERCOM3_Handler+0xc>)
    1948:	68db      	ldr	r3, [r3, #12]
    194a:	2003      	movs	r0, #3
    194c:	4798      	blx	r3
    194e:	bd10      	pop	{r4, pc}
    1950:	20000024 	.word	0x20000024

00001954 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    1954:	b570      	push	{r4, r5, r6, lr}
    1956:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1958:	ac01      	add	r4, sp, #4
    195a:	2301      	movs	r3, #1
    195c:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    195e:	2200      	movs	r2, #0
    1960:	70a2      	strb	r2, [r4, #2]
    
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);

    ///* Configure LEDs as outputs, turn them off */
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1962:	7023      	strb	r3, [r4, #0]
    port_pin_set_config(LED_RED_PIN, &pin_conf);
    1964:	0021      	movs	r1, r4
    1966:	200e      	movs	r0, #14
    1968:	4e06      	ldr	r6, [pc, #24]	; (1984 <system_board_init+0x30>)
    196a:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    196c:	4d06      	ldr	r5, [pc, #24]	; (1988 <system_board_init+0x34>)
    196e:	2380      	movs	r3, #128	; 0x80
    1970:	01db      	lsls	r3, r3, #7
    1972:	61ab      	str	r3, [r5, #24]
    port_pin_set_output_level(LED_RED_PIN, LED_RED_INACTIVE);
    
    port_pin_set_config(LED_GREEN_PIN, &pin_conf);
    1974:	0021      	movs	r1, r4
    1976:	200f      	movs	r0, #15
    1978:	47b0      	blx	r6
    197a:	2380      	movs	r3, #128	; 0x80
    197c:	021b      	lsls	r3, r3, #8
    197e:	61ab      	str	r3, [r5, #24]

    /* Set buttons as inputs */
    //pin_conf.direction  = PORT_PIN_DIR_INPUT;
    //pin_conf.input_pull = PORT_PIN_PULL_UP;
    //port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    1980:	b002      	add	sp, #8
    1982:	bd70      	pop	{r4, r5, r6, pc}
    1984:	0000095d 	.word	0x0000095d
    1988:	41004400 	.word	0x41004400

0000198c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    198c:	4b0c      	ldr	r3, [pc, #48]	; (19c0 <cpu_irq_enter_critical+0x34>)
    198e:	681b      	ldr	r3, [r3, #0]
    1990:	2b00      	cmp	r3, #0
    1992:	d110      	bne.n	19b6 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1994:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1998:	2b00      	cmp	r3, #0
    199a:	d109      	bne.n	19b0 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    199c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    199e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    19a2:	2200      	movs	r2, #0
    19a4:	4b07      	ldr	r3, [pc, #28]	; (19c4 <cpu_irq_enter_critical+0x38>)
    19a6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    19a8:	3201      	adds	r2, #1
    19aa:	4b07      	ldr	r3, [pc, #28]	; (19c8 <cpu_irq_enter_critical+0x3c>)
    19ac:	701a      	strb	r2, [r3, #0]
    19ae:	e002      	b.n	19b6 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    19b0:	2200      	movs	r2, #0
    19b2:	4b05      	ldr	r3, [pc, #20]	; (19c8 <cpu_irq_enter_critical+0x3c>)
    19b4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    19b6:	4a02      	ldr	r2, [pc, #8]	; (19c0 <cpu_irq_enter_critical+0x34>)
    19b8:	6813      	ldr	r3, [r2, #0]
    19ba:	3301      	adds	r3, #1
    19bc:	6013      	str	r3, [r2, #0]
}
    19be:	4770      	bx	lr
    19c0:	20000034 	.word	0x20000034
    19c4:	20000000 	.word	0x20000000
    19c8:	20000038 	.word	0x20000038

000019cc <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    19cc:	4b08      	ldr	r3, [pc, #32]	; (19f0 <cpu_irq_leave_critical+0x24>)
    19ce:	681a      	ldr	r2, [r3, #0]
    19d0:	3a01      	subs	r2, #1
    19d2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    19d4:	681b      	ldr	r3, [r3, #0]
    19d6:	2b00      	cmp	r3, #0
    19d8:	d109      	bne.n	19ee <cpu_irq_leave_critical+0x22>
    19da:	4b06      	ldr	r3, [pc, #24]	; (19f4 <cpu_irq_leave_critical+0x28>)
    19dc:	781b      	ldrb	r3, [r3, #0]
    19de:	2b00      	cmp	r3, #0
    19e0:	d005      	beq.n	19ee <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    19e2:	2201      	movs	r2, #1
    19e4:	4b04      	ldr	r3, [pc, #16]	; (19f8 <cpu_irq_leave_critical+0x2c>)
    19e6:	701a      	strb	r2, [r3, #0]
    19e8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    19ec:	b662      	cpsie	i
	}
}
    19ee:	4770      	bx	lr
    19f0:	20000034 	.word	0x20000034
    19f4:	20000038 	.word	0x20000038
    19f8:	20000000 	.word	0x20000000

000019fc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    19fc:	b510      	push	{r4, lr}
	switch (clock_source) {
    19fe:	2808      	cmp	r0, #8
    1a00:	d803      	bhi.n	1a0a <system_clock_source_get_hz+0xe>
    1a02:	0080      	lsls	r0, r0, #2
    1a04:	4b1b      	ldr	r3, [pc, #108]	; (1a74 <system_clock_source_get_hz+0x78>)
    1a06:	581b      	ldr	r3, [r3, r0]
    1a08:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1a0a:	2000      	movs	r0, #0
    1a0c:	e030      	b.n	1a70 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1a0e:	4b1a      	ldr	r3, [pc, #104]	; (1a78 <system_clock_source_get_hz+0x7c>)
    1a10:	6918      	ldr	r0, [r3, #16]
    1a12:	e02d      	b.n	1a70 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1a14:	4b19      	ldr	r3, [pc, #100]	; (1a7c <system_clock_source_get_hz+0x80>)
    1a16:	6a1b      	ldr	r3, [r3, #32]
    1a18:	059b      	lsls	r3, r3, #22
    1a1a:	0f9b      	lsrs	r3, r3, #30
    1a1c:	4818      	ldr	r0, [pc, #96]	; (1a80 <system_clock_source_get_hz+0x84>)
    1a1e:	40d8      	lsrs	r0, r3
    1a20:	e026      	b.n	1a70 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1a22:	4b15      	ldr	r3, [pc, #84]	; (1a78 <system_clock_source_get_hz+0x7c>)
    1a24:	6958      	ldr	r0, [r3, #20]
    1a26:	e023      	b.n	1a70 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1a28:	4b13      	ldr	r3, [pc, #76]	; (1a78 <system_clock_source_get_hz+0x7c>)
    1a2a:	681b      	ldr	r3, [r3, #0]
    1a2c:	2002      	movs	r0, #2
    1a2e:	4018      	ands	r0, r3
    1a30:	d01e      	beq.n	1a70 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1a32:	4912      	ldr	r1, [pc, #72]	; (1a7c <system_clock_source_get_hz+0x80>)
    1a34:	2210      	movs	r2, #16
    1a36:	68cb      	ldr	r3, [r1, #12]
    1a38:	421a      	tst	r2, r3
    1a3a:	d0fc      	beq.n	1a36 <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1a3c:	4b0e      	ldr	r3, [pc, #56]	; (1a78 <system_clock_source_get_hz+0x7c>)
    1a3e:	681b      	ldr	r3, [r3, #0]
    1a40:	075b      	lsls	r3, r3, #29
    1a42:	d514      	bpl.n	1a6e <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1a44:	2000      	movs	r0, #0
    1a46:	4b0f      	ldr	r3, [pc, #60]	; (1a84 <system_clock_source_get_hz+0x88>)
    1a48:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1a4a:	4b0b      	ldr	r3, [pc, #44]	; (1a78 <system_clock_source_get_hz+0x7c>)
    1a4c:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1a4e:	041b      	lsls	r3, r3, #16
    1a50:	0c1b      	lsrs	r3, r3, #16
    1a52:	4358      	muls	r0, r3
    1a54:	e00c      	b.n	1a70 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1a56:	2350      	movs	r3, #80	; 0x50
    1a58:	4a08      	ldr	r2, [pc, #32]	; (1a7c <system_clock_source_get_hz+0x80>)
    1a5a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1a5c:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1a5e:	075b      	lsls	r3, r3, #29
    1a60:	d506      	bpl.n	1a70 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    1a62:	4b05      	ldr	r3, [pc, #20]	; (1a78 <system_clock_source_get_hz+0x7c>)
    1a64:	68d8      	ldr	r0, [r3, #12]
    1a66:	e003      	b.n	1a70 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    1a68:	2080      	movs	r0, #128	; 0x80
    1a6a:	0200      	lsls	r0, r0, #8
    1a6c:	e000      	b.n	1a70 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    1a6e:	4806      	ldr	r0, [pc, #24]	; (1a88 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    1a70:	bd10      	pop	{r4, pc}
    1a72:	46c0      	nop			; (mov r8, r8)
    1a74:	00003f5c 	.word	0x00003f5c
    1a78:	2000003c 	.word	0x2000003c
    1a7c:	40000800 	.word	0x40000800
    1a80:	007a1200 	.word	0x007a1200
    1a84:	00001f39 	.word	0x00001f39
    1a88:	02dc6c00 	.word	0x02dc6c00

00001a8c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1a8c:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1a8e:	4c0c      	ldr	r4, [pc, #48]	; (1ac0 <system_clock_source_osc8m_set_config+0x34>)
    1a90:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1a92:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1a94:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1a96:	7842      	ldrb	r2, [r0, #1]
    1a98:	2001      	movs	r0, #1
    1a9a:	4002      	ands	r2, r0
    1a9c:	0192      	lsls	r2, r2, #6
    1a9e:	2640      	movs	r6, #64	; 0x40
    1aa0:	43b3      	bics	r3, r6
    1aa2:	4313      	orrs	r3, r2
    1aa4:	0002      	movs	r2, r0
    1aa6:	402a      	ands	r2, r5
    1aa8:	01d2      	lsls	r2, r2, #7
    1aaa:	307f      	adds	r0, #127	; 0x7f
    1aac:	4383      	bics	r3, r0
    1aae:	4313      	orrs	r3, r2
    1ab0:	2203      	movs	r2, #3
    1ab2:	400a      	ands	r2, r1
    1ab4:	0212      	lsls	r2, r2, #8
    1ab6:	4903      	ldr	r1, [pc, #12]	; (1ac4 <system_clock_source_osc8m_set_config+0x38>)
    1ab8:	400b      	ands	r3, r1
    1aba:	4313      	orrs	r3, r2
    1abc:	6223      	str	r3, [r4, #32]
}
    1abe:	bd70      	pop	{r4, r5, r6, pc}
    1ac0:	40000800 	.word	0x40000800
    1ac4:	fffffcff 	.word	0xfffffcff

00001ac8 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    1ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1aca:	4657      	mov	r7, sl
    1acc:	464e      	mov	r6, r9
    1ace:	4645      	mov	r5, r8
    1ad0:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    1ad2:	4e1c      	ldr	r6, [pc, #112]	; (1b44 <system_clock_source_osc32k_set_config+0x7c>)
    1ad4:	69b3      	ldr	r3, [r6, #24]
    1ad6:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    1ad8:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    1ada:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1adc:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1ade:	78c3      	ldrb	r3, [r0, #3]
    1ae0:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    1ae2:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    1ae4:	7883      	ldrb	r3, [r0, #2]
    1ae6:	2001      	movs	r0, #1
    1ae8:	4003      	ands	r3, r0
    1aea:	009b      	lsls	r3, r3, #2
    1aec:	469a      	mov	sl, r3
    1aee:	2204      	movs	r2, #4
    1af0:	4690      	mov	r8, r2
    1af2:	4662      	mov	r2, ip
    1af4:	4643      	mov	r3, r8
    1af6:	439a      	bics	r2, r3
    1af8:	0013      	movs	r3, r2
    1afa:	4652      	mov	r2, sl
    1afc:	431a      	orrs	r2, r3
    1afe:	0013      	movs	r3, r2
    1b00:	4001      	ands	r1, r0
    1b02:	00c9      	lsls	r1, r1, #3
    1b04:	2208      	movs	r2, #8
    1b06:	4393      	bics	r3, r2
    1b08:	430b      	orrs	r3, r1
    1b0a:	464a      	mov	r2, r9
    1b0c:	4002      	ands	r2, r0
    1b0e:	0192      	lsls	r2, r2, #6
    1b10:	2140      	movs	r1, #64	; 0x40
    1b12:	438b      	bics	r3, r1
    1b14:	4313      	orrs	r3, r2
    1b16:	4007      	ands	r7, r0
    1b18:	01ff      	lsls	r7, r7, #7
    1b1a:	2280      	movs	r2, #128	; 0x80
    1b1c:	4393      	bics	r3, r2
    1b1e:	433b      	orrs	r3, r7
    1b20:	3a79      	subs	r2, #121	; 0x79
    1b22:	4015      	ands	r5, r2
    1b24:	022d      	lsls	r5, r5, #8
    1b26:	4f08      	ldr	r7, [pc, #32]	; (1b48 <system_clock_source_osc32k_set_config+0x80>)
    1b28:	403b      	ands	r3, r7
    1b2a:	432b      	orrs	r3, r5
    1b2c:	4004      	ands	r4, r0
    1b2e:	0320      	lsls	r0, r4, #12
    1b30:	4c06      	ldr	r4, [pc, #24]	; (1b4c <system_clock_source_osc32k_set_config+0x84>)
    1b32:	401c      	ands	r4, r3
    1b34:	4304      	orrs	r4, r0
    1b36:	61b4      	str	r4, [r6, #24]
}
    1b38:	bc1c      	pop	{r2, r3, r4}
    1b3a:	4690      	mov	r8, r2
    1b3c:	4699      	mov	r9, r3
    1b3e:	46a2      	mov	sl, r4
    1b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b42:	46c0      	nop			; (mov r8, r8)
    1b44:	40000800 	.word	0x40000800
    1b48:	fffff8ff 	.word	0xfffff8ff
    1b4c:	ffffefff 	.word	0xffffefff

00001b50 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1b50:	2808      	cmp	r0, #8
    1b52:	d803      	bhi.n	1b5c <system_clock_source_enable+0xc>
    1b54:	0080      	lsls	r0, r0, #2
    1b56:	4b25      	ldr	r3, [pc, #148]	; (1bec <system_clock_source_enable+0x9c>)
    1b58:	581b      	ldr	r3, [r3, r0]
    1b5a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1b5c:	2017      	movs	r0, #23
    1b5e:	e044      	b.n	1bea <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1b60:	4a23      	ldr	r2, [pc, #140]	; (1bf0 <system_clock_source_enable+0xa0>)
    1b62:	6a11      	ldr	r1, [r2, #32]
    1b64:	2302      	movs	r3, #2
    1b66:	430b      	orrs	r3, r1
    1b68:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1b6a:	2000      	movs	r0, #0
    1b6c:	e03d      	b.n	1bea <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1b6e:	4a20      	ldr	r2, [pc, #128]	; (1bf0 <system_clock_source_enable+0xa0>)
    1b70:	6991      	ldr	r1, [r2, #24]
    1b72:	2302      	movs	r3, #2
    1b74:	430b      	orrs	r3, r1
    1b76:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1b78:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    1b7a:	e036      	b.n	1bea <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1b7c:	4a1c      	ldr	r2, [pc, #112]	; (1bf0 <system_clock_source_enable+0xa0>)
    1b7e:	8a11      	ldrh	r1, [r2, #16]
    1b80:	2302      	movs	r3, #2
    1b82:	430b      	orrs	r3, r1
    1b84:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1b86:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    1b88:	e02f      	b.n	1bea <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1b8a:	4a19      	ldr	r2, [pc, #100]	; (1bf0 <system_clock_source_enable+0xa0>)
    1b8c:	8a91      	ldrh	r1, [r2, #20]
    1b8e:	2302      	movs	r3, #2
    1b90:	430b      	orrs	r3, r1
    1b92:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1b94:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    1b96:	e028      	b.n	1bea <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1b98:	4916      	ldr	r1, [pc, #88]	; (1bf4 <system_clock_source_enable+0xa4>)
    1b9a:	680b      	ldr	r3, [r1, #0]
    1b9c:	2202      	movs	r2, #2
    1b9e:	4313      	orrs	r3, r2
    1ba0:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1ba2:	4b13      	ldr	r3, [pc, #76]	; (1bf0 <system_clock_source_enable+0xa0>)
    1ba4:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1ba6:	0019      	movs	r1, r3
    1ba8:	320e      	adds	r2, #14
    1baa:	68cb      	ldr	r3, [r1, #12]
    1bac:	421a      	tst	r2, r3
    1bae:	d0fc      	beq.n	1baa <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1bb0:	4a10      	ldr	r2, [pc, #64]	; (1bf4 <system_clock_source_enable+0xa4>)
    1bb2:	6891      	ldr	r1, [r2, #8]
    1bb4:	4b0e      	ldr	r3, [pc, #56]	; (1bf0 <system_clock_source_enable+0xa0>)
    1bb6:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1bb8:	6852      	ldr	r2, [r2, #4]
    1bba:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    1bbc:	2200      	movs	r2, #0
    1bbe:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1bc0:	0019      	movs	r1, r3
    1bc2:	3210      	adds	r2, #16
    1bc4:	68cb      	ldr	r3, [r1, #12]
    1bc6:	421a      	tst	r2, r3
    1bc8:	d0fc      	beq.n	1bc4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1bca:	4b0a      	ldr	r3, [pc, #40]	; (1bf4 <system_clock_source_enable+0xa4>)
    1bcc:	681b      	ldr	r3, [r3, #0]
    1bce:	b29b      	uxth	r3, r3
    1bd0:	4a07      	ldr	r2, [pc, #28]	; (1bf0 <system_clock_source_enable+0xa0>)
    1bd2:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1bd4:	2000      	movs	r0, #0
    1bd6:	e008      	b.n	1bea <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1bd8:	4905      	ldr	r1, [pc, #20]	; (1bf0 <system_clock_source_enable+0xa0>)
    1bda:	2244      	movs	r2, #68	; 0x44
    1bdc:	5c88      	ldrb	r0, [r1, r2]
    1bde:	2302      	movs	r3, #2
    1be0:	4303      	orrs	r3, r0
    1be2:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1be4:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    1be6:	e000      	b.n	1bea <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1be8:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    1bea:	4770      	bx	lr
    1bec:	00003f80 	.word	0x00003f80
    1bf0:	40000800 	.word	0x40000800
    1bf4:	2000003c 	.word	0x2000003c

00001bf8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bfa:	b087      	sub	sp, #28
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1bfc:	22c2      	movs	r2, #194	; 0xc2
    1bfe:	00d2      	lsls	r2, r2, #3
    1c00:	4b2c      	ldr	r3, [pc, #176]	; (1cb4 <system_clock_init+0xbc>)
    1c02:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1c04:	4a2c      	ldr	r2, [pc, #176]	; (1cb8 <system_clock_init+0xc0>)
    1c06:	6853      	ldr	r3, [r2, #4]
    1c08:	211e      	movs	r1, #30
    1c0a:	438b      	bics	r3, r1
    1c0c:	6053      	str	r3, [r2, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1c0e:	2301      	movs	r3, #1
    1c10:	466a      	mov	r2, sp
    1c12:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1c14:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1c16:	4d29      	ldr	r5, [pc, #164]	; (1cbc <system_clock_init+0xc4>)
    1c18:	b2e0      	uxtb	r0, r4
    1c1a:	4669      	mov	r1, sp
    1c1c:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1c1e:	3401      	adds	r4, #1
    1c20:	2c25      	cmp	r4, #37	; 0x25
    1c22:	d1f9      	bne.n	1c18 <system_clock_init+0x20>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    1c24:	4b26      	ldr	r3, [pc, #152]	; (1cc0 <system_clock_init+0xc8>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    1c26:	681a      	ldr	r2, [r3, #0]
    1c28:	04d2      	lsls	r2, r2, #19
    1c2a:	4922      	ldr	r1, [pc, #136]	; (1cb4 <system_clock_init+0xbc>)
    1c2c:	6988      	ldr	r0, [r1, #24]
    1c2e:	0e52      	lsrs	r2, r2, #25
    1c30:	0412      	lsls	r2, r2, #16
    1c32:	4b24      	ldr	r3, [pc, #144]	; (1cc4 <system_clock_init+0xcc>)
    1c34:	4003      	ands	r3, r0
    1c36:	4313      	orrs	r3, r2
    1c38:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    1c3a:	a804      	add	r0, sp, #16
    1c3c:	2501      	movs	r5, #1
    1c3e:	7045      	strb	r5, [r0, #1]
	config->enable_32khz_output = true;
    1c40:	7085      	strb	r5, [r0, #2]
	config->run_in_standby      = false;
    1c42:	2400      	movs	r4, #0
    1c44:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    1c46:	7105      	strb	r5, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    1c48:	2307      	movs	r3, #7
    1c4a:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    1c4c:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    1c4e:	4b1e      	ldr	r3, [pc, #120]	; (1cc8 <system_clock_init+0xd0>)
    1c50:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    1c52:	2004      	movs	r0, #4
    1c54:	4e1d      	ldr	r6, [pc, #116]	; (1ccc <system_clock_init+0xd4>)
    1c56:	47b0      	blx	r6
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    1c58:	a803      	add	r0, sp, #12
    1c5a:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    1c5c:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1c5e:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1c60:	4b1b      	ldr	r3, [pc, #108]	; (1cd0 <system_clock_init+0xd8>)
    1c62:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1c64:	2006      	movs	r0, #6
    1c66:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1c68:	4b1a      	ldr	r3, [pc, #104]	; (1cd4 <system_clock_init+0xdc>)
    1c6a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1c6c:	466b      	mov	r3, sp
    1c6e:	705c      	strb	r4, [r3, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1c70:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    1c72:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1c74:	2304      	movs	r3, #4
    1c76:	466a      	mov	r2, sp
    1c78:	7013      	strb	r3, [r2, #0]
    1c7a:	331c      	adds	r3, #28
    1c7c:	9301      	str	r3, [sp, #4]
    1c7e:	4669      	mov	r1, sp
    1c80:	2002      	movs	r0, #2
    1c82:	4f15      	ldr	r7, [pc, #84]	; (1cd8 <system_clock_init+0xe0>)
    1c84:	47b8      	blx	r7
    1c86:	2002      	movs	r0, #2
    1c88:	4e14      	ldr	r6, [pc, #80]	; (1cdc <system_clock_init+0xe4>)
    1c8a:	47b0      	blx	r6
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    1c8c:	4b14      	ldr	r3, [pc, #80]	; (1ce0 <system_clock_init+0xe8>)
    1c8e:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    1c90:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    1c92:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    1c94:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1c96:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1c98:	466b      	mov	r3, sp
    1c9a:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1c9c:	2306      	movs	r3, #6
    1c9e:	466a      	mov	r2, sp
    1ca0:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    1ca2:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    1ca4:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1ca6:	4669      	mov	r1, sp
    1ca8:	2000      	movs	r0, #0
    1caa:	47b8      	blx	r7
    1cac:	2000      	movs	r0, #0
    1cae:	47b0      	blx	r6
#endif
}
    1cb0:	b007      	add	sp, #28
    1cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1cb4:	40000800 	.word	0x40000800
    1cb8:	41004000 	.word	0x41004000
    1cbc:	00001f1d 	.word	0x00001f1d
    1cc0:	00806024 	.word	0x00806024
    1cc4:	ff80ffff 	.word	0xff80ffff
    1cc8:	00001ac9 	.word	0x00001ac9
    1ccc:	00001b51 	.word	0x00001b51
    1cd0:	00001a8d 	.word	0x00001a8d
    1cd4:	00001ce5 	.word	0x00001ce5
    1cd8:	00001d09 	.word	0x00001d09
    1cdc:	00001dc1 	.word	0x00001dc1
    1ce0:	40000400 	.word	0x40000400

00001ce4 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1ce4:	4a06      	ldr	r2, [pc, #24]	; (1d00 <system_gclk_init+0x1c>)
    1ce6:	6991      	ldr	r1, [r2, #24]
    1ce8:	2308      	movs	r3, #8
    1cea:	430b      	orrs	r3, r1
    1cec:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1cee:	2201      	movs	r2, #1
    1cf0:	4b04      	ldr	r3, [pc, #16]	; (1d04 <system_gclk_init+0x20>)
    1cf2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1cf4:	0019      	movs	r1, r3
    1cf6:	780b      	ldrb	r3, [r1, #0]
    1cf8:	4213      	tst	r3, r2
    1cfa:	d1fc      	bne.n	1cf6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1cfc:	4770      	bx	lr
    1cfe:	46c0      	nop			; (mov r8, r8)
    1d00:	40000400 	.word	0x40000400
    1d04:	40000c00 	.word	0x40000c00

00001d08 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1d08:	b570      	push	{r4, r5, r6, lr}
    1d0a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1d0c:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1d0e:	780c      	ldrb	r4, [r1, #0]
    1d10:	0224      	lsls	r4, r4, #8
    1d12:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1d14:	784b      	ldrb	r3, [r1, #1]
    1d16:	2b00      	cmp	r3, #0
    1d18:	d002      	beq.n	1d20 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1d1a:	2380      	movs	r3, #128	; 0x80
    1d1c:	02db      	lsls	r3, r3, #11
    1d1e:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1d20:	7a4b      	ldrb	r3, [r1, #9]
    1d22:	2b00      	cmp	r3, #0
    1d24:	d002      	beq.n	1d2c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1d26:	2380      	movs	r3, #128	; 0x80
    1d28:	031b      	lsls	r3, r3, #12
    1d2a:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1d2c:	6848      	ldr	r0, [r1, #4]
    1d2e:	2801      	cmp	r0, #1
    1d30:	d918      	bls.n	1d64 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1d32:	1e43      	subs	r3, r0, #1
    1d34:	4218      	tst	r0, r3
    1d36:	d110      	bne.n	1d5a <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1d38:	2802      	cmp	r0, #2
    1d3a:	d906      	bls.n	1d4a <system_gclk_gen_set_config+0x42>
    1d3c:	2302      	movs	r3, #2
    1d3e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1d40:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    1d42:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1d44:	4298      	cmp	r0, r3
    1d46:	d8fb      	bhi.n	1d40 <system_gclk_gen_set_config+0x38>
    1d48:	e000      	b.n	1d4c <system_gclk_gen_set_config+0x44>
    1d4a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1d4c:	0212      	lsls	r2, r2, #8
    1d4e:	4332      	orrs	r2, r6
    1d50:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1d52:	2380      	movs	r3, #128	; 0x80
    1d54:	035b      	lsls	r3, r3, #13
    1d56:	431c      	orrs	r4, r3
    1d58:	e004      	b.n	1d64 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    1d5a:	0205      	lsls	r5, r0, #8
    1d5c:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1d5e:	2380      	movs	r3, #128	; 0x80
    1d60:	029b      	lsls	r3, r3, #10
    1d62:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1d64:	7a0b      	ldrb	r3, [r1, #8]
    1d66:	2b00      	cmp	r3, #0
    1d68:	d002      	beq.n	1d70 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1d6a:	2380      	movs	r3, #128	; 0x80
    1d6c:	039b      	lsls	r3, r3, #14
    1d6e:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1d70:	4a0f      	ldr	r2, [pc, #60]	; (1db0 <system_gclk_gen_set_config+0xa8>)
    1d72:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    1d74:	b25b      	sxtb	r3, r3
    1d76:	2b00      	cmp	r3, #0
    1d78:	dbfb      	blt.n	1d72 <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1d7a:	4b0e      	ldr	r3, [pc, #56]	; (1db4 <system_gclk_gen_set_config+0xac>)
    1d7c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1d7e:	4b0e      	ldr	r3, [pc, #56]	; (1db8 <system_gclk_gen_set_config+0xb0>)
    1d80:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1d82:	4a0b      	ldr	r2, [pc, #44]	; (1db0 <system_gclk_gen_set_config+0xa8>)
    1d84:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1d86:	b25b      	sxtb	r3, r3
    1d88:	2b00      	cmp	r3, #0
    1d8a:	dbfb      	blt.n	1d84 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1d8c:	4b08      	ldr	r3, [pc, #32]	; (1db0 <system_gclk_gen_set_config+0xa8>)
    1d8e:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1d90:	001a      	movs	r2, r3
    1d92:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    1d94:	b25b      	sxtb	r3, r3
    1d96:	2b00      	cmp	r3, #0
    1d98:	dbfb      	blt.n	1d92 <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1d9a:	4a05      	ldr	r2, [pc, #20]	; (1db0 <system_gclk_gen_set_config+0xa8>)
    1d9c:	6851      	ldr	r1, [r2, #4]
    1d9e:	2380      	movs	r3, #128	; 0x80
    1da0:	025b      	lsls	r3, r3, #9
    1da2:	400b      	ands	r3, r1
    1da4:	431c      	orrs	r4, r3
    1da6:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1da8:	4b04      	ldr	r3, [pc, #16]	; (1dbc <system_gclk_gen_set_config+0xb4>)
    1daa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1dac:	bd70      	pop	{r4, r5, r6, pc}
    1dae:	46c0      	nop			; (mov r8, r8)
    1db0:	40000c00 	.word	0x40000c00
    1db4:	0000198d 	.word	0x0000198d
    1db8:	40000c08 	.word	0x40000c08
    1dbc:	000019cd 	.word	0x000019cd

00001dc0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1dc0:	b510      	push	{r4, lr}
    1dc2:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1dc4:	4a0b      	ldr	r2, [pc, #44]	; (1df4 <system_gclk_gen_enable+0x34>)
    1dc6:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1dc8:	b25b      	sxtb	r3, r3
    1dca:	2b00      	cmp	r3, #0
    1dcc:	dbfb      	blt.n	1dc6 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1dce:	4b0a      	ldr	r3, [pc, #40]	; (1df8 <system_gclk_gen_enable+0x38>)
    1dd0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1dd2:	4b0a      	ldr	r3, [pc, #40]	; (1dfc <system_gclk_gen_enable+0x3c>)
    1dd4:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1dd6:	4a07      	ldr	r2, [pc, #28]	; (1df4 <system_gclk_gen_enable+0x34>)
    1dd8:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1dda:	b25b      	sxtb	r3, r3
    1ddc:	2b00      	cmp	r3, #0
    1dde:	dbfb      	blt.n	1dd8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1de0:	4a04      	ldr	r2, [pc, #16]	; (1df4 <system_gclk_gen_enable+0x34>)
    1de2:	6853      	ldr	r3, [r2, #4]
    1de4:	2180      	movs	r1, #128	; 0x80
    1de6:	0249      	lsls	r1, r1, #9
    1de8:	430b      	orrs	r3, r1
    1dea:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1dec:	4b04      	ldr	r3, [pc, #16]	; (1e00 <system_gclk_gen_enable+0x40>)
    1dee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1df0:	bd10      	pop	{r4, pc}
    1df2:	46c0      	nop			; (mov r8, r8)
    1df4:	40000c00 	.word	0x40000c00
    1df8:	0000198d 	.word	0x0000198d
    1dfc:	40000c04 	.word	0x40000c04
    1e00:	000019cd 	.word	0x000019cd

00001e04 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1e04:	b570      	push	{r4, r5, r6, lr}
    1e06:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1e08:	4a1a      	ldr	r2, [pc, #104]	; (1e74 <system_gclk_gen_get_hz+0x70>)
    1e0a:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1e0c:	b25b      	sxtb	r3, r3
    1e0e:	2b00      	cmp	r3, #0
    1e10:	dbfb      	blt.n	1e0a <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1e12:	4b19      	ldr	r3, [pc, #100]	; (1e78 <system_gclk_gen_get_hz+0x74>)
    1e14:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1e16:	4b19      	ldr	r3, [pc, #100]	; (1e7c <system_gclk_gen_get_hz+0x78>)
    1e18:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1e1a:	4a16      	ldr	r2, [pc, #88]	; (1e74 <system_gclk_gen_get_hz+0x70>)
    1e1c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1e1e:	b25b      	sxtb	r3, r3
    1e20:	2b00      	cmp	r3, #0
    1e22:	dbfb      	blt.n	1e1c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1e24:	4e13      	ldr	r6, [pc, #76]	; (1e74 <system_gclk_gen_get_hz+0x70>)
    1e26:	6870      	ldr	r0, [r6, #4]
    1e28:	04c0      	lsls	r0, r0, #19
    1e2a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1e2c:	4b14      	ldr	r3, [pc, #80]	; (1e80 <system_gclk_gen_get_hz+0x7c>)
    1e2e:	4798      	blx	r3
    1e30:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1e32:	4b12      	ldr	r3, [pc, #72]	; (1e7c <system_gclk_gen_get_hz+0x78>)
    1e34:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1e36:	6876      	ldr	r6, [r6, #4]
    1e38:	02f6      	lsls	r6, r6, #11
    1e3a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1e3c:	4b11      	ldr	r3, [pc, #68]	; (1e84 <system_gclk_gen_get_hz+0x80>)
    1e3e:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1e40:	4a0c      	ldr	r2, [pc, #48]	; (1e74 <system_gclk_gen_get_hz+0x70>)
    1e42:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1e44:	b25b      	sxtb	r3, r3
    1e46:	2b00      	cmp	r3, #0
    1e48:	dbfb      	blt.n	1e42 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1e4a:	4b0a      	ldr	r3, [pc, #40]	; (1e74 <system_gclk_gen_get_hz+0x70>)
    1e4c:	689c      	ldr	r4, [r3, #8]
    1e4e:	0224      	lsls	r4, r4, #8
    1e50:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1e52:	4b0d      	ldr	r3, [pc, #52]	; (1e88 <system_gclk_gen_get_hz+0x84>)
    1e54:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1e56:	2e00      	cmp	r6, #0
    1e58:	d107      	bne.n	1e6a <system_gclk_gen_get_hz+0x66>
    1e5a:	2c01      	cmp	r4, #1
    1e5c:	d907      	bls.n	1e6e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1e5e:	0021      	movs	r1, r4
    1e60:	0028      	movs	r0, r5
    1e62:	4b0a      	ldr	r3, [pc, #40]	; (1e8c <system_gclk_gen_get_hz+0x88>)
    1e64:	4798      	blx	r3
    1e66:	0005      	movs	r5, r0
    1e68:	e001      	b.n	1e6e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1e6a:	3401      	adds	r4, #1
    1e6c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1e6e:	0028      	movs	r0, r5
    1e70:	bd70      	pop	{r4, r5, r6, pc}
    1e72:	46c0      	nop			; (mov r8, r8)
    1e74:	40000c00 	.word	0x40000c00
    1e78:	0000198d 	.word	0x0000198d
    1e7c:	40000c04 	.word	0x40000c04
    1e80:	000019fd 	.word	0x000019fd
    1e84:	40000c08 	.word	0x40000c08
    1e88:	000019cd 	.word	0x000019cd
    1e8c:	00002261 	.word	0x00002261

00001e90 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1e90:	b510      	push	{r4, lr}
    1e92:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1e94:	4b06      	ldr	r3, [pc, #24]	; (1eb0 <system_gclk_chan_enable+0x20>)
    1e96:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1e98:	4b06      	ldr	r3, [pc, #24]	; (1eb4 <system_gclk_chan_enable+0x24>)
    1e9a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1e9c:	4a06      	ldr	r2, [pc, #24]	; (1eb8 <system_gclk_chan_enable+0x28>)
    1e9e:	8851      	ldrh	r1, [r2, #2]
    1ea0:	2380      	movs	r3, #128	; 0x80
    1ea2:	01db      	lsls	r3, r3, #7
    1ea4:	430b      	orrs	r3, r1
    1ea6:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1ea8:	4b04      	ldr	r3, [pc, #16]	; (1ebc <system_gclk_chan_enable+0x2c>)
    1eaa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1eac:	bd10      	pop	{r4, pc}
    1eae:	46c0      	nop			; (mov r8, r8)
    1eb0:	0000198d 	.word	0x0000198d
    1eb4:	40000c02 	.word	0x40000c02
    1eb8:	40000c00 	.word	0x40000c00
    1ebc:	000019cd 	.word	0x000019cd

00001ec0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1ec0:	b510      	push	{r4, lr}
    1ec2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1ec4:	4b0f      	ldr	r3, [pc, #60]	; (1f04 <system_gclk_chan_disable+0x44>)
    1ec6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1ec8:	4b0f      	ldr	r3, [pc, #60]	; (1f08 <system_gclk_chan_disable+0x48>)
    1eca:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1ecc:	4b0f      	ldr	r3, [pc, #60]	; (1f0c <system_gclk_chan_disable+0x4c>)
    1ece:	885a      	ldrh	r2, [r3, #2]
    1ed0:	0512      	lsls	r2, r2, #20
    1ed2:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1ed4:	8859      	ldrh	r1, [r3, #2]
    1ed6:	4a0e      	ldr	r2, [pc, #56]	; (1f10 <system_gclk_chan_disable+0x50>)
    1ed8:	400a      	ands	r2, r1
    1eda:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1edc:	8859      	ldrh	r1, [r3, #2]
    1ede:	4a0d      	ldr	r2, [pc, #52]	; (1f14 <system_gclk_chan_disable+0x54>)
    1ee0:	400a      	ands	r2, r1
    1ee2:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1ee4:	0019      	movs	r1, r3
    1ee6:	2280      	movs	r2, #128	; 0x80
    1ee8:	01d2      	lsls	r2, r2, #7
    1eea:	884b      	ldrh	r3, [r1, #2]
    1eec:	4213      	tst	r3, r2
    1eee:	d1fc      	bne.n	1eea <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1ef0:	4906      	ldr	r1, [pc, #24]	; (1f0c <system_gclk_chan_disable+0x4c>)
    1ef2:	884c      	ldrh	r4, [r1, #2]
    1ef4:	0202      	lsls	r2, r0, #8
    1ef6:	4b06      	ldr	r3, [pc, #24]	; (1f10 <system_gclk_chan_disable+0x50>)
    1ef8:	4023      	ands	r3, r4
    1efa:	4313      	orrs	r3, r2
    1efc:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1efe:	4b06      	ldr	r3, [pc, #24]	; (1f18 <system_gclk_chan_disable+0x58>)
    1f00:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1f02:	bd10      	pop	{r4, pc}
    1f04:	0000198d 	.word	0x0000198d
    1f08:	40000c02 	.word	0x40000c02
    1f0c:	40000c00 	.word	0x40000c00
    1f10:	fffff0ff 	.word	0xfffff0ff
    1f14:	ffffbfff 	.word	0xffffbfff
    1f18:	000019cd 	.word	0x000019cd

00001f1c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1f1c:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1f1e:	780c      	ldrb	r4, [r1, #0]
    1f20:	0224      	lsls	r4, r4, #8
    1f22:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1f24:	4b02      	ldr	r3, [pc, #8]	; (1f30 <system_gclk_chan_set_config+0x14>)
    1f26:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1f28:	b2a4      	uxth	r4, r4
    1f2a:	4b02      	ldr	r3, [pc, #8]	; (1f34 <system_gclk_chan_set_config+0x18>)
    1f2c:	805c      	strh	r4, [r3, #2]
}
    1f2e:	bd10      	pop	{r4, pc}
    1f30:	00001ec1 	.word	0x00001ec1
    1f34:	40000c00 	.word	0x40000c00

00001f38 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1f38:	b510      	push	{r4, lr}
    1f3a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1f3c:	4b06      	ldr	r3, [pc, #24]	; (1f58 <system_gclk_chan_get_hz+0x20>)
    1f3e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1f40:	4b06      	ldr	r3, [pc, #24]	; (1f5c <system_gclk_chan_get_hz+0x24>)
    1f42:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1f44:	4b06      	ldr	r3, [pc, #24]	; (1f60 <system_gclk_chan_get_hz+0x28>)
    1f46:	885c      	ldrh	r4, [r3, #2]
    1f48:	0524      	lsls	r4, r4, #20
    1f4a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1f4c:	4b05      	ldr	r3, [pc, #20]	; (1f64 <system_gclk_chan_get_hz+0x2c>)
    1f4e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1f50:	0020      	movs	r0, r4
    1f52:	4b05      	ldr	r3, [pc, #20]	; (1f68 <system_gclk_chan_get_hz+0x30>)
    1f54:	4798      	blx	r3
}
    1f56:	bd10      	pop	{r4, pc}
    1f58:	0000198d 	.word	0x0000198d
    1f5c:	40000c02 	.word	0x40000c02
    1f60:	40000c00 	.word	0x40000c00
    1f64:	000019cd 	.word	0x000019cd
    1f68:	00001e05 	.word	0x00001e05

00001f6c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1f6c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1f6e:	78d3      	ldrb	r3, [r2, #3]
    1f70:	2b00      	cmp	r3, #0
    1f72:	d11e      	bne.n	1fb2 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1f74:	7813      	ldrb	r3, [r2, #0]
    1f76:	2b80      	cmp	r3, #128	; 0x80
    1f78:	d004      	beq.n	1f84 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1f7a:	061b      	lsls	r3, r3, #24
    1f7c:	2480      	movs	r4, #128	; 0x80
    1f7e:	0264      	lsls	r4, r4, #9
    1f80:	4323      	orrs	r3, r4
    1f82:	e000      	b.n	1f86 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1f84:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1f86:	7854      	ldrb	r4, [r2, #1]
    1f88:	2502      	movs	r5, #2
    1f8a:	43ac      	bics	r4, r5
    1f8c:	d10a      	bne.n	1fa4 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1f8e:	7894      	ldrb	r4, [r2, #2]
    1f90:	2c00      	cmp	r4, #0
    1f92:	d103      	bne.n	1f9c <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1f94:	2480      	movs	r4, #128	; 0x80
    1f96:	02a4      	lsls	r4, r4, #10
    1f98:	4323      	orrs	r3, r4
    1f9a:	e002      	b.n	1fa2 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1f9c:	24c0      	movs	r4, #192	; 0xc0
    1f9e:	02e4      	lsls	r4, r4, #11
    1fa0:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1fa2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1fa4:	7854      	ldrb	r4, [r2, #1]
    1fa6:	3c01      	subs	r4, #1
    1fa8:	2c01      	cmp	r4, #1
    1faa:	d812      	bhi.n	1fd2 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1fac:	4c18      	ldr	r4, [pc, #96]	; (2010 <STACK_SIZE+0x10>)
    1fae:	4023      	ands	r3, r4
    1fb0:	e00f      	b.n	1fd2 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1fb2:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1fb4:	040b      	lsls	r3, r1, #16
    1fb6:	0c1b      	lsrs	r3, r3, #16
    1fb8:	24a0      	movs	r4, #160	; 0xa0
    1fba:	05e4      	lsls	r4, r4, #23
    1fbc:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1fbe:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1fc0:	0c0b      	lsrs	r3, r1, #16
    1fc2:	24d0      	movs	r4, #208	; 0xd0
    1fc4:	0624      	lsls	r4, r4, #24
    1fc6:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1fc8:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1fca:	78d3      	ldrb	r3, [r2, #3]
    1fcc:	2b00      	cmp	r3, #0
    1fce:	d018      	beq.n	2002 <STACK_SIZE+0x2>
    1fd0:	e01c      	b.n	200c <STACK_SIZE+0xc>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1fd2:	040c      	lsls	r4, r1, #16
    1fd4:	0c24      	lsrs	r4, r4, #16
    1fd6:	25a0      	movs	r5, #160	; 0xa0
    1fd8:	05ed      	lsls	r5, r5, #23
    1fda:	432c      	orrs	r4, r5
    1fdc:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1fde:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1fe0:	0c0c      	lsrs	r4, r1, #16
    1fe2:	25d0      	movs	r5, #208	; 0xd0
    1fe4:	062d      	lsls	r5, r5, #24
    1fe6:	432c      	orrs	r4, r5
    1fe8:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1fea:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1fec:	78d4      	ldrb	r4, [r2, #3]
    1fee:	2c00      	cmp	r4, #0
    1ff0:	d10c      	bne.n	200c <STACK_SIZE+0xc>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1ff2:	035b      	lsls	r3, r3, #13
    1ff4:	d505      	bpl.n	2002 <STACK_SIZE+0x2>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1ff6:	7893      	ldrb	r3, [r2, #2]
    1ff8:	2b01      	cmp	r3, #1
    1ffa:	d101      	bne.n	2000 <STACK_SIZE>
				port->OUTSET.reg = pin_mask;
    1ffc:	6181      	str	r1, [r0, #24]
    1ffe:	e000      	b.n	2002 <STACK_SIZE+0x2>
			} else {
				port->OUTCLR.reg = pin_mask;
    2000:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2002:	7853      	ldrb	r3, [r2, #1]
    2004:	3b01      	subs	r3, #1
    2006:	2b01      	cmp	r3, #1
    2008:	d800      	bhi.n	200c <STACK_SIZE+0xc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    200a:	6081      	str	r1, [r0, #8]
		}
	}
}
    200c:	bd30      	pop	{r4, r5, pc}
    200e:	46c0      	nop			; (mov r8, r8)
    2010:	fffbffff 	.word	0xfffbffff

00002014 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2014:	b510      	push	{r4, lr}
    2016:	0003      	movs	r3, r0
    2018:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    201a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    201c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    201e:	2900      	cmp	r1, #0
    2020:	d104      	bne.n	202c <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    2022:	0958      	lsrs	r0, r3, #5
    2024:	01c0      	lsls	r0, r0, #7
    2026:	4905      	ldr	r1, [pc, #20]	; (203c <system_pinmux_pin_set_config+0x28>)
    2028:	468c      	mov	ip, r1
    202a:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    202c:	211f      	movs	r1, #31
    202e:	400b      	ands	r3, r1
    2030:	391e      	subs	r1, #30
    2032:	4099      	lsls	r1, r3
    2034:	4b02      	ldr	r3, [pc, #8]	; (2040 <system_pinmux_pin_set_config+0x2c>)
    2036:	4798      	blx	r3
}
    2038:	bd10      	pop	{r4, pc}
    203a:	46c0      	nop			; (mov r8, r8)
    203c:	41004400 	.word	0x41004400
    2040:	00001f6d 	.word	0x00001f6d

00002044 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2044:	4770      	bx	lr
    2046:	46c0      	nop			; (mov r8, r8)

00002048 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2048:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    204a:	4b05      	ldr	r3, [pc, #20]	; (2060 <system_init+0x18>)
    204c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    204e:	4b05      	ldr	r3, [pc, #20]	; (2064 <system_init+0x1c>)
    2050:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2052:	4b05      	ldr	r3, [pc, #20]	; (2068 <system_init+0x20>)
    2054:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2056:	4b05      	ldr	r3, [pc, #20]	; (206c <system_init+0x24>)
    2058:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    205a:	4b05      	ldr	r3, [pc, #20]	; (2070 <system_init+0x28>)
    205c:	4798      	blx	r3
}
    205e:	bd10      	pop	{r4, pc}
    2060:	00001bf9 	.word	0x00001bf9
    2064:	00001955 	.word	0x00001955
    2068:	00002045 	.word	0x00002045
    206c:	00002045 	.word	0x00002045
    2070:	00002045 	.word	0x00002045

00002074 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2074:	e7fe      	b.n	2074 <Dummy_Handler>
    2076:	46c0      	nop			; (mov r8, r8)

00002078 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2078:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    207a:	4b2e      	ldr	r3, [pc, #184]	; (2134 <Reset_Handler+0xbc>)
    207c:	4a2e      	ldr	r2, [pc, #184]	; (2138 <Reset_Handler+0xc0>)
    207e:	429a      	cmp	r2, r3
    2080:	d003      	beq.n	208a <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    2082:	4b2e      	ldr	r3, [pc, #184]	; (213c <Reset_Handler+0xc4>)
    2084:	4a2b      	ldr	r2, [pc, #172]	; (2134 <Reset_Handler+0xbc>)
    2086:	429a      	cmp	r2, r3
    2088:	d304      	bcc.n	2094 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    208a:	4b2d      	ldr	r3, [pc, #180]	; (2140 <Reset_Handler+0xc8>)
    208c:	4a2d      	ldr	r2, [pc, #180]	; (2144 <Reset_Handler+0xcc>)
    208e:	429a      	cmp	r2, r3
    2090:	d310      	bcc.n	20b4 <Reset_Handler+0x3c>
    2092:	e01e      	b.n	20d2 <Reset_Handler+0x5a>
    2094:	4a2c      	ldr	r2, [pc, #176]	; (2148 <Reset_Handler+0xd0>)
    2096:	4b29      	ldr	r3, [pc, #164]	; (213c <Reset_Handler+0xc4>)
    2098:	3303      	adds	r3, #3
    209a:	1a9b      	subs	r3, r3, r2
    209c:	089b      	lsrs	r3, r3, #2
    209e:	3301      	adds	r3, #1
    20a0:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    20a2:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    20a4:	4823      	ldr	r0, [pc, #140]	; (2134 <Reset_Handler+0xbc>)
    20a6:	4924      	ldr	r1, [pc, #144]	; (2138 <Reset_Handler+0xc0>)
    20a8:	588c      	ldr	r4, [r1, r2]
    20aa:	5084      	str	r4, [r0, r2]
    20ac:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    20ae:	429a      	cmp	r2, r3
    20b0:	d1fa      	bne.n	20a8 <Reset_Handler+0x30>
    20b2:	e7ea      	b.n	208a <Reset_Handler+0x12>
    20b4:	4a25      	ldr	r2, [pc, #148]	; (214c <Reset_Handler+0xd4>)
    20b6:	4b22      	ldr	r3, [pc, #136]	; (2140 <Reset_Handler+0xc8>)
    20b8:	3303      	adds	r3, #3
    20ba:	1a9b      	subs	r3, r3, r2
    20bc:	089b      	lsrs	r3, r3, #2
    20be:	3301      	adds	r3, #1
    20c0:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    20c2:	2200      	movs	r2, #0
                *pDest++ = 0;
    20c4:	481f      	ldr	r0, [pc, #124]	; (2144 <Reset_Handler+0xcc>)
    20c6:	2100      	movs	r1, #0
    20c8:	1814      	adds	r4, r2, r0
    20ca:	6021      	str	r1, [r4, #0]
    20cc:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    20ce:	429a      	cmp	r2, r3
    20d0:	d1fa      	bne.n	20c8 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    20d2:	4a1f      	ldr	r2, [pc, #124]	; (2150 <Reset_Handler+0xd8>)
    20d4:	21ff      	movs	r1, #255	; 0xff
    20d6:	4b1f      	ldr	r3, [pc, #124]	; (2154 <Reset_Handler+0xdc>)
    20d8:	438b      	bics	r3, r1
    20da:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    20dc:	39fd      	subs	r1, #253	; 0xfd
    20de:	2390      	movs	r3, #144	; 0x90
    20e0:	005b      	lsls	r3, r3, #1
    20e2:	4a1d      	ldr	r2, [pc, #116]	; (2158 <Reset_Handler+0xe0>)
    20e4:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    20e6:	481d      	ldr	r0, [pc, #116]	; (215c <Reset_Handler+0xe4>)
    20e8:	78c3      	ldrb	r3, [r0, #3]
    20ea:	2403      	movs	r4, #3
    20ec:	43a3      	bics	r3, r4
    20ee:	2202      	movs	r2, #2
    20f0:	4313      	orrs	r3, r2
    20f2:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    20f4:	78c3      	ldrb	r3, [r0, #3]
    20f6:	260c      	movs	r6, #12
    20f8:	43b3      	bics	r3, r6
    20fa:	2108      	movs	r1, #8
    20fc:	430b      	orrs	r3, r1
    20fe:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2100:	4b17      	ldr	r3, [pc, #92]	; (2160 <Reset_Handler+0xe8>)
    2102:	7b98      	ldrb	r0, [r3, #14]
    2104:	2530      	movs	r5, #48	; 0x30
    2106:	43a8      	bics	r0, r5
    2108:	0005      	movs	r5, r0
    210a:	2020      	movs	r0, #32
    210c:	4328      	orrs	r0, r5
    210e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2110:	7b98      	ldrb	r0, [r3, #14]
    2112:	43b0      	bics	r0, r6
    2114:	4301      	orrs	r1, r0
    2116:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2118:	7b99      	ldrb	r1, [r3, #14]
    211a:	43a1      	bics	r1, r4
    211c:	430a      	orrs	r2, r1
    211e:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2120:	4a10      	ldr	r2, [pc, #64]	; (2164 <Reset_Handler+0xec>)
    2122:	6851      	ldr	r1, [r2, #4]
    2124:	2380      	movs	r3, #128	; 0x80
    2126:	430b      	orrs	r3, r1
    2128:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    212a:	4b0f      	ldr	r3, [pc, #60]	; (2168 <Reset_Handler+0xf0>)
    212c:	4798      	blx	r3

        /* Branch to main function */
        main();
    212e:	4b0f      	ldr	r3, [pc, #60]	; (216c <Reset_Handler+0xf4>)
    2130:	4798      	blx	r3
    2132:	e7fe      	b.n	2132 <Reset_Handler+0xba>
    2134:	20000000 	.word	0x20000000
    2138:	0000406c 	.word	0x0000406c
    213c:	20000004 	.word	0x20000004
    2140:	20000144 	.word	0x20000144
    2144:	20000004 	.word	0x20000004
    2148:	20000004 	.word	0x20000004
    214c:	20000008 	.word	0x20000008
    2150:	e000ed00 	.word	0xe000ed00
    2154:	00000000 	.word	0x00000000
    2158:	41007000 	.word	0x41007000
    215c:	41005000 	.word	0x41005000
    2160:	41004800 	.word	0x41004800
    2164:	41004000 	.word	0x41004000
    2168:	00003edd 	.word	0x00003edd
    216c:	00002209 	.word	0x00002209

00002170 <configure_OCTO_peripheral>:
    }
}


void configure_OCTO_peripheral()
{
    2170:	b570      	push	{r4, r5, r6, lr}
    2172:	b08a      	sub	sp, #40	; 0x28
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2174:	2280      	movs	r2, #128	; 0x80
    2176:	0212      	lsls	r2, r2, #8
    2178:	4b17      	ldr	r3, [pc, #92]	; (21d8 <configure_OCTO_peripheral+0x68>)
    217a:	615a      	str	r2, [r3, #20]
    // Led Green On
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_ACTIVE);
    
    // 
    configure_usart();
    217c:	4b17      	ldr	r3, [pc, #92]	; (21dc <configure_OCTO_peripheral+0x6c>)
    217e:	4798      	blx	r3
    configure_usart_callbacks();
    2180:	4b17      	ldr	r3, [pc, #92]	; (21e0 <configure_OCTO_peripheral+0x70>)
    2182:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    2184:	2201      	movs	r2, #1
    2186:	4b17      	ldr	r3, [pc, #92]	; (21e4 <configure_OCTO_peripheral+0x74>)
    2188:	701a      	strb	r2, [r3, #0]
    218a:	f3bf 8f5f 	dmb	sy
    218e:	b662      	cpsie	i
    // Enable global interrupts
    system_interrupt_enable_global();

// Debug USART - Header transmitting
#ifdef DBG_MODE
    uint8_t string[] = "\nOCTO Board - ";
    2190:	a806      	add	r0, sp, #24
    2192:	4b15      	ldr	r3, [pc, #84]	; (21e8 <configure_OCTO_peripheral+0x78>)
    2194:	0002      	movs	r2, r0
    2196:	cb32      	ldmia	r3!, {r1, r4, r5}
    2198:	c232      	stmia	r2!, {r1, r4, r5}
    219a:	8819      	ldrh	r1, [r3, #0]
    219c:	8011      	strh	r1, [r2, #0]
    219e:	789b      	ldrb	r3, [r3, #2]
    21a0:	7093      	strb	r3, [r2, #2]
    dbg_usart_write(string);
    21a2:	4c12      	ldr	r4, [pc, #72]	; (21ec <configure_OCTO_peripheral+0x7c>)
    21a4:	47a0      	blx	r4
    uint8_t string_date[] = __DATE__;
    21a6:	a803      	add	r0, sp, #12
    21a8:	4b11      	ldr	r3, [pc, #68]	; (21f0 <configure_OCTO_peripheral+0x80>)
    21aa:	0002      	movs	r2, r0
    21ac:	cb62      	ldmia	r3!, {r1, r5, r6}
    21ae:	c262      	stmia	r2!, {r1, r5, r6}
    dbg_usart_write(string_date);
    21b0:	47a0      	blx	r4
    uint8_t string_time[] = __TIME__;
    21b2:	4668      	mov	r0, sp
    21b4:	4b0f      	ldr	r3, [pc, #60]	; (21f4 <configure_OCTO_peripheral+0x84>)
    21b6:	466a      	mov	r2, sp
    21b8:	cb22      	ldmia	r3!, {r1, r5}
    21ba:	c222      	stmia	r2!, {r1, r5}
    21bc:	781b      	ldrb	r3, [r3, #0]
    21be:	7013      	strb	r3, [r2, #0]
    dbg_usart_write(string_time);
    21c0:	47a0      	blx	r4
#endif
    
    // Configure IC device and enable
    configure_gas_gauge();
    21c2:	4b0d      	ldr	r3, [pc, #52]	; (21f8 <configure_OCTO_peripheral+0x88>)
    21c4:	4798      	blx	r3
    
    // Configure the DAC - LED stripe
    configure_dac();
    21c6:	4b0d      	ldr	r3, [pc, #52]	; (21fc <configure_OCTO_peripheral+0x8c>)
    21c8:	4798      	blx	r3
    configure_dac_channel();
    21ca:	4b0d      	ldr	r3, [pc, #52]	; (2200 <configure_OCTO_peripheral+0x90>)
    21cc:	4798      	blx	r3
    
    // Configure the RTC - Used as Tick (1ms)
    configure_rtc_count();
    21ce:	4b0d      	ldr	r3, [pc, #52]	; (2204 <configure_OCTO_peripheral+0x94>)
    21d0:	4798      	blx	r3
    21d2:	b00a      	add	sp, #40	; 0x28
    21d4:	bd70      	pop	{r4, r5, r6, pc}
    21d6:	46c0      	nop			; (mov r8, r8)
    21d8:	41004400 	.word	0x41004400
    21dc:	00000569 	.word	0x00000569
    21e0:	00000689 	.word	0x00000689
    21e4:	20000000 	.word	0x20000000
    21e8:	00003fa4 	.word	0x00003fa4
    21ec:	000006bd 	.word	0x000006bd
    21f0:	00003fb4 	.word	0x00003fb4
    21f4:	00003fc0 	.word	0x00003fc0
    21f8:	000003e5 	.word	0x000003e5
    21fc:	00000365 	.word	0x00000365
    2200:	0000038d 	.word	0x0000038d
    2204:	00000495 	.word	0x00000495

00002208 <main>:

//=============================================================================
//! \brief Main Function.
//=============================================================================
int main (void)
{
    2208:	b5f0      	push	{r4, r5, r6, r7, lr}
    220a:	4647      	mov	r7, r8
    220c:	b480      	push	{r7}
	system_init();
    220e:	4b0e      	ldr	r3, [pc, #56]	; (2248 <main+0x40>)
    2210:	4798      	blx	r3

	/* Insert application code here, after the board has been initialized. */
    
    // Configure all the peripherals for the OCTO Board
    configure_OCTO_peripheral();
    2212:	4b0e      	ldr	r3, [pc, #56]	; (224c <main+0x44>)
    2214:	4798      	blx	r3

    // Used with the DAC for the led brightness
    uint8_t led_bright = 0;
    
    // RTC timing
    uint32_t timer = get_tick();
    2216:	4b0e      	ldr	r3, [pc, #56]	; (2250 <main+0x48>)
    2218:	4798      	blx	r3
    221a:	0006      	movs	r6, r0
    
    // Configure all the peripherals for the OCTO Board
    configure_OCTO_peripheral();

    // Used with the DAC for the led brightness
    uint8_t led_bright = 0;
    221c:	2700      	movs	r7, #0
    // RTC timing
    uint32_t timer = get_tick();

    while (true) {
        
        if (tick_elapsed(timer) % 2 == 0)
    221e:	4d0d      	ldr	r5, [pc, #52]	; (2254 <main+0x4c>)
    2220:	2401      	movs	r4, #1
        {
            port_pin_toggle_output_level(LED_RED_PIN);
            set_led_bright_percent(led_bright);
    2222:	4b0d      	ldr	r3, [pc, #52]	; (2258 <main+0x50>)
    2224:	4698      	mov	r8, r3
    // RTC timing
    uint32_t timer = get_tick();

    while (true) {
        
        if (tick_elapsed(timer) % 2 == 0)
    2226:	0030      	movs	r0, r6
    2228:	47a8      	blx	r5
    222a:	4204      	tst	r4, r0
    222c:	d1fb      	bne.n	2226 <main+0x1e>
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    222e:	2280      	movs	r2, #128	; 0x80
    2230:	01d2      	lsls	r2, r2, #7
    2232:	4b0a      	ldr	r3, [pc, #40]	; (225c <main+0x54>)
    2234:	61da      	str	r2, [r3, #28]
        {
            port_pin_toggle_output_level(LED_RED_PIN);
            set_led_bright_percent(led_bright);
    2236:	0038      	movs	r0, r7
    2238:	47c0      	blx	r8
            
            if (++led_bright >= 99)
    223a:	3701      	adds	r7, #1
    223c:	b2ff      	uxtb	r7, r7
    223e:	2f62      	cmp	r7, #98	; 0x62
    2240:	d9f1      	bls.n	2226 <main+0x1e>
            {
                led_bright = 0;
    2242:	2700      	movs	r7, #0
    2244:	e7ef      	b.n	2226 <main+0x1e>
    2246:	46c0      	nop			; (mov r8, r8)
    2248:	00002049 	.word	0x00002049
    224c:	00002171 	.word	0x00002171
    2250:	000004d5 	.word	0x000004d5
    2254:	000004e9 	.word	0x000004e9
    2258:	000003c1 	.word	0x000003c1
    225c:	41004400 	.word	0x41004400

00002260 <__aeabi_uidiv>:
    2260:	2200      	movs	r2, #0
    2262:	0843      	lsrs	r3, r0, #1
    2264:	428b      	cmp	r3, r1
    2266:	d374      	bcc.n	2352 <__aeabi_uidiv+0xf2>
    2268:	0903      	lsrs	r3, r0, #4
    226a:	428b      	cmp	r3, r1
    226c:	d35f      	bcc.n	232e <__aeabi_uidiv+0xce>
    226e:	0a03      	lsrs	r3, r0, #8
    2270:	428b      	cmp	r3, r1
    2272:	d344      	bcc.n	22fe <__aeabi_uidiv+0x9e>
    2274:	0b03      	lsrs	r3, r0, #12
    2276:	428b      	cmp	r3, r1
    2278:	d328      	bcc.n	22cc <__aeabi_uidiv+0x6c>
    227a:	0c03      	lsrs	r3, r0, #16
    227c:	428b      	cmp	r3, r1
    227e:	d30d      	bcc.n	229c <__aeabi_uidiv+0x3c>
    2280:	22ff      	movs	r2, #255	; 0xff
    2282:	0209      	lsls	r1, r1, #8
    2284:	ba12      	rev	r2, r2
    2286:	0c03      	lsrs	r3, r0, #16
    2288:	428b      	cmp	r3, r1
    228a:	d302      	bcc.n	2292 <__aeabi_uidiv+0x32>
    228c:	1212      	asrs	r2, r2, #8
    228e:	0209      	lsls	r1, r1, #8
    2290:	d065      	beq.n	235e <__aeabi_uidiv+0xfe>
    2292:	0b03      	lsrs	r3, r0, #12
    2294:	428b      	cmp	r3, r1
    2296:	d319      	bcc.n	22cc <__aeabi_uidiv+0x6c>
    2298:	e000      	b.n	229c <__aeabi_uidiv+0x3c>
    229a:	0a09      	lsrs	r1, r1, #8
    229c:	0bc3      	lsrs	r3, r0, #15
    229e:	428b      	cmp	r3, r1
    22a0:	d301      	bcc.n	22a6 <__aeabi_uidiv+0x46>
    22a2:	03cb      	lsls	r3, r1, #15
    22a4:	1ac0      	subs	r0, r0, r3
    22a6:	4152      	adcs	r2, r2
    22a8:	0b83      	lsrs	r3, r0, #14
    22aa:	428b      	cmp	r3, r1
    22ac:	d301      	bcc.n	22b2 <__aeabi_uidiv+0x52>
    22ae:	038b      	lsls	r3, r1, #14
    22b0:	1ac0      	subs	r0, r0, r3
    22b2:	4152      	adcs	r2, r2
    22b4:	0b43      	lsrs	r3, r0, #13
    22b6:	428b      	cmp	r3, r1
    22b8:	d301      	bcc.n	22be <__aeabi_uidiv+0x5e>
    22ba:	034b      	lsls	r3, r1, #13
    22bc:	1ac0      	subs	r0, r0, r3
    22be:	4152      	adcs	r2, r2
    22c0:	0b03      	lsrs	r3, r0, #12
    22c2:	428b      	cmp	r3, r1
    22c4:	d301      	bcc.n	22ca <__aeabi_uidiv+0x6a>
    22c6:	030b      	lsls	r3, r1, #12
    22c8:	1ac0      	subs	r0, r0, r3
    22ca:	4152      	adcs	r2, r2
    22cc:	0ac3      	lsrs	r3, r0, #11
    22ce:	428b      	cmp	r3, r1
    22d0:	d301      	bcc.n	22d6 <__aeabi_uidiv+0x76>
    22d2:	02cb      	lsls	r3, r1, #11
    22d4:	1ac0      	subs	r0, r0, r3
    22d6:	4152      	adcs	r2, r2
    22d8:	0a83      	lsrs	r3, r0, #10
    22da:	428b      	cmp	r3, r1
    22dc:	d301      	bcc.n	22e2 <__aeabi_uidiv+0x82>
    22de:	028b      	lsls	r3, r1, #10
    22e0:	1ac0      	subs	r0, r0, r3
    22e2:	4152      	adcs	r2, r2
    22e4:	0a43      	lsrs	r3, r0, #9
    22e6:	428b      	cmp	r3, r1
    22e8:	d301      	bcc.n	22ee <__aeabi_uidiv+0x8e>
    22ea:	024b      	lsls	r3, r1, #9
    22ec:	1ac0      	subs	r0, r0, r3
    22ee:	4152      	adcs	r2, r2
    22f0:	0a03      	lsrs	r3, r0, #8
    22f2:	428b      	cmp	r3, r1
    22f4:	d301      	bcc.n	22fa <__aeabi_uidiv+0x9a>
    22f6:	020b      	lsls	r3, r1, #8
    22f8:	1ac0      	subs	r0, r0, r3
    22fa:	4152      	adcs	r2, r2
    22fc:	d2cd      	bcs.n	229a <__aeabi_uidiv+0x3a>
    22fe:	09c3      	lsrs	r3, r0, #7
    2300:	428b      	cmp	r3, r1
    2302:	d301      	bcc.n	2308 <__aeabi_uidiv+0xa8>
    2304:	01cb      	lsls	r3, r1, #7
    2306:	1ac0      	subs	r0, r0, r3
    2308:	4152      	adcs	r2, r2
    230a:	0983      	lsrs	r3, r0, #6
    230c:	428b      	cmp	r3, r1
    230e:	d301      	bcc.n	2314 <__aeabi_uidiv+0xb4>
    2310:	018b      	lsls	r3, r1, #6
    2312:	1ac0      	subs	r0, r0, r3
    2314:	4152      	adcs	r2, r2
    2316:	0943      	lsrs	r3, r0, #5
    2318:	428b      	cmp	r3, r1
    231a:	d301      	bcc.n	2320 <__aeabi_uidiv+0xc0>
    231c:	014b      	lsls	r3, r1, #5
    231e:	1ac0      	subs	r0, r0, r3
    2320:	4152      	adcs	r2, r2
    2322:	0903      	lsrs	r3, r0, #4
    2324:	428b      	cmp	r3, r1
    2326:	d301      	bcc.n	232c <__aeabi_uidiv+0xcc>
    2328:	010b      	lsls	r3, r1, #4
    232a:	1ac0      	subs	r0, r0, r3
    232c:	4152      	adcs	r2, r2
    232e:	08c3      	lsrs	r3, r0, #3
    2330:	428b      	cmp	r3, r1
    2332:	d301      	bcc.n	2338 <__aeabi_uidiv+0xd8>
    2334:	00cb      	lsls	r3, r1, #3
    2336:	1ac0      	subs	r0, r0, r3
    2338:	4152      	adcs	r2, r2
    233a:	0883      	lsrs	r3, r0, #2
    233c:	428b      	cmp	r3, r1
    233e:	d301      	bcc.n	2344 <__aeabi_uidiv+0xe4>
    2340:	008b      	lsls	r3, r1, #2
    2342:	1ac0      	subs	r0, r0, r3
    2344:	4152      	adcs	r2, r2
    2346:	0843      	lsrs	r3, r0, #1
    2348:	428b      	cmp	r3, r1
    234a:	d301      	bcc.n	2350 <__aeabi_uidiv+0xf0>
    234c:	004b      	lsls	r3, r1, #1
    234e:	1ac0      	subs	r0, r0, r3
    2350:	4152      	adcs	r2, r2
    2352:	1a41      	subs	r1, r0, r1
    2354:	d200      	bcs.n	2358 <__aeabi_uidiv+0xf8>
    2356:	4601      	mov	r1, r0
    2358:	4152      	adcs	r2, r2
    235a:	4610      	mov	r0, r2
    235c:	4770      	bx	lr
    235e:	e7ff      	b.n	2360 <__aeabi_uidiv+0x100>
    2360:	b501      	push	{r0, lr}
    2362:	2000      	movs	r0, #0
    2364:	f000 f8f0 	bl	2548 <__aeabi_idiv0>
    2368:	bd02      	pop	{r1, pc}
    236a:	46c0      	nop			; (mov r8, r8)

0000236c <__aeabi_uidivmod>:
    236c:	2900      	cmp	r1, #0
    236e:	d0f7      	beq.n	2360 <__aeabi_uidiv+0x100>
    2370:	e776      	b.n	2260 <__aeabi_uidiv>
    2372:	4770      	bx	lr

00002374 <__aeabi_idiv>:
    2374:	4603      	mov	r3, r0
    2376:	430b      	orrs	r3, r1
    2378:	d47f      	bmi.n	247a <__aeabi_idiv+0x106>
    237a:	2200      	movs	r2, #0
    237c:	0843      	lsrs	r3, r0, #1
    237e:	428b      	cmp	r3, r1
    2380:	d374      	bcc.n	246c <__aeabi_idiv+0xf8>
    2382:	0903      	lsrs	r3, r0, #4
    2384:	428b      	cmp	r3, r1
    2386:	d35f      	bcc.n	2448 <__aeabi_idiv+0xd4>
    2388:	0a03      	lsrs	r3, r0, #8
    238a:	428b      	cmp	r3, r1
    238c:	d344      	bcc.n	2418 <__aeabi_idiv+0xa4>
    238e:	0b03      	lsrs	r3, r0, #12
    2390:	428b      	cmp	r3, r1
    2392:	d328      	bcc.n	23e6 <__aeabi_idiv+0x72>
    2394:	0c03      	lsrs	r3, r0, #16
    2396:	428b      	cmp	r3, r1
    2398:	d30d      	bcc.n	23b6 <__aeabi_idiv+0x42>
    239a:	22ff      	movs	r2, #255	; 0xff
    239c:	0209      	lsls	r1, r1, #8
    239e:	ba12      	rev	r2, r2
    23a0:	0c03      	lsrs	r3, r0, #16
    23a2:	428b      	cmp	r3, r1
    23a4:	d302      	bcc.n	23ac <__aeabi_idiv+0x38>
    23a6:	1212      	asrs	r2, r2, #8
    23a8:	0209      	lsls	r1, r1, #8
    23aa:	d065      	beq.n	2478 <__aeabi_idiv+0x104>
    23ac:	0b03      	lsrs	r3, r0, #12
    23ae:	428b      	cmp	r3, r1
    23b0:	d319      	bcc.n	23e6 <__aeabi_idiv+0x72>
    23b2:	e000      	b.n	23b6 <__aeabi_idiv+0x42>
    23b4:	0a09      	lsrs	r1, r1, #8
    23b6:	0bc3      	lsrs	r3, r0, #15
    23b8:	428b      	cmp	r3, r1
    23ba:	d301      	bcc.n	23c0 <__aeabi_idiv+0x4c>
    23bc:	03cb      	lsls	r3, r1, #15
    23be:	1ac0      	subs	r0, r0, r3
    23c0:	4152      	adcs	r2, r2
    23c2:	0b83      	lsrs	r3, r0, #14
    23c4:	428b      	cmp	r3, r1
    23c6:	d301      	bcc.n	23cc <__aeabi_idiv+0x58>
    23c8:	038b      	lsls	r3, r1, #14
    23ca:	1ac0      	subs	r0, r0, r3
    23cc:	4152      	adcs	r2, r2
    23ce:	0b43      	lsrs	r3, r0, #13
    23d0:	428b      	cmp	r3, r1
    23d2:	d301      	bcc.n	23d8 <__aeabi_idiv+0x64>
    23d4:	034b      	lsls	r3, r1, #13
    23d6:	1ac0      	subs	r0, r0, r3
    23d8:	4152      	adcs	r2, r2
    23da:	0b03      	lsrs	r3, r0, #12
    23dc:	428b      	cmp	r3, r1
    23de:	d301      	bcc.n	23e4 <__aeabi_idiv+0x70>
    23e0:	030b      	lsls	r3, r1, #12
    23e2:	1ac0      	subs	r0, r0, r3
    23e4:	4152      	adcs	r2, r2
    23e6:	0ac3      	lsrs	r3, r0, #11
    23e8:	428b      	cmp	r3, r1
    23ea:	d301      	bcc.n	23f0 <__aeabi_idiv+0x7c>
    23ec:	02cb      	lsls	r3, r1, #11
    23ee:	1ac0      	subs	r0, r0, r3
    23f0:	4152      	adcs	r2, r2
    23f2:	0a83      	lsrs	r3, r0, #10
    23f4:	428b      	cmp	r3, r1
    23f6:	d301      	bcc.n	23fc <__aeabi_idiv+0x88>
    23f8:	028b      	lsls	r3, r1, #10
    23fa:	1ac0      	subs	r0, r0, r3
    23fc:	4152      	adcs	r2, r2
    23fe:	0a43      	lsrs	r3, r0, #9
    2400:	428b      	cmp	r3, r1
    2402:	d301      	bcc.n	2408 <__aeabi_idiv+0x94>
    2404:	024b      	lsls	r3, r1, #9
    2406:	1ac0      	subs	r0, r0, r3
    2408:	4152      	adcs	r2, r2
    240a:	0a03      	lsrs	r3, r0, #8
    240c:	428b      	cmp	r3, r1
    240e:	d301      	bcc.n	2414 <__aeabi_idiv+0xa0>
    2410:	020b      	lsls	r3, r1, #8
    2412:	1ac0      	subs	r0, r0, r3
    2414:	4152      	adcs	r2, r2
    2416:	d2cd      	bcs.n	23b4 <__aeabi_idiv+0x40>
    2418:	09c3      	lsrs	r3, r0, #7
    241a:	428b      	cmp	r3, r1
    241c:	d301      	bcc.n	2422 <__aeabi_idiv+0xae>
    241e:	01cb      	lsls	r3, r1, #7
    2420:	1ac0      	subs	r0, r0, r3
    2422:	4152      	adcs	r2, r2
    2424:	0983      	lsrs	r3, r0, #6
    2426:	428b      	cmp	r3, r1
    2428:	d301      	bcc.n	242e <__aeabi_idiv+0xba>
    242a:	018b      	lsls	r3, r1, #6
    242c:	1ac0      	subs	r0, r0, r3
    242e:	4152      	adcs	r2, r2
    2430:	0943      	lsrs	r3, r0, #5
    2432:	428b      	cmp	r3, r1
    2434:	d301      	bcc.n	243a <__aeabi_idiv+0xc6>
    2436:	014b      	lsls	r3, r1, #5
    2438:	1ac0      	subs	r0, r0, r3
    243a:	4152      	adcs	r2, r2
    243c:	0903      	lsrs	r3, r0, #4
    243e:	428b      	cmp	r3, r1
    2440:	d301      	bcc.n	2446 <__aeabi_idiv+0xd2>
    2442:	010b      	lsls	r3, r1, #4
    2444:	1ac0      	subs	r0, r0, r3
    2446:	4152      	adcs	r2, r2
    2448:	08c3      	lsrs	r3, r0, #3
    244a:	428b      	cmp	r3, r1
    244c:	d301      	bcc.n	2452 <__aeabi_idiv+0xde>
    244e:	00cb      	lsls	r3, r1, #3
    2450:	1ac0      	subs	r0, r0, r3
    2452:	4152      	adcs	r2, r2
    2454:	0883      	lsrs	r3, r0, #2
    2456:	428b      	cmp	r3, r1
    2458:	d301      	bcc.n	245e <__aeabi_idiv+0xea>
    245a:	008b      	lsls	r3, r1, #2
    245c:	1ac0      	subs	r0, r0, r3
    245e:	4152      	adcs	r2, r2
    2460:	0843      	lsrs	r3, r0, #1
    2462:	428b      	cmp	r3, r1
    2464:	d301      	bcc.n	246a <__aeabi_idiv+0xf6>
    2466:	004b      	lsls	r3, r1, #1
    2468:	1ac0      	subs	r0, r0, r3
    246a:	4152      	adcs	r2, r2
    246c:	1a41      	subs	r1, r0, r1
    246e:	d200      	bcs.n	2472 <__aeabi_idiv+0xfe>
    2470:	4601      	mov	r1, r0
    2472:	4152      	adcs	r2, r2
    2474:	4610      	mov	r0, r2
    2476:	4770      	bx	lr
    2478:	e05d      	b.n	2536 <__aeabi_idiv+0x1c2>
    247a:	0fca      	lsrs	r2, r1, #31
    247c:	d000      	beq.n	2480 <__aeabi_idiv+0x10c>
    247e:	4249      	negs	r1, r1
    2480:	1003      	asrs	r3, r0, #32
    2482:	d300      	bcc.n	2486 <__aeabi_idiv+0x112>
    2484:	4240      	negs	r0, r0
    2486:	4053      	eors	r3, r2
    2488:	2200      	movs	r2, #0
    248a:	469c      	mov	ip, r3
    248c:	0903      	lsrs	r3, r0, #4
    248e:	428b      	cmp	r3, r1
    2490:	d32d      	bcc.n	24ee <__aeabi_idiv+0x17a>
    2492:	0a03      	lsrs	r3, r0, #8
    2494:	428b      	cmp	r3, r1
    2496:	d312      	bcc.n	24be <__aeabi_idiv+0x14a>
    2498:	22fc      	movs	r2, #252	; 0xfc
    249a:	0189      	lsls	r1, r1, #6
    249c:	ba12      	rev	r2, r2
    249e:	0a03      	lsrs	r3, r0, #8
    24a0:	428b      	cmp	r3, r1
    24a2:	d30c      	bcc.n	24be <__aeabi_idiv+0x14a>
    24a4:	0189      	lsls	r1, r1, #6
    24a6:	1192      	asrs	r2, r2, #6
    24a8:	428b      	cmp	r3, r1
    24aa:	d308      	bcc.n	24be <__aeabi_idiv+0x14a>
    24ac:	0189      	lsls	r1, r1, #6
    24ae:	1192      	asrs	r2, r2, #6
    24b0:	428b      	cmp	r3, r1
    24b2:	d304      	bcc.n	24be <__aeabi_idiv+0x14a>
    24b4:	0189      	lsls	r1, r1, #6
    24b6:	d03a      	beq.n	252e <__aeabi_idiv+0x1ba>
    24b8:	1192      	asrs	r2, r2, #6
    24ba:	e000      	b.n	24be <__aeabi_idiv+0x14a>
    24bc:	0989      	lsrs	r1, r1, #6
    24be:	09c3      	lsrs	r3, r0, #7
    24c0:	428b      	cmp	r3, r1
    24c2:	d301      	bcc.n	24c8 <__aeabi_idiv+0x154>
    24c4:	01cb      	lsls	r3, r1, #7
    24c6:	1ac0      	subs	r0, r0, r3
    24c8:	4152      	adcs	r2, r2
    24ca:	0983      	lsrs	r3, r0, #6
    24cc:	428b      	cmp	r3, r1
    24ce:	d301      	bcc.n	24d4 <__aeabi_idiv+0x160>
    24d0:	018b      	lsls	r3, r1, #6
    24d2:	1ac0      	subs	r0, r0, r3
    24d4:	4152      	adcs	r2, r2
    24d6:	0943      	lsrs	r3, r0, #5
    24d8:	428b      	cmp	r3, r1
    24da:	d301      	bcc.n	24e0 <__aeabi_idiv+0x16c>
    24dc:	014b      	lsls	r3, r1, #5
    24de:	1ac0      	subs	r0, r0, r3
    24e0:	4152      	adcs	r2, r2
    24e2:	0903      	lsrs	r3, r0, #4
    24e4:	428b      	cmp	r3, r1
    24e6:	d301      	bcc.n	24ec <__aeabi_idiv+0x178>
    24e8:	010b      	lsls	r3, r1, #4
    24ea:	1ac0      	subs	r0, r0, r3
    24ec:	4152      	adcs	r2, r2
    24ee:	08c3      	lsrs	r3, r0, #3
    24f0:	428b      	cmp	r3, r1
    24f2:	d301      	bcc.n	24f8 <__aeabi_idiv+0x184>
    24f4:	00cb      	lsls	r3, r1, #3
    24f6:	1ac0      	subs	r0, r0, r3
    24f8:	4152      	adcs	r2, r2
    24fa:	0883      	lsrs	r3, r0, #2
    24fc:	428b      	cmp	r3, r1
    24fe:	d301      	bcc.n	2504 <__aeabi_idiv+0x190>
    2500:	008b      	lsls	r3, r1, #2
    2502:	1ac0      	subs	r0, r0, r3
    2504:	4152      	adcs	r2, r2
    2506:	d2d9      	bcs.n	24bc <__aeabi_idiv+0x148>
    2508:	0843      	lsrs	r3, r0, #1
    250a:	428b      	cmp	r3, r1
    250c:	d301      	bcc.n	2512 <__aeabi_idiv+0x19e>
    250e:	004b      	lsls	r3, r1, #1
    2510:	1ac0      	subs	r0, r0, r3
    2512:	4152      	adcs	r2, r2
    2514:	1a41      	subs	r1, r0, r1
    2516:	d200      	bcs.n	251a <__aeabi_idiv+0x1a6>
    2518:	4601      	mov	r1, r0
    251a:	4663      	mov	r3, ip
    251c:	4152      	adcs	r2, r2
    251e:	105b      	asrs	r3, r3, #1
    2520:	4610      	mov	r0, r2
    2522:	d301      	bcc.n	2528 <__aeabi_idiv+0x1b4>
    2524:	4240      	negs	r0, r0
    2526:	2b00      	cmp	r3, #0
    2528:	d500      	bpl.n	252c <__aeabi_idiv+0x1b8>
    252a:	4249      	negs	r1, r1
    252c:	4770      	bx	lr
    252e:	4663      	mov	r3, ip
    2530:	105b      	asrs	r3, r3, #1
    2532:	d300      	bcc.n	2536 <__aeabi_idiv+0x1c2>
    2534:	4240      	negs	r0, r0
    2536:	b501      	push	{r0, lr}
    2538:	2000      	movs	r0, #0
    253a:	f000 f805 	bl	2548 <__aeabi_idiv0>
    253e:	bd02      	pop	{r1, pc}

00002540 <__aeabi_idivmod>:
    2540:	2900      	cmp	r1, #0
    2542:	d0f8      	beq.n	2536 <__aeabi_idiv+0x1c2>
    2544:	e716      	b.n	2374 <__aeabi_idiv>
    2546:	4770      	bx	lr

00002548 <__aeabi_idiv0>:
    2548:	4770      	bx	lr
    254a:	46c0      	nop			; (mov r8, r8)

0000254c <__aeabi_lmul>:
    254c:	b5f0      	push	{r4, r5, r6, r7, lr}
    254e:	464f      	mov	r7, r9
    2550:	4646      	mov	r6, r8
    2552:	b4c0      	push	{r6, r7}
    2554:	0416      	lsls	r6, r2, #16
    2556:	0c36      	lsrs	r6, r6, #16
    2558:	4699      	mov	r9, r3
    255a:	0033      	movs	r3, r6
    255c:	0405      	lsls	r5, r0, #16
    255e:	0c2c      	lsrs	r4, r5, #16
    2560:	0c07      	lsrs	r7, r0, #16
    2562:	0c15      	lsrs	r5, r2, #16
    2564:	4363      	muls	r3, r4
    2566:	437e      	muls	r6, r7
    2568:	436f      	muls	r7, r5
    256a:	4365      	muls	r5, r4
    256c:	0c1c      	lsrs	r4, r3, #16
    256e:	19ad      	adds	r5, r5, r6
    2570:	1964      	adds	r4, r4, r5
    2572:	469c      	mov	ip, r3
    2574:	42a6      	cmp	r6, r4
    2576:	d903      	bls.n	2580 <__aeabi_lmul+0x34>
    2578:	2380      	movs	r3, #128	; 0x80
    257a:	025b      	lsls	r3, r3, #9
    257c:	4698      	mov	r8, r3
    257e:	4447      	add	r7, r8
    2580:	4663      	mov	r3, ip
    2582:	0c25      	lsrs	r5, r4, #16
    2584:	19ef      	adds	r7, r5, r7
    2586:	041d      	lsls	r5, r3, #16
    2588:	464b      	mov	r3, r9
    258a:	434a      	muls	r2, r1
    258c:	4343      	muls	r3, r0
    258e:	0c2d      	lsrs	r5, r5, #16
    2590:	0424      	lsls	r4, r4, #16
    2592:	1964      	adds	r4, r4, r5
    2594:	1899      	adds	r1, r3, r2
    2596:	19c9      	adds	r1, r1, r7
    2598:	0020      	movs	r0, r4
    259a:	bc0c      	pop	{r2, r3}
    259c:	4690      	mov	r8, r2
    259e:	4699      	mov	r9, r3
    25a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25a2:	46c0      	nop			; (mov r8, r8)

000025a4 <__aeabi_dadd>:
    25a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    25a6:	4656      	mov	r6, sl
    25a8:	465f      	mov	r7, fp
    25aa:	464d      	mov	r5, r9
    25ac:	4644      	mov	r4, r8
    25ae:	b4f0      	push	{r4, r5, r6, r7}
    25b0:	000f      	movs	r7, r1
    25b2:	0ffd      	lsrs	r5, r7, #31
    25b4:	46aa      	mov	sl, r5
    25b6:	0309      	lsls	r1, r1, #12
    25b8:	007c      	lsls	r4, r7, #1
    25ba:	002e      	movs	r6, r5
    25bc:	005f      	lsls	r7, r3, #1
    25be:	0f45      	lsrs	r5, r0, #29
    25c0:	0a49      	lsrs	r1, r1, #9
    25c2:	0d7f      	lsrs	r7, r7, #21
    25c4:	4329      	orrs	r1, r5
    25c6:	00c5      	lsls	r5, r0, #3
    25c8:	0318      	lsls	r0, r3, #12
    25ca:	46bc      	mov	ip, r7
    25cc:	0a40      	lsrs	r0, r0, #9
    25ce:	0f57      	lsrs	r7, r2, #29
    25d0:	0d64      	lsrs	r4, r4, #21
    25d2:	0fdb      	lsrs	r3, r3, #31
    25d4:	4338      	orrs	r0, r7
    25d6:	00d2      	lsls	r2, r2, #3
    25d8:	459a      	cmp	sl, r3
    25da:	d100      	bne.n	25de <__aeabi_dadd+0x3a>
    25dc:	e0aa      	b.n	2734 <__aeabi_dadd+0x190>
    25de:	4666      	mov	r6, ip
    25e0:	1ba6      	subs	r6, r4, r6
    25e2:	2e00      	cmp	r6, #0
    25e4:	dc00      	bgt.n	25e8 <__aeabi_dadd+0x44>
    25e6:	e0ff      	b.n	27e8 <__aeabi_dadd+0x244>
    25e8:	4663      	mov	r3, ip
    25ea:	2b00      	cmp	r3, #0
    25ec:	d139      	bne.n	2662 <__aeabi_dadd+0xbe>
    25ee:	0003      	movs	r3, r0
    25f0:	4313      	orrs	r3, r2
    25f2:	d000      	beq.n	25f6 <__aeabi_dadd+0x52>
    25f4:	e0d9      	b.n	27aa <__aeabi_dadd+0x206>
    25f6:	076b      	lsls	r3, r5, #29
    25f8:	d009      	beq.n	260e <__aeabi_dadd+0x6a>
    25fa:	230f      	movs	r3, #15
    25fc:	402b      	ands	r3, r5
    25fe:	2b04      	cmp	r3, #4
    2600:	d005      	beq.n	260e <__aeabi_dadd+0x6a>
    2602:	1d2b      	adds	r3, r5, #4
    2604:	42ab      	cmp	r3, r5
    2606:	41ad      	sbcs	r5, r5
    2608:	426d      	negs	r5, r5
    260a:	1949      	adds	r1, r1, r5
    260c:	001d      	movs	r5, r3
    260e:	020b      	lsls	r3, r1, #8
    2610:	d400      	bmi.n	2614 <__aeabi_dadd+0x70>
    2612:	e082      	b.n	271a <__aeabi_dadd+0x176>
    2614:	4bca      	ldr	r3, [pc, #808]	; (2940 <__aeabi_dadd+0x39c>)
    2616:	3401      	adds	r4, #1
    2618:	429c      	cmp	r4, r3
    261a:	d100      	bne.n	261e <__aeabi_dadd+0x7a>
    261c:	e0fe      	b.n	281c <__aeabi_dadd+0x278>
    261e:	000a      	movs	r2, r1
    2620:	4656      	mov	r6, sl
    2622:	4bc8      	ldr	r3, [pc, #800]	; (2944 <__aeabi_dadd+0x3a0>)
    2624:	08ed      	lsrs	r5, r5, #3
    2626:	401a      	ands	r2, r3
    2628:	0750      	lsls	r0, r2, #29
    262a:	0564      	lsls	r4, r4, #21
    262c:	0252      	lsls	r2, r2, #9
    262e:	4305      	orrs	r5, r0
    2630:	0b12      	lsrs	r2, r2, #12
    2632:	0d64      	lsrs	r4, r4, #21
    2634:	2100      	movs	r1, #0
    2636:	0312      	lsls	r2, r2, #12
    2638:	0d0b      	lsrs	r3, r1, #20
    263a:	051b      	lsls	r3, r3, #20
    263c:	0564      	lsls	r4, r4, #21
    263e:	0b12      	lsrs	r2, r2, #12
    2640:	431a      	orrs	r2, r3
    2642:	0863      	lsrs	r3, r4, #1
    2644:	4cc0      	ldr	r4, [pc, #768]	; (2948 <__aeabi_dadd+0x3a4>)
    2646:	07f6      	lsls	r6, r6, #31
    2648:	4014      	ands	r4, r2
    264a:	431c      	orrs	r4, r3
    264c:	0064      	lsls	r4, r4, #1
    264e:	0864      	lsrs	r4, r4, #1
    2650:	4334      	orrs	r4, r6
    2652:	0028      	movs	r0, r5
    2654:	0021      	movs	r1, r4
    2656:	bc3c      	pop	{r2, r3, r4, r5}
    2658:	4690      	mov	r8, r2
    265a:	4699      	mov	r9, r3
    265c:	46a2      	mov	sl, r4
    265e:	46ab      	mov	fp, r5
    2660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2662:	4bb7      	ldr	r3, [pc, #732]	; (2940 <__aeabi_dadd+0x39c>)
    2664:	429c      	cmp	r4, r3
    2666:	d0c6      	beq.n	25f6 <__aeabi_dadd+0x52>
    2668:	2380      	movs	r3, #128	; 0x80
    266a:	041b      	lsls	r3, r3, #16
    266c:	4318      	orrs	r0, r3
    266e:	2e38      	cmp	r6, #56	; 0x38
    2670:	dd00      	ble.n	2674 <__aeabi_dadd+0xd0>
    2672:	e0eb      	b.n	284c <__aeabi_dadd+0x2a8>
    2674:	2e1f      	cmp	r6, #31
    2676:	dd00      	ble.n	267a <__aeabi_dadd+0xd6>
    2678:	e11e      	b.n	28b8 <__aeabi_dadd+0x314>
    267a:	2320      	movs	r3, #32
    267c:	1b9b      	subs	r3, r3, r6
    267e:	469c      	mov	ip, r3
    2680:	0003      	movs	r3, r0
    2682:	4667      	mov	r7, ip
    2684:	40bb      	lsls	r3, r7
    2686:	4698      	mov	r8, r3
    2688:	0013      	movs	r3, r2
    268a:	4647      	mov	r7, r8
    268c:	40f3      	lsrs	r3, r6
    268e:	433b      	orrs	r3, r7
    2690:	4667      	mov	r7, ip
    2692:	40ba      	lsls	r2, r7
    2694:	1e57      	subs	r7, r2, #1
    2696:	41ba      	sbcs	r2, r7
    2698:	4313      	orrs	r3, r2
    269a:	0002      	movs	r2, r0
    269c:	40f2      	lsrs	r2, r6
    269e:	1aeb      	subs	r3, r5, r3
    26a0:	429d      	cmp	r5, r3
    26a2:	41b6      	sbcs	r6, r6
    26a4:	001d      	movs	r5, r3
    26a6:	1a8a      	subs	r2, r1, r2
    26a8:	4276      	negs	r6, r6
    26aa:	1b91      	subs	r1, r2, r6
    26ac:	020b      	lsls	r3, r1, #8
    26ae:	d531      	bpl.n	2714 <__aeabi_dadd+0x170>
    26b0:	024a      	lsls	r2, r1, #9
    26b2:	0a56      	lsrs	r6, r2, #9
    26b4:	2e00      	cmp	r6, #0
    26b6:	d100      	bne.n	26ba <__aeabi_dadd+0x116>
    26b8:	e0b4      	b.n	2824 <__aeabi_dadd+0x280>
    26ba:	0030      	movs	r0, r6
    26bc:	f001 fbf0 	bl	3ea0 <__clzsi2>
    26c0:	0003      	movs	r3, r0
    26c2:	3b08      	subs	r3, #8
    26c4:	2b1f      	cmp	r3, #31
    26c6:	dd00      	ble.n	26ca <__aeabi_dadd+0x126>
    26c8:	e0b5      	b.n	2836 <__aeabi_dadd+0x292>
    26ca:	2220      	movs	r2, #32
    26cc:	0029      	movs	r1, r5
    26ce:	1ad2      	subs	r2, r2, r3
    26d0:	40d1      	lsrs	r1, r2
    26d2:	409e      	lsls	r6, r3
    26d4:	000a      	movs	r2, r1
    26d6:	409d      	lsls	r5, r3
    26d8:	4332      	orrs	r2, r6
    26da:	429c      	cmp	r4, r3
    26dc:	dd00      	ble.n	26e0 <__aeabi_dadd+0x13c>
    26de:	e0b1      	b.n	2844 <__aeabi_dadd+0x2a0>
    26e0:	1b1c      	subs	r4, r3, r4
    26e2:	1c63      	adds	r3, r4, #1
    26e4:	2b1f      	cmp	r3, #31
    26e6:	dd00      	ble.n	26ea <__aeabi_dadd+0x146>
    26e8:	e0d5      	b.n	2896 <__aeabi_dadd+0x2f2>
    26ea:	2120      	movs	r1, #32
    26ec:	0014      	movs	r4, r2
    26ee:	0028      	movs	r0, r5
    26f0:	1ac9      	subs	r1, r1, r3
    26f2:	408c      	lsls	r4, r1
    26f4:	40d8      	lsrs	r0, r3
    26f6:	408d      	lsls	r5, r1
    26f8:	4304      	orrs	r4, r0
    26fa:	40da      	lsrs	r2, r3
    26fc:	1e68      	subs	r0, r5, #1
    26fe:	4185      	sbcs	r5, r0
    2700:	0011      	movs	r1, r2
    2702:	4325      	orrs	r5, r4
    2704:	2400      	movs	r4, #0
    2706:	e776      	b.n	25f6 <__aeabi_dadd+0x52>
    2708:	4641      	mov	r1, r8
    270a:	4331      	orrs	r1, r6
    270c:	d100      	bne.n	2710 <__aeabi_dadd+0x16c>
    270e:	e234      	b.n	2b7a <__aeabi_dadd+0x5d6>
    2710:	0031      	movs	r1, r6
    2712:	4645      	mov	r5, r8
    2714:	076b      	lsls	r3, r5, #29
    2716:	d000      	beq.n	271a <__aeabi_dadd+0x176>
    2718:	e76f      	b.n	25fa <__aeabi_dadd+0x56>
    271a:	4656      	mov	r6, sl
    271c:	0748      	lsls	r0, r1, #29
    271e:	08ed      	lsrs	r5, r5, #3
    2720:	08c9      	lsrs	r1, r1, #3
    2722:	4305      	orrs	r5, r0
    2724:	4b86      	ldr	r3, [pc, #536]	; (2940 <__aeabi_dadd+0x39c>)
    2726:	429c      	cmp	r4, r3
    2728:	d035      	beq.n	2796 <__aeabi_dadd+0x1f2>
    272a:	030a      	lsls	r2, r1, #12
    272c:	0564      	lsls	r4, r4, #21
    272e:	0b12      	lsrs	r2, r2, #12
    2730:	0d64      	lsrs	r4, r4, #21
    2732:	e77f      	b.n	2634 <__aeabi_dadd+0x90>
    2734:	4663      	mov	r3, ip
    2736:	1ae3      	subs	r3, r4, r3
    2738:	469b      	mov	fp, r3
    273a:	2b00      	cmp	r3, #0
    273c:	dc00      	bgt.n	2740 <__aeabi_dadd+0x19c>
    273e:	e08b      	b.n	2858 <__aeabi_dadd+0x2b4>
    2740:	4667      	mov	r7, ip
    2742:	2f00      	cmp	r7, #0
    2744:	d03c      	beq.n	27c0 <__aeabi_dadd+0x21c>
    2746:	4f7e      	ldr	r7, [pc, #504]	; (2940 <__aeabi_dadd+0x39c>)
    2748:	42bc      	cmp	r4, r7
    274a:	d100      	bne.n	274e <__aeabi_dadd+0x1aa>
    274c:	e753      	b.n	25f6 <__aeabi_dadd+0x52>
    274e:	2780      	movs	r7, #128	; 0x80
    2750:	043f      	lsls	r7, r7, #16
    2752:	4338      	orrs	r0, r7
    2754:	465b      	mov	r3, fp
    2756:	2b38      	cmp	r3, #56	; 0x38
    2758:	dc00      	bgt.n	275c <__aeabi_dadd+0x1b8>
    275a:	e0f7      	b.n	294c <__aeabi_dadd+0x3a8>
    275c:	4302      	orrs	r2, r0
    275e:	1e50      	subs	r0, r2, #1
    2760:	4182      	sbcs	r2, r0
    2762:	2000      	movs	r0, #0
    2764:	b2d2      	uxtb	r2, r2
    2766:	1953      	adds	r3, r2, r5
    2768:	1842      	adds	r2, r0, r1
    276a:	42ab      	cmp	r3, r5
    276c:	4189      	sbcs	r1, r1
    276e:	001d      	movs	r5, r3
    2770:	4249      	negs	r1, r1
    2772:	1889      	adds	r1, r1, r2
    2774:	020b      	lsls	r3, r1, #8
    2776:	d5cd      	bpl.n	2714 <__aeabi_dadd+0x170>
    2778:	4b71      	ldr	r3, [pc, #452]	; (2940 <__aeabi_dadd+0x39c>)
    277a:	3401      	adds	r4, #1
    277c:	429c      	cmp	r4, r3
    277e:	d100      	bne.n	2782 <__aeabi_dadd+0x1de>
    2780:	e13d      	b.n	29fe <__aeabi_dadd+0x45a>
    2782:	2001      	movs	r0, #1
    2784:	4a6f      	ldr	r2, [pc, #444]	; (2944 <__aeabi_dadd+0x3a0>)
    2786:	086b      	lsrs	r3, r5, #1
    2788:	400a      	ands	r2, r1
    278a:	4028      	ands	r0, r5
    278c:	4318      	orrs	r0, r3
    278e:	07d5      	lsls	r5, r2, #31
    2790:	4305      	orrs	r5, r0
    2792:	0851      	lsrs	r1, r2, #1
    2794:	e72f      	b.n	25f6 <__aeabi_dadd+0x52>
    2796:	002b      	movs	r3, r5
    2798:	430b      	orrs	r3, r1
    279a:	d100      	bne.n	279e <__aeabi_dadd+0x1fa>
    279c:	e1cb      	b.n	2b36 <__aeabi_dadd+0x592>
    279e:	2380      	movs	r3, #128	; 0x80
    27a0:	031b      	lsls	r3, r3, #12
    27a2:	430b      	orrs	r3, r1
    27a4:	031a      	lsls	r2, r3, #12
    27a6:	0b12      	lsrs	r2, r2, #12
    27a8:	e744      	b.n	2634 <__aeabi_dadd+0x90>
    27aa:	3e01      	subs	r6, #1
    27ac:	2e00      	cmp	r6, #0
    27ae:	d16d      	bne.n	288c <__aeabi_dadd+0x2e8>
    27b0:	1aae      	subs	r6, r5, r2
    27b2:	42b5      	cmp	r5, r6
    27b4:	419b      	sbcs	r3, r3
    27b6:	1a09      	subs	r1, r1, r0
    27b8:	425b      	negs	r3, r3
    27ba:	1ac9      	subs	r1, r1, r3
    27bc:	0035      	movs	r5, r6
    27be:	e775      	b.n	26ac <__aeabi_dadd+0x108>
    27c0:	0007      	movs	r7, r0
    27c2:	4317      	orrs	r7, r2
    27c4:	d100      	bne.n	27c8 <__aeabi_dadd+0x224>
    27c6:	e716      	b.n	25f6 <__aeabi_dadd+0x52>
    27c8:	2301      	movs	r3, #1
    27ca:	425b      	negs	r3, r3
    27cc:	469c      	mov	ip, r3
    27ce:	44e3      	add	fp, ip
    27d0:	465b      	mov	r3, fp
    27d2:	2b00      	cmp	r3, #0
    27d4:	d000      	beq.n	27d8 <__aeabi_dadd+0x234>
    27d6:	e0e0      	b.n	299a <__aeabi_dadd+0x3f6>
    27d8:	18aa      	adds	r2, r5, r2
    27da:	42aa      	cmp	r2, r5
    27dc:	419b      	sbcs	r3, r3
    27de:	1809      	adds	r1, r1, r0
    27e0:	425b      	negs	r3, r3
    27e2:	1859      	adds	r1, r3, r1
    27e4:	0015      	movs	r5, r2
    27e6:	e7c5      	b.n	2774 <__aeabi_dadd+0x1d0>
    27e8:	2e00      	cmp	r6, #0
    27ea:	d175      	bne.n	28d8 <__aeabi_dadd+0x334>
    27ec:	1c66      	adds	r6, r4, #1
    27ee:	0576      	lsls	r6, r6, #21
    27f0:	0d76      	lsrs	r6, r6, #21
    27f2:	2e01      	cmp	r6, #1
    27f4:	dc00      	bgt.n	27f8 <__aeabi_dadd+0x254>
    27f6:	e0f3      	b.n	29e0 <__aeabi_dadd+0x43c>
    27f8:	1aae      	subs	r6, r5, r2
    27fa:	46b0      	mov	r8, r6
    27fc:	4545      	cmp	r5, r8
    27fe:	41bf      	sbcs	r7, r7
    2800:	1a0e      	subs	r6, r1, r0
    2802:	427f      	negs	r7, r7
    2804:	1bf6      	subs	r6, r6, r7
    2806:	0237      	lsls	r7, r6, #8
    2808:	d400      	bmi.n	280c <__aeabi_dadd+0x268>
    280a:	e08f      	b.n	292c <__aeabi_dadd+0x388>
    280c:	1b55      	subs	r5, r2, r5
    280e:	42aa      	cmp	r2, r5
    2810:	41b6      	sbcs	r6, r6
    2812:	1a41      	subs	r1, r0, r1
    2814:	4276      	negs	r6, r6
    2816:	1b8e      	subs	r6, r1, r6
    2818:	469a      	mov	sl, r3
    281a:	e74b      	b.n	26b4 <__aeabi_dadd+0x110>
    281c:	4656      	mov	r6, sl
    281e:	2200      	movs	r2, #0
    2820:	2500      	movs	r5, #0
    2822:	e707      	b.n	2634 <__aeabi_dadd+0x90>
    2824:	0028      	movs	r0, r5
    2826:	f001 fb3b 	bl	3ea0 <__clzsi2>
    282a:	3020      	adds	r0, #32
    282c:	0003      	movs	r3, r0
    282e:	3b08      	subs	r3, #8
    2830:	2b1f      	cmp	r3, #31
    2832:	dc00      	bgt.n	2836 <__aeabi_dadd+0x292>
    2834:	e749      	b.n	26ca <__aeabi_dadd+0x126>
    2836:	002a      	movs	r2, r5
    2838:	3828      	subs	r0, #40	; 0x28
    283a:	4082      	lsls	r2, r0
    283c:	2500      	movs	r5, #0
    283e:	429c      	cmp	r4, r3
    2840:	dc00      	bgt.n	2844 <__aeabi_dadd+0x2a0>
    2842:	e74d      	b.n	26e0 <__aeabi_dadd+0x13c>
    2844:	493f      	ldr	r1, [pc, #252]	; (2944 <__aeabi_dadd+0x3a0>)
    2846:	1ae4      	subs	r4, r4, r3
    2848:	4011      	ands	r1, r2
    284a:	e6d4      	b.n	25f6 <__aeabi_dadd+0x52>
    284c:	4302      	orrs	r2, r0
    284e:	1e50      	subs	r0, r2, #1
    2850:	4182      	sbcs	r2, r0
    2852:	b2d3      	uxtb	r3, r2
    2854:	2200      	movs	r2, #0
    2856:	e722      	b.n	269e <__aeabi_dadd+0xfa>
    2858:	2b00      	cmp	r3, #0
    285a:	d000      	beq.n	285e <__aeabi_dadd+0x2ba>
    285c:	e0f3      	b.n	2a46 <__aeabi_dadd+0x4a2>
    285e:	1c63      	adds	r3, r4, #1
    2860:	469c      	mov	ip, r3
    2862:	055b      	lsls	r3, r3, #21
    2864:	0d5b      	lsrs	r3, r3, #21
    2866:	2b01      	cmp	r3, #1
    2868:	dc00      	bgt.n	286c <__aeabi_dadd+0x2c8>
    286a:	e09f      	b.n	29ac <__aeabi_dadd+0x408>
    286c:	4b34      	ldr	r3, [pc, #208]	; (2940 <__aeabi_dadd+0x39c>)
    286e:	459c      	cmp	ip, r3
    2870:	d100      	bne.n	2874 <__aeabi_dadd+0x2d0>
    2872:	e0c3      	b.n	29fc <__aeabi_dadd+0x458>
    2874:	18aa      	adds	r2, r5, r2
    2876:	1809      	adds	r1, r1, r0
    2878:	42aa      	cmp	r2, r5
    287a:	4180      	sbcs	r0, r0
    287c:	4240      	negs	r0, r0
    287e:	1841      	adds	r1, r0, r1
    2880:	07cd      	lsls	r5, r1, #31
    2882:	0852      	lsrs	r2, r2, #1
    2884:	4315      	orrs	r5, r2
    2886:	0849      	lsrs	r1, r1, #1
    2888:	4664      	mov	r4, ip
    288a:	e6b4      	b.n	25f6 <__aeabi_dadd+0x52>
    288c:	4b2c      	ldr	r3, [pc, #176]	; (2940 <__aeabi_dadd+0x39c>)
    288e:	429c      	cmp	r4, r3
    2890:	d000      	beq.n	2894 <__aeabi_dadd+0x2f0>
    2892:	e6ec      	b.n	266e <__aeabi_dadd+0xca>
    2894:	e6af      	b.n	25f6 <__aeabi_dadd+0x52>
    2896:	0011      	movs	r1, r2
    2898:	3c1f      	subs	r4, #31
    289a:	40e1      	lsrs	r1, r4
    289c:	000c      	movs	r4, r1
    289e:	2b20      	cmp	r3, #32
    28a0:	d100      	bne.n	28a4 <__aeabi_dadd+0x300>
    28a2:	e07f      	b.n	29a4 <__aeabi_dadd+0x400>
    28a4:	2140      	movs	r1, #64	; 0x40
    28a6:	1acb      	subs	r3, r1, r3
    28a8:	409a      	lsls	r2, r3
    28aa:	4315      	orrs	r5, r2
    28ac:	1e6a      	subs	r2, r5, #1
    28ae:	4195      	sbcs	r5, r2
    28b0:	2100      	movs	r1, #0
    28b2:	4325      	orrs	r5, r4
    28b4:	2400      	movs	r4, #0
    28b6:	e72d      	b.n	2714 <__aeabi_dadd+0x170>
    28b8:	0033      	movs	r3, r6
    28ba:	0007      	movs	r7, r0
    28bc:	3b20      	subs	r3, #32
    28be:	40df      	lsrs	r7, r3
    28c0:	003b      	movs	r3, r7
    28c2:	2e20      	cmp	r6, #32
    28c4:	d070      	beq.n	29a8 <__aeabi_dadd+0x404>
    28c6:	2740      	movs	r7, #64	; 0x40
    28c8:	1bbe      	subs	r6, r7, r6
    28ca:	40b0      	lsls	r0, r6
    28cc:	4302      	orrs	r2, r0
    28ce:	1e50      	subs	r0, r2, #1
    28d0:	4182      	sbcs	r2, r0
    28d2:	4313      	orrs	r3, r2
    28d4:	2200      	movs	r2, #0
    28d6:	e6e2      	b.n	269e <__aeabi_dadd+0xfa>
    28d8:	2c00      	cmp	r4, #0
    28da:	d04f      	beq.n	297c <__aeabi_dadd+0x3d8>
    28dc:	4c18      	ldr	r4, [pc, #96]	; (2940 <__aeabi_dadd+0x39c>)
    28de:	45a4      	cmp	ip, r4
    28e0:	d100      	bne.n	28e4 <__aeabi_dadd+0x340>
    28e2:	e0ab      	b.n	2a3c <__aeabi_dadd+0x498>
    28e4:	2480      	movs	r4, #128	; 0x80
    28e6:	0424      	lsls	r4, r4, #16
    28e8:	4276      	negs	r6, r6
    28ea:	4321      	orrs	r1, r4
    28ec:	2e38      	cmp	r6, #56	; 0x38
    28ee:	dd00      	ble.n	28f2 <__aeabi_dadd+0x34e>
    28f0:	e0df      	b.n	2ab2 <__aeabi_dadd+0x50e>
    28f2:	2e1f      	cmp	r6, #31
    28f4:	dd00      	ble.n	28f8 <__aeabi_dadd+0x354>
    28f6:	e143      	b.n	2b80 <__aeabi_dadd+0x5dc>
    28f8:	2720      	movs	r7, #32
    28fa:	1bbc      	subs	r4, r7, r6
    28fc:	46a1      	mov	r9, r4
    28fe:	000c      	movs	r4, r1
    2900:	464f      	mov	r7, r9
    2902:	40bc      	lsls	r4, r7
    2904:	46a0      	mov	r8, r4
    2906:	002c      	movs	r4, r5
    2908:	4647      	mov	r7, r8
    290a:	40f4      	lsrs	r4, r6
    290c:	433c      	orrs	r4, r7
    290e:	464f      	mov	r7, r9
    2910:	40bd      	lsls	r5, r7
    2912:	1e6f      	subs	r7, r5, #1
    2914:	41bd      	sbcs	r5, r7
    2916:	40f1      	lsrs	r1, r6
    2918:	432c      	orrs	r4, r5
    291a:	1b15      	subs	r5, r2, r4
    291c:	42aa      	cmp	r2, r5
    291e:	4192      	sbcs	r2, r2
    2920:	1a41      	subs	r1, r0, r1
    2922:	4252      	negs	r2, r2
    2924:	1a89      	subs	r1, r1, r2
    2926:	4664      	mov	r4, ip
    2928:	469a      	mov	sl, r3
    292a:	e6bf      	b.n	26ac <__aeabi_dadd+0x108>
    292c:	4641      	mov	r1, r8
    292e:	4645      	mov	r5, r8
    2930:	4331      	orrs	r1, r6
    2932:	d000      	beq.n	2936 <__aeabi_dadd+0x392>
    2934:	e6be      	b.n	26b4 <__aeabi_dadd+0x110>
    2936:	2600      	movs	r6, #0
    2938:	2400      	movs	r4, #0
    293a:	2500      	movs	r5, #0
    293c:	e6f2      	b.n	2724 <__aeabi_dadd+0x180>
    293e:	46c0      	nop			; (mov r8, r8)
    2940:	000007ff 	.word	0x000007ff
    2944:	ff7fffff 	.word	0xff7fffff
    2948:	800fffff 	.word	0x800fffff
    294c:	2b1f      	cmp	r3, #31
    294e:	dc59      	bgt.n	2a04 <__aeabi_dadd+0x460>
    2950:	2720      	movs	r7, #32
    2952:	1aff      	subs	r7, r7, r3
    2954:	46bc      	mov	ip, r7
    2956:	0007      	movs	r7, r0
    2958:	4663      	mov	r3, ip
    295a:	409f      	lsls	r7, r3
    295c:	465b      	mov	r3, fp
    295e:	46b9      	mov	r9, r7
    2960:	0017      	movs	r7, r2
    2962:	40df      	lsrs	r7, r3
    2964:	46b8      	mov	r8, r7
    2966:	464f      	mov	r7, r9
    2968:	4643      	mov	r3, r8
    296a:	431f      	orrs	r7, r3
    296c:	4663      	mov	r3, ip
    296e:	409a      	lsls	r2, r3
    2970:	1e53      	subs	r3, r2, #1
    2972:	419a      	sbcs	r2, r3
    2974:	465b      	mov	r3, fp
    2976:	433a      	orrs	r2, r7
    2978:	40d8      	lsrs	r0, r3
    297a:	e6f4      	b.n	2766 <__aeabi_dadd+0x1c2>
    297c:	000c      	movs	r4, r1
    297e:	432c      	orrs	r4, r5
    2980:	d05c      	beq.n	2a3c <__aeabi_dadd+0x498>
    2982:	43f6      	mvns	r6, r6
    2984:	2e00      	cmp	r6, #0
    2986:	d155      	bne.n	2a34 <__aeabi_dadd+0x490>
    2988:	1b55      	subs	r5, r2, r5
    298a:	42aa      	cmp	r2, r5
    298c:	41a4      	sbcs	r4, r4
    298e:	1a41      	subs	r1, r0, r1
    2990:	4264      	negs	r4, r4
    2992:	1b09      	subs	r1, r1, r4
    2994:	469a      	mov	sl, r3
    2996:	4664      	mov	r4, ip
    2998:	e688      	b.n	26ac <__aeabi_dadd+0x108>
    299a:	4f96      	ldr	r7, [pc, #600]	; (2bf4 <__aeabi_dadd+0x650>)
    299c:	42bc      	cmp	r4, r7
    299e:	d000      	beq.n	29a2 <__aeabi_dadd+0x3fe>
    29a0:	e6d8      	b.n	2754 <__aeabi_dadd+0x1b0>
    29a2:	e628      	b.n	25f6 <__aeabi_dadd+0x52>
    29a4:	2200      	movs	r2, #0
    29a6:	e780      	b.n	28aa <__aeabi_dadd+0x306>
    29a8:	2000      	movs	r0, #0
    29aa:	e78f      	b.n	28cc <__aeabi_dadd+0x328>
    29ac:	000b      	movs	r3, r1
    29ae:	432b      	orrs	r3, r5
    29b0:	2c00      	cmp	r4, #0
    29b2:	d000      	beq.n	29b6 <__aeabi_dadd+0x412>
    29b4:	e0c2      	b.n	2b3c <__aeabi_dadd+0x598>
    29b6:	2b00      	cmp	r3, #0
    29b8:	d100      	bne.n	29bc <__aeabi_dadd+0x418>
    29ba:	e101      	b.n	2bc0 <__aeabi_dadd+0x61c>
    29bc:	0003      	movs	r3, r0
    29be:	4313      	orrs	r3, r2
    29c0:	d100      	bne.n	29c4 <__aeabi_dadd+0x420>
    29c2:	e618      	b.n	25f6 <__aeabi_dadd+0x52>
    29c4:	18ab      	adds	r3, r5, r2
    29c6:	42ab      	cmp	r3, r5
    29c8:	41b6      	sbcs	r6, r6
    29ca:	1809      	adds	r1, r1, r0
    29cc:	4276      	negs	r6, r6
    29ce:	1871      	adds	r1, r6, r1
    29d0:	020a      	lsls	r2, r1, #8
    29d2:	d400      	bmi.n	29d6 <__aeabi_dadd+0x432>
    29d4:	e109      	b.n	2bea <__aeabi_dadd+0x646>
    29d6:	4a88      	ldr	r2, [pc, #544]	; (2bf8 <__aeabi_dadd+0x654>)
    29d8:	001d      	movs	r5, r3
    29da:	4011      	ands	r1, r2
    29dc:	4664      	mov	r4, ip
    29de:	e60a      	b.n	25f6 <__aeabi_dadd+0x52>
    29e0:	2c00      	cmp	r4, #0
    29e2:	d15b      	bne.n	2a9c <__aeabi_dadd+0x4f8>
    29e4:	000e      	movs	r6, r1
    29e6:	432e      	orrs	r6, r5
    29e8:	d000      	beq.n	29ec <__aeabi_dadd+0x448>
    29ea:	e08a      	b.n	2b02 <__aeabi_dadd+0x55e>
    29ec:	0001      	movs	r1, r0
    29ee:	4311      	orrs	r1, r2
    29f0:	d100      	bne.n	29f4 <__aeabi_dadd+0x450>
    29f2:	e0c2      	b.n	2b7a <__aeabi_dadd+0x5d6>
    29f4:	0001      	movs	r1, r0
    29f6:	0015      	movs	r5, r2
    29f8:	469a      	mov	sl, r3
    29fa:	e5fc      	b.n	25f6 <__aeabi_dadd+0x52>
    29fc:	4664      	mov	r4, ip
    29fe:	2100      	movs	r1, #0
    2a00:	2500      	movs	r5, #0
    2a02:	e68f      	b.n	2724 <__aeabi_dadd+0x180>
    2a04:	2320      	movs	r3, #32
    2a06:	425b      	negs	r3, r3
    2a08:	469c      	mov	ip, r3
    2a0a:	44dc      	add	ip, fp
    2a0c:	4663      	mov	r3, ip
    2a0e:	0007      	movs	r7, r0
    2a10:	40df      	lsrs	r7, r3
    2a12:	465b      	mov	r3, fp
    2a14:	46bc      	mov	ip, r7
    2a16:	2b20      	cmp	r3, #32
    2a18:	d100      	bne.n	2a1c <__aeabi_dadd+0x478>
    2a1a:	e0ac      	b.n	2b76 <__aeabi_dadd+0x5d2>
    2a1c:	2340      	movs	r3, #64	; 0x40
    2a1e:	465f      	mov	r7, fp
    2a20:	1bdb      	subs	r3, r3, r7
    2a22:	4098      	lsls	r0, r3
    2a24:	4302      	orrs	r2, r0
    2a26:	1e50      	subs	r0, r2, #1
    2a28:	4182      	sbcs	r2, r0
    2a2a:	4663      	mov	r3, ip
    2a2c:	4313      	orrs	r3, r2
    2a2e:	001a      	movs	r2, r3
    2a30:	2000      	movs	r0, #0
    2a32:	e698      	b.n	2766 <__aeabi_dadd+0x1c2>
    2a34:	4c6f      	ldr	r4, [pc, #444]	; (2bf4 <__aeabi_dadd+0x650>)
    2a36:	45a4      	cmp	ip, r4
    2a38:	d000      	beq.n	2a3c <__aeabi_dadd+0x498>
    2a3a:	e757      	b.n	28ec <__aeabi_dadd+0x348>
    2a3c:	0001      	movs	r1, r0
    2a3e:	0015      	movs	r5, r2
    2a40:	4664      	mov	r4, ip
    2a42:	469a      	mov	sl, r3
    2a44:	e5d7      	b.n	25f6 <__aeabi_dadd+0x52>
    2a46:	2c00      	cmp	r4, #0
    2a48:	d139      	bne.n	2abe <__aeabi_dadd+0x51a>
    2a4a:	000c      	movs	r4, r1
    2a4c:	432c      	orrs	r4, r5
    2a4e:	d06e      	beq.n	2b2e <__aeabi_dadd+0x58a>
    2a50:	43db      	mvns	r3, r3
    2a52:	2b00      	cmp	r3, #0
    2a54:	d01a      	beq.n	2a8c <__aeabi_dadd+0x4e8>
    2a56:	4c67      	ldr	r4, [pc, #412]	; (2bf4 <__aeabi_dadd+0x650>)
    2a58:	45a4      	cmp	ip, r4
    2a5a:	d068      	beq.n	2b2e <__aeabi_dadd+0x58a>
    2a5c:	2b38      	cmp	r3, #56	; 0x38
    2a5e:	dd00      	ble.n	2a62 <__aeabi_dadd+0x4be>
    2a60:	e0a4      	b.n	2bac <__aeabi_dadd+0x608>
    2a62:	2b1f      	cmp	r3, #31
    2a64:	dd00      	ble.n	2a68 <__aeabi_dadd+0x4c4>
    2a66:	e0ae      	b.n	2bc6 <__aeabi_dadd+0x622>
    2a68:	2420      	movs	r4, #32
    2a6a:	000f      	movs	r7, r1
    2a6c:	1ae4      	subs	r4, r4, r3
    2a6e:	40a7      	lsls	r7, r4
    2a70:	46b9      	mov	r9, r7
    2a72:	002f      	movs	r7, r5
    2a74:	40df      	lsrs	r7, r3
    2a76:	46b8      	mov	r8, r7
    2a78:	46a3      	mov	fp, r4
    2a7a:	464f      	mov	r7, r9
    2a7c:	4644      	mov	r4, r8
    2a7e:	4327      	orrs	r7, r4
    2a80:	465c      	mov	r4, fp
    2a82:	40a5      	lsls	r5, r4
    2a84:	1e6c      	subs	r4, r5, #1
    2a86:	41a5      	sbcs	r5, r4
    2a88:	40d9      	lsrs	r1, r3
    2a8a:	433d      	orrs	r5, r7
    2a8c:	18ad      	adds	r5, r5, r2
    2a8e:	4295      	cmp	r5, r2
    2a90:	419b      	sbcs	r3, r3
    2a92:	1809      	adds	r1, r1, r0
    2a94:	425b      	negs	r3, r3
    2a96:	1859      	adds	r1, r3, r1
    2a98:	4664      	mov	r4, ip
    2a9a:	e66b      	b.n	2774 <__aeabi_dadd+0x1d0>
    2a9c:	000c      	movs	r4, r1
    2a9e:	432c      	orrs	r4, r5
    2aa0:	d115      	bne.n	2ace <__aeabi_dadd+0x52a>
    2aa2:	0001      	movs	r1, r0
    2aa4:	4311      	orrs	r1, r2
    2aa6:	d07b      	beq.n	2ba0 <__aeabi_dadd+0x5fc>
    2aa8:	0001      	movs	r1, r0
    2aaa:	0015      	movs	r5, r2
    2aac:	469a      	mov	sl, r3
    2aae:	4c51      	ldr	r4, [pc, #324]	; (2bf4 <__aeabi_dadd+0x650>)
    2ab0:	e5a1      	b.n	25f6 <__aeabi_dadd+0x52>
    2ab2:	430d      	orrs	r5, r1
    2ab4:	1e69      	subs	r1, r5, #1
    2ab6:	418d      	sbcs	r5, r1
    2ab8:	2100      	movs	r1, #0
    2aba:	b2ec      	uxtb	r4, r5
    2abc:	e72d      	b.n	291a <__aeabi_dadd+0x376>
    2abe:	4c4d      	ldr	r4, [pc, #308]	; (2bf4 <__aeabi_dadd+0x650>)
    2ac0:	45a4      	cmp	ip, r4
    2ac2:	d034      	beq.n	2b2e <__aeabi_dadd+0x58a>
    2ac4:	2480      	movs	r4, #128	; 0x80
    2ac6:	0424      	lsls	r4, r4, #16
    2ac8:	425b      	negs	r3, r3
    2aca:	4321      	orrs	r1, r4
    2acc:	e7c6      	b.n	2a5c <__aeabi_dadd+0x4b8>
    2ace:	0004      	movs	r4, r0
    2ad0:	4314      	orrs	r4, r2
    2ad2:	d04e      	beq.n	2b72 <__aeabi_dadd+0x5ce>
    2ad4:	08ed      	lsrs	r5, r5, #3
    2ad6:	074c      	lsls	r4, r1, #29
    2ad8:	432c      	orrs	r4, r5
    2ada:	2580      	movs	r5, #128	; 0x80
    2adc:	08c9      	lsrs	r1, r1, #3
    2ade:	032d      	lsls	r5, r5, #12
    2ae0:	4229      	tst	r1, r5
    2ae2:	d008      	beq.n	2af6 <__aeabi_dadd+0x552>
    2ae4:	08c6      	lsrs	r6, r0, #3
    2ae6:	422e      	tst	r6, r5
    2ae8:	d105      	bne.n	2af6 <__aeabi_dadd+0x552>
    2aea:	08d2      	lsrs	r2, r2, #3
    2aec:	0741      	lsls	r1, r0, #29
    2aee:	4311      	orrs	r1, r2
    2af0:	000c      	movs	r4, r1
    2af2:	469a      	mov	sl, r3
    2af4:	0031      	movs	r1, r6
    2af6:	0f62      	lsrs	r2, r4, #29
    2af8:	00c9      	lsls	r1, r1, #3
    2afa:	00e5      	lsls	r5, r4, #3
    2afc:	4311      	orrs	r1, r2
    2afe:	4c3d      	ldr	r4, [pc, #244]	; (2bf4 <__aeabi_dadd+0x650>)
    2b00:	e579      	b.n	25f6 <__aeabi_dadd+0x52>
    2b02:	0006      	movs	r6, r0
    2b04:	4316      	orrs	r6, r2
    2b06:	d100      	bne.n	2b0a <__aeabi_dadd+0x566>
    2b08:	e575      	b.n	25f6 <__aeabi_dadd+0x52>
    2b0a:	1aae      	subs	r6, r5, r2
    2b0c:	46b0      	mov	r8, r6
    2b0e:	4545      	cmp	r5, r8
    2b10:	41bf      	sbcs	r7, r7
    2b12:	1a0e      	subs	r6, r1, r0
    2b14:	427f      	negs	r7, r7
    2b16:	1bf6      	subs	r6, r6, r7
    2b18:	0237      	lsls	r7, r6, #8
    2b1a:	d400      	bmi.n	2b1e <__aeabi_dadd+0x57a>
    2b1c:	e5f4      	b.n	2708 <__aeabi_dadd+0x164>
    2b1e:	1b55      	subs	r5, r2, r5
    2b20:	42aa      	cmp	r2, r5
    2b22:	41b6      	sbcs	r6, r6
    2b24:	1a41      	subs	r1, r0, r1
    2b26:	4276      	negs	r6, r6
    2b28:	1b89      	subs	r1, r1, r6
    2b2a:	469a      	mov	sl, r3
    2b2c:	e563      	b.n	25f6 <__aeabi_dadd+0x52>
    2b2e:	0001      	movs	r1, r0
    2b30:	0015      	movs	r5, r2
    2b32:	4664      	mov	r4, ip
    2b34:	e55f      	b.n	25f6 <__aeabi_dadd+0x52>
    2b36:	2200      	movs	r2, #0
    2b38:	2500      	movs	r5, #0
    2b3a:	e57b      	b.n	2634 <__aeabi_dadd+0x90>
    2b3c:	2b00      	cmp	r3, #0
    2b3e:	d03b      	beq.n	2bb8 <__aeabi_dadd+0x614>
    2b40:	0003      	movs	r3, r0
    2b42:	4313      	orrs	r3, r2
    2b44:	d015      	beq.n	2b72 <__aeabi_dadd+0x5ce>
    2b46:	08ed      	lsrs	r5, r5, #3
    2b48:	074b      	lsls	r3, r1, #29
    2b4a:	432b      	orrs	r3, r5
    2b4c:	2580      	movs	r5, #128	; 0x80
    2b4e:	08c9      	lsrs	r1, r1, #3
    2b50:	032d      	lsls	r5, r5, #12
    2b52:	4229      	tst	r1, r5
    2b54:	d007      	beq.n	2b66 <__aeabi_dadd+0x5c2>
    2b56:	08c4      	lsrs	r4, r0, #3
    2b58:	422c      	tst	r4, r5
    2b5a:	d104      	bne.n	2b66 <__aeabi_dadd+0x5c2>
    2b5c:	0741      	lsls	r1, r0, #29
    2b5e:	000b      	movs	r3, r1
    2b60:	0021      	movs	r1, r4
    2b62:	08d2      	lsrs	r2, r2, #3
    2b64:	4313      	orrs	r3, r2
    2b66:	00c9      	lsls	r1, r1, #3
    2b68:	0f5a      	lsrs	r2, r3, #29
    2b6a:	4311      	orrs	r1, r2
    2b6c:	00dd      	lsls	r5, r3, #3
    2b6e:	4c21      	ldr	r4, [pc, #132]	; (2bf4 <__aeabi_dadd+0x650>)
    2b70:	e541      	b.n	25f6 <__aeabi_dadd+0x52>
    2b72:	4c20      	ldr	r4, [pc, #128]	; (2bf4 <__aeabi_dadd+0x650>)
    2b74:	e53f      	b.n	25f6 <__aeabi_dadd+0x52>
    2b76:	2000      	movs	r0, #0
    2b78:	e754      	b.n	2a24 <__aeabi_dadd+0x480>
    2b7a:	2600      	movs	r6, #0
    2b7c:	2500      	movs	r5, #0
    2b7e:	e5d1      	b.n	2724 <__aeabi_dadd+0x180>
    2b80:	0034      	movs	r4, r6
    2b82:	000f      	movs	r7, r1
    2b84:	3c20      	subs	r4, #32
    2b86:	40e7      	lsrs	r7, r4
    2b88:	003c      	movs	r4, r7
    2b8a:	2e20      	cmp	r6, #32
    2b8c:	d02b      	beq.n	2be6 <__aeabi_dadd+0x642>
    2b8e:	2740      	movs	r7, #64	; 0x40
    2b90:	1bbe      	subs	r6, r7, r6
    2b92:	40b1      	lsls	r1, r6
    2b94:	430d      	orrs	r5, r1
    2b96:	1e69      	subs	r1, r5, #1
    2b98:	418d      	sbcs	r5, r1
    2b9a:	2100      	movs	r1, #0
    2b9c:	432c      	orrs	r4, r5
    2b9e:	e6bc      	b.n	291a <__aeabi_dadd+0x376>
    2ba0:	2180      	movs	r1, #128	; 0x80
    2ba2:	2600      	movs	r6, #0
    2ba4:	0309      	lsls	r1, r1, #12
    2ba6:	4c13      	ldr	r4, [pc, #76]	; (2bf4 <__aeabi_dadd+0x650>)
    2ba8:	2500      	movs	r5, #0
    2baa:	e5bb      	b.n	2724 <__aeabi_dadd+0x180>
    2bac:	430d      	orrs	r5, r1
    2bae:	1e69      	subs	r1, r5, #1
    2bb0:	418d      	sbcs	r5, r1
    2bb2:	2100      	movs	r1, #0
    2bb4:	b2ed      	uxtb	r5, r5
    2bb6:	e769      	b.n	2a8c <__aeabi_dadd+0x4e8>
    2bb8:	0001      	movs	r1, r0
    2bba:	0015      	movs	r5, r2
    2bbc:	4c0d      	ldr	r4, [pc, #52]	; (2bf4 <__aeabi_dadd+0x650>)
    2bbe:	e51a      	b.n	25f6 <__aeabi_dadd+0x52>
    2bc0:	0001      	movs	r1, r0
    2bc2:	0015      	movs	r5, r2
    2bc4:	e517      	b.n	25f6 <__aeabi_dadd+0x52>
    2bc6:	001c      	movs	r4, r3
    2bc8:	000f      	movs	r7, r1
    2bca:	3c20      	subs	r4, #32
    2bcc:	40e7      	lsrs	r7, r4
    2bce:	003c      	movs	r4, r7
    2bd0:	2b20      	cmp	r3, #32
    2bd2:	d00c      	beq.n	2bee <__aeabi_dadd+0x64a>
    2bd4:	2740      	movs	r7, #64	; 0x40
    2bd6:	1afb      	subs	r3, r7, r3
    2bd8:	4099      	lsls	r1, r3
    2bda:	430d      	orrs	r5, r1
    2bdc:	1e69      	subs	r1, r5, #1
    2bde:	418d      	sbcs	r5, r1
    2be0:	2100      	movs	r1, #0
    2be2:	4325      	orrs	r5, r4
    2be4:	e752      	b.n	2a8c <__aeabi_dadd+0x4e8>
    2be6:	2100      	movs	r1, #0
    2be8:	e7d4      	b.n	2b94 <__aeabi_dadd+0x5f0>
    2bea:	001d      	movs	r5, r3
    2bec:	e592      	b.n	2714 <__aeabi_dadd+0x170>
    2bee:	2100      	movs	r1, #0
    2bf0:	e7f3      	b.n	2bda <__aeabi_dadd+0x636>
    2bf2:	46c0      	nop			; (mov r8, r8)
    2bf4:	000007ff 	.word	0x000007ff
    2bf8:	ff7fffff 	.word	0xff7fffff

00002bfc <__aeabi_ddiv>:
    2bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bfe:	4656      	mov	r6, sl
    2c00:	464d      	mov	r5, r9
    2c02:	4644      	mov	r4, r8
    2c04:	465f      	mov	r7, fp
    2c06:	b4f0      	push	{r4, r5, r6, r7}
    2c08:	001d      	movs	r5, r3
    2c0a:	030e      	lsls	r6, r1, #12
    2c0c:	004c      	lsls	r4, r1, #1
    2c0e:	0fcb      	lsrs	r3, r1, #31
    2c10:	b087      	sub	sp, #28
    2c12:	0007      	movs	r7, r0
    2c14:	4692      	mov	sl, r2
    2c16:	4681      	mov	r9, r0
    2c18:	0b36      	lsrs	r6, r6, #12
    2c1a:	0d64      	lsrs	r4, r4, #21
    2c1c:	4698      	mov	r8, r3
    2c1e:	d06a      	beq.n	2cf6 <__aeabi_ddiv+0xfa>
    2c20:	4b6d      	ldr	r3, [pc, #436]	; (2dd8 <__aeabi_ddiv+0x1dc>)
    2c22:	429c      	cmp	r4, r3
    2c24:	d035      	beq.n	2c92 <__aeabi_ddiv+0x96>
    2c26:	2280      	movs	r2, #128	; 0x80
    2c28:	0f43      	lsrs	r3, r0, #29
    2c2a:	0412      	lsls	r2, r2, #16
    2c2c:	4313      	orrs	r3, r2
    2c2e:	00f6      	lsls	r6, r6, #3
    2c30:	431e      	orrs	r6, r3
    2c32:	00c3      	lsls	r3, r0, #3
    2c34:	4699      	mov	r9, r3
    2c36:	4b69      	ldr	r3, [pc, #420]	; (2ddc <__aeabi_ddiv+0x1e0>)
    2c38:	2700      	movs	r7, #0
    2c3a:	469c      	mov	ip, r3
    2c3c:	2300      	movs	r3, #0
    2c3e:	4464      	add	r4, ip
    2c40:	9302      	str	r3, [sp, #8]
    2c42:	032b      	lsls	r3, r5, #12
    2c44:	0068      	lsls	r0, r5, #1
    2c46:	0b1b      	lsrs	r3, r3, #12
    2c48:	0fed      	lsrs	r5, r5, #31
    2c4a:	4651      	mov	r1, sl
    2c4c:	469b      	mov	fp, r3
    2c4e:	0d40      	lsrs	r0, r0, #21
    2c50:	9500      	str	r5, [sp, #0]
    2c52:	d100      	bne.n	2c56 <__aeabi_ddiv+0x5a>
    2c54:	e078      	b.n	2d48 <__aeabi_ddiv+0x14c>
    2c56:	4b60      	ldr	r3, [pc, #384]	; (2dd8 <__aeabi_ddiv+0x1dc>)
    2c58:	4298      	cmp	r0, r3
    2c5a:	d06c      	beq.n	2d36 <__aeabi_ddiv+0x13a>
    2c5c:	465b      	mov	r3, fp
    2c5e:	00da      	lsls	r2, r3, #3
    2c60:	0f4b      	lsrs	r3, r1, #29
    2c62:	2180      	movs	r1, #128	; 0x80
    2c64:	0409      	lsls	r1, r1, #16
    2c66:	430b      	orrs	r3, r1
    2c68:	4313      	orrs	r3, r2
    2c6a:	469b      	mov	fp, r3
    2c6c:	4653      	mov	r3, sl
    2c6e:	00d9      	lsls	r1, r3, #3
    2c70:	4b5a      	ldr	r3, [pc, #360]	; (2ddc <__aeabi_ddiv+0x1e0>)
    2c72:	469c      	mov	ip, r3
    2c74:	2300      	movs	r3, #0
    2c76:	4460      	add	r0, ip
    2c78:	4642      	mov	r2, r8
    2c7a:	1a20      	subs	r0, r4, r0
    2c7c:	406a      	eors	r2, r5
    2c7e:	4692      	mov	sl, r2
    2c80:	9001      	str	r0, [sp, #4]
    2c82:	431f      	orrs	r7, r3
    2c84:	2f0f      	cmp	r7, #15
    2c86:	d900      	bls.n	2c8a <__aeabi_ddiv+0x8e>
    2c88:	e0b0      	b.n	2dec <__aeabi_ddiv+0x1f0>
    2c8a:	4855      	ldr	r0, [pc, #340]	; (2de0 <__aeabi_ddiv+0x1e4>)
    2c8c:	00bf      	lsls	r7, r7, #2
    2c8e:	59c0      	ldr	r0, [r0, r7]
    2c90:	4687      	mov	pc, r0
    2c92:	4337      	orrs	r7, r6
    2c94:	d000      	beq.n	2c98 <__aeabi_ddiv+0x9c>
    2c96:	e088      	b.n	2daa <__aeabi_ddiv+0x1ae>
    2c98:	2300      	movs	r3, #0
    2c9a:	4699      	mov	r9, r3
    2c9c:	3302      	adds	r3, #2
    2c9e:	2708      	movs	r7, #8
    2ca0:	2600      	movs	r6, #0
    2ca2:	9302      	str	r3, [sp, #8]
    2ca4:	e7cd      	b.n	2c42 <__aeabi_ddiv+0x46>
    2ca6:	4643      	mov	r3, r8
    2ca8:	46b3      	mov	fp, r6
    2caa:	4649      	mov	r1, r9
    2cac:	9300      	str	r3, [sp, #0]
    2cae:	9b02      	ldr	r3, [sp, #8]
    2cb0:	9a00      	ldr	r2, [sp, #0]
    2cb2:	4692      	mov	sl, r2
    2cb4:	2b02      	cmp	r3, #2
    2cb6:	d000      	beq.n	2cba <__aeabi_ddiv+0xbe>
    2cb8:	e1bf      	b.n	303a <__aeabi_ddiv+0x43e>
    2cba:	2100      	movs	r1, #0
    2cbc:	4653      	mov	r3, sl
    2cbe:	2201      	movs	r2, #1
    2cc0:	2600      	movs	r6, #0
    2cc2:	4689      	mov	r9, r1
    2cc4:	401a      	ands	r2, r3
    2cc6:	4b44      	ldr	r3, [pc, #272]	; (2dd8 <__aeabi_ddiv+0x1dc>)
    2cc8:	2100      	movs	r1, #0
    2cca:	0336      	lsls	r6, r6, #12
    2ccc:	0d0c      	lsrs	r4, r1, #20
    2cce:	0524      	lsls	r4, r4, #20
    2cd0:	0b36      	lsrs	r6, r6, #12
    2cd2:	4326      	orrs	r6, r4
    2cd4:	4c43      	ldr	r4, [pc, #268]	; (2de4 <__aeabi_ddiv+0x1e8>)
    2cd6:	051b      	lsls	r3, r3, #20
    2cd8:	4026      	ands	r6, r4
    2cda:	431e      	orrs	r6, r3
    2cdc:	0076      	lsls	r6, r6, #1
    2cde:	07d2      	lsls	r2, r2, #31
    2ce0:	0876      	lsrs	r6, r6, #1
    2ce2:	4316      	orrs	r6, r2
    2ce4:	4648      	mov	r0, r9
    2ce6:	0031      	movs	r1, r6
    2ce8:	b007      	add	sp, #28
    2cea:	bc3c      	pop	{r2, r3, r4, r5}
    2cec:	4690      	mov	r8, r2
    2cee:	4699      	mov	r9, r3
    2cf0:	46a2      	mov	sl, r4
    2cf2:	46ab      	mov	fp, r5
    2cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2cf6:	0033      	movs	r3, r6
    2cf8:	4303      	orrs	r3, r0
    2cfa:	d04f      	beq.n	2d9c <__aeabi_ddiv+0x1a0>
    2cfc:	2e00      	cmp	r6, #0
    2cfe:	d100      	bne.n	2d02 <__aeabi_ddiv+0x106>
    2d00:	e1bc      	b.n	307c <__aeabi_ddiv+0x480>
    2d02:	0030      	movs	r0, r6
    2d04:	f001 f8cc 	bl	3ea0 <__clzsi2>
    2d08:	0003      	movs	r3, r0
    2d0a:	3b0b      	subs	r3, #11
    2d0c:	2b1c      	cmp	r3, #28
    2d0e:	dd00      	ble.n	2d12 <__aeabi_ddiv+0x116>
    2d10:	e1ad      	b.n	306e <__aeabi_ddiv+0x472>
    2d12:	221d      	movs	r2, #29
    2d14:	0001      	movs	r1, r0
    2d16:	1ad3      	subs	r3, r2, r3
    2d18:	3908      	subs	r1, #8
    2d1a:	003a      	movs	r2, r7
    2d1c:	408f      	lsls	r7, r1
    2d1e:	408e      	lsls	r6, r1
    2d20:	40da      	lsrs	r2, r3
    2d22:	46b9      	mov	r9, r7
    2d24:	4316      	orrs	r6, r2
    2d26:	4b30      	ldr	r3, [pc, #192]	; (2de8 <__aeabi_ddiv+0x1ec>)
    2d28:	2700      	movs	r7, #0
    2d2a:	469c      	mov	ip, r3
    2d2c:	2300      	movs	r3, #0
    2d2e:	4460      	add	r0, ip
    2d30:	4244      	negs	r4, r0
    2d32:	9302      	str	r3, [sp, #8]
    2d34:	e785      	b.n	2c42 <__aeabi_ddiv+0x46>
    2d36:	4653      	mov	r3, sl
    2d38:	465a      	mov	r2, fp
    2d3a:	4313      	orrs	r3, r2
    2d3c:	d12c      	bne.n	2d98 <__aeabi_ddiv+0x19c>
    2d3e:	2300      	movs	r3, #0
    2d40:	2100      	movs	r1, #0
    2d42:	469b      	mov	fp, r3
    2d44:	3302      	adds	r3, #2
    2d46:	e797      	b.n	2c78 <__aeabi_ddiv+0x7c>
    2d48:	430b      	orrs	r3, r1
    2d4a:	d020      	beq.n	2d8e <__aeabi_ddiv+0x192>
    2d4c:	465b      	mov	r3, fp
    2d4e:	2b00      	cmp	r3, #0
    2d50:	d100      	bne.n	2d54 <__aeabi_ddiv+0x158>
    2d52:	e19e      	b.n	3092 <__aeabi_ddiv+0x496>
    2d54:	4658      	mov	r0, fp
    2d56:	f001 f8a3 	bl	3ea0 <__clzsi2>
    2d5a:	0003      	movs	r3, r0
    2d5c:	3b0b      	subs	r3, #11
    2d5e:	2b1c      	cmp	r3, #28
    2d60:	dd00      	ble.n	2d64 <__aeabi_ddiv+0x168>
    2d62:	e18f      	b.n	3084 <__aeabi_ddiv+0x488>
    2d64:	0002      	movs	r2, r0
    2d66:	4659      	mov	r1, fp
    2d68:	3a08      	subs	r2, #8
    2d6a:	4091      	lsls	r1, r2
    2d6c:	468b      	mov	fp, r1
    2d6e:	211d      	movs	r1, #29
    2d70:	1acb      	subs	r3, r1, r3
    2d72:	4651      	mov	r1, sl
    2d74:	40d9      	lsrs	r1, r3
    2d76:	000b      	movs	r3, r1
    2d78:	4659      	mov	r1, fp
    2d7a:	430b      	orrs	r3, r1
    2d7c:	4651      	mov	r1, sl
    2d7e:	469b      	mov	fp, r3
    2d80:	4091      	lsls	r1, r2
    2d82:	4b19      	ldr	r3, [pc, #100]	; (2de8 <__aeabi_ddiv+0x1ec>)
    2d84:	469c      	mov	ip, r3
    2d86:	4460      	add	r0, ip
    2d88:	4240      	negs	r0, r0
    2d8a:	2300      	movs	r3, #0
    2d8c:	e774      	b.n	2c78 <__aeabi_ddiv+0x7c>
    2d8e:	2300      	movs	r3, #0
    2d90:	2100      	movs	r1, #0
    2d92:	469b      	mov	fp, r3
    2d94:	3301      	adds	r3, #1
    2d96:	e76f      	b.n	2c78 <__aeabi_ddiv+0x7c>
    2d98:	2303      	movs	r3, #3
    2d9a:	e76d      	b.n	2c78 <__aeabi_ddiv+0x7c>
    2d9c:	2300      	movs	r3, #0
    2d9e:	4699      	mov	r9, r3
    2da0:	3301      	adds	r3, #1
    2da2:	2704      	movs	r7, #4
    2da4:	2600      	movs	r6, #0
    2da6:	9302      	str	r3, [sp, #8]
    2da8:	e74b      	b.n	2c42 <__aeabi_ddiv+0x46>
    2daa:	2303      	movs	r3, #3
    2dac:	270c      	movs	r7, #12
    2dae:	9302      	str	r3, [sp, #8]
    2db0:	e747      	b.n	2c42 <__aeabi_ddiv+0x46>
    2db2:	2201      	movs	r2, #1
    2db4:	1ad5      	subs	r5, r2, r3
    2db6:	2d38      	cmp	r5, #56	; 0x38
    2db8:	dc00      	bgt.n	2dbc <__aeabi_ddiv+0x1c0>
    2dba:	e1b0      	b.n	311e <__aeabi_ddiv+0x522>
    2dbc:	4653      	mov	r3, sl
    2dbe:	401a      	ands	r2, r3
    2dc0:	2100      	movs	r1, #0
    2dc2:	2300      	movs	r3, #0
    2dc4:	2600      	movs	r6, #0
    2dc6:	4689      	mov	r9, r1
    2dc8:	e77e      	b.n	2cc8 <__aeabi_ddiv+0xcc>
    2dca:	2300      	movs	r3, #0
    2dcc:	2680      	movs	r6, #128	; 0x80
    2dce:	4699      	mov	r9, r3
    2dd0:	2200      	movs	r2, #0
    2dd2:	0336      	lsls	r6, r6, #12
    2dd4:	4b00      	ldr	r3, [pc, #0]	; (2dd8 <__aeabi_ddiv+0x1dc>)
    2dd6:	e777      	b.n	2cc8 <__aeabi_ddiv+0xcc>
    2dd8:	000007ff 	.word	0x000007ff
    2ddc:	fffffc01 	.word	0xfffffc01
    2de0:	00003fcc 	.word	0x00003fcc
    2de4:	800fffff 	.word	0x800fffff
    2de8:	000003f3 	.word	0x000003f3
    2dec:	455e      	cmp	r6, fp
    2dee:	d900      	bls.n	2df2 <__aeabi_ddiv+0x1f6>
    2df0:	e172      	b.n	30d8 <__aeabi_ddiv+0x4dc>
    2df2:	d100      	bne.n	2df6 <__aeabi_ddiv+0x1fa>
    2df4:	e16d      	b.n	30d2 <__aeabi_ddiv+0x4d6>
    2df6:	9b01      	ldr	r3, [sp, #4]
    2df8:	464d      	mov	r5, r9
    2dfa:	3b01      	subs	r3, #1
    2dfc:	9301      	str	r3, [sp, #4]
    2dfe:	2300      	movs	r3, #0
    2e00:	0034      	movs	r4, r6
    2e02:	9302      	str	r3, [sp, #8]
    2e04:	465b      	mov	r3, fp
    2e06:	021e      	lsls	r6, r3, #8
    2e08:	0e0b      	lsrs	r3, r1, #24
    2e0a:	431e      	orrs	r6, r3
    2e0c:	020b      	lsls	r3, r1, #8
    2e0e:	9303      	str	r3, [sp, #12]
    2e10:	0c33      	lsrs	r3, r6, #16
    2e12:	4699      	mov	r9, r3
    2e14:	0433      	lsls	r3, r6, #16
    2e16:	0c1b      	lsrs	r3, r3, #16
    2e18:	4649      	mov	r1, r9
    2e1a:	0020      	movs	r0, r4
    2e1c:	9300      	str	r3, [sp, #0]
    2e1e:	f7ff fa1f 	bl	2260 <__aeabi_uidiv>
    2e22:	9b00      	ldr	r3, [sp, #0]
    2e24:	0037      	movs	r7, r6
    2e26:	4343      	muls	r3, r0
    2e28:	0006      	movs	r6, r0
    2e2a:	4649      	mov	r1, r9
    2e2c:	0020      	movs	r0, r4
    2e2e:	4698      	mov	r8, r3
    2e30:	f7ff fa9c 	bl	236c <__aeabi_uidivmod>
    2e34:	0c2c      	lsrs	r4, r5, #16
    2e36:	0409      	lsls	r1, r1, #16
    2e38:	430c      	orrs	r4, r1
    2e3a:	45a0      	cmp	r8, r4
    2e3c:	d909      	bls.n	2e52 <__aeabi_ddiv+0x256>
    2e3e:	19e4      	adds	r4, r4, r7
    2e40:	1e73      	subs	r3, r6, #1
    2e42:	42a7      	cmp	r7, r4
    2e44:	d900      	bls.n	2e48 <__aeabi_ddiv+0x24c>
    2e46:	e15c      	b.n	3102 <__aeabi_ddiv+0x506>
    2e48:	45a0      	cmp	r8, r4
    2e4a:	d800      	bhi.n	2e4e <__aeabi_ddiv+0x252>
    2e4c:	e159      	b.n	3102 <__aeabi_ddiv+0x506>
    2e4e:	3e02      	subs	r6, #2
    2e50:	19e4      	adds	r4, r4, r7
    2e52:	4643      	mov	r3, r8
    2e54:	1ae4      	subs	r4, r4, r3
    2e56:	4649      	mov	r1, r9
    2e58:	0020      	movs	r0, r4
    2e5a:	f7ff fa01 	bl	2260 <__aeabi_uidiv>
    2e5e:	0003      	movs	r3, r0
    2e60:	9a00      	ldr	r2, [sp, #0]
    2e62:	4680      	mov	r8, r0
    2e64:	4353      	muls	r3, r2
    2e66:	4649      	mov	r1, r9
    2e68:	0020      	movs	r0, r4
    2e6a:	469b      	mov	fp, r3
    2e6c:	f7ff fa7e 	bl	236c <__aeabi_uidivmod>
    2e70:	042a      	lsls	r2, r5, #16
    2e72:	0409      	lsls	r1, r1, #16
    2e74:	0c12      	lsrs	r2, r2, #16
    2e76:	430a      	orrs	r2, r1
    2e78:	4593      	cmp	fp, r2
    2e7a:	d90d      	bls.n	2e98 <__aeabi_ddiv+0x29c>
    2e7c:	4643      	mov	r3, r8
    2e7e:	19d2      	adds	r2, r2, r7
    2e80:	3b01      	subs	r3, #1
    2e82:	4297      	cmp	r7, r2
    2e84:	d900      	bls.n	2e88 <__aeabi_ddiv+0x28c>
    2e86:	e13a      	b.n	30fe <__aeabi_ddiv+0x502>
    2e88:	4593      	cmp	fp, r2
    2e8a:	d800      	bhi.n	2e8e <__aeabi_ddiv+0x292>
    2e8c:	e137      	b.n	30fe <__aeabi_ddiv+0x502>
    2e8e:	2302      	movs	r3, #2
    2e90:	425b      	negs	r3, r3
    2e92:	469c      	mov	ip, r3
    2e94:	19d2      	adds	r2, r2, r7
    2e96:	44e0      	add	r8, ip
    2e98:	465b      	mov	r3, fp
    2e9a:	1ad2      	subs	r2, r2, r3
    2e9c:	4643      	mov	r3, r8
    2e9e:	0436      	lsls	r6, r6, #16
    2ea0:	4333      	orrs	r3, r6
    2ea2:	469b      	mov	fp, r3
    2ea4:	9903      	ldr	r1, [sp, #12]
    2ea6:	0c18      	lsrs	r0, r3, #16
    2ea8:	0c0b      	lsrs	r3, r1, #16
    2eaa:	001d      	movs	r5, r3
    2eac:	9305      	str	r3, [sp, #20]
    2eae:	0409      	lsls	r1, r1, #16
    2eb0:	465b      	mov	r3, fp
    2eb2:	0c09      	lsrs	r1, r1, #16
    2eb4:	000c      	movs	r4, r1
    2eb6:	041b      	lsls	r3, r3, #16
    2eb8:	0c1b      	lsrs	r3, r3, #16
    2eba:	4344      	muls	r4, r0
    2ebc:	9104      	str	r1, [sp, #16]
    2ebe:	4359      	muls	r1, r3
    2ec0:	436b      	muls	r3, r5
    2ec2:	4368      	muls	r0, r5
    2ec4:	191b      	adds	r3, r3, r4
    2ec6:	0c0d      	lsrs	r5, r1, #16
    2ec8:	18eb      	adds	r3, r5, r3
    2eca:	429c      	cmp	r4, r3
    2ecc:	d903      	bls.n	2ed6 <__aeabi_ddiv+0x2da>
    2ece:	2480      	movs	r4, #128	; 0x80
    2ed0:	0264      	lsls	r4, r4, #9
    2ed2:	46a4      	mov	ip, r4
    2ed4:	4460      	add	r0, ip
    2ed6:	0c1c      	lsrs	r4, r3, #16
    2ed8:	0409      	lsls	r1, r1, #16
    2eda:	041b      	lsls	r3, r3, #16
    2edc:	0c09      	lsrs	r1, r1, #16
    2ede:	1820      	adds	r0, r4, r0
    2ee0:	185d      	adds	r5, r3, r1
    2ee2:	4282      	cmp	r2, r0
    2ee4:	d200      	bcs.n	2ee8 <__aeabi_ddiv+0x2ec>
    2ee6:	e0de      	b.n	30a6 <__aeabi_ddiv+0x4aa>
    2ee8:	d100      	bne.n	2eec <__aeabi_ddiv+0x2f0>
    2eea:	e0d7      	b.n	309c <__aeabi_ddiv+0x4a0>
    2eec:	1a16      	subs	r6, r2, r0
    2eee:	9b02      	ldr	r3, [sp, #8]
    2ef0:	469c      	mov	ip, r3
    2ef2:	1b5d      	subs	r5, r3, r5
    2ef4:	45ac      	cmp	ip, r5
    2ef6:	419b      	sbcs	r3, r3
    2ef8:	425b      	negs	r3, r3
    2efa:	1af6      	subs	r6, r6, r3
    2efc:	42b7      	cmp	r7, r6
    2efe:	d100      	bne.n	2f02 <__aeabi_ddiv+0x306>
    2f00:	e106      	b.n	3110 <__aeabi_ddiv+0x514>
    2f02:	4649      	mov	r1, r9
    2f04:	0030      	movs	r0, r6
    2f06:	f7ff f9ab 	bl	2260 <__aeabi_uidiv>
    2f0a:	9b00      	ldr	r3, [sp, #0]
    2f0c:	0004      	movs	r4, r0
    2f0e:	4343      	muls	r3, r0
    2f10:	4649      	mov	r1, r9
    2f12:	0030      	movs	r0, r6
    2f14:	4698      	mov	r8, r3
    2f16:	f7ff fa29 	bl	236c <__aeabi_uidivmod>
    2f1a:	0c2e      	lsrs	r6, r5, #16
    2f1c:	0409      	lsls	r1, r1, #16
    2f1e:	430e      	orrs	r6, r1
    2f20:	45b0      	cmp	r8, r6
    2f22:	d909      	bls.n	2f38 <__aeabi_ddiv+0x33c>
    2f24:	19f6      	adds	r6, r6, r7
    2f26:	1e63      	subs	r3, r4, #1
    2f28:	42b7      	cmp	r7, r6
    2f2a:	d900      	bls.n	2f2e <__aeabi_ddiv+0x332>
    2f2c:	e0f3      	b.n	3116 <__aeabi_ddiv+0x51a>
    2f2e:	45b0      	cmp	r8, r6
    2f30:	d800      	bhi.n	2f34 <__aeabi_ddiv+0x338>
    2f32:	e0f0      	b.n	3116 <__aeabi_ddiv+0x51a>
    2f34:	3c02      	subs	r4, #2
    2f36:	19f6      	adds	r6, r6, r7
    2f38:	4643      	mov	r3, r8
    2f3a:	1af3      	subs	r3, r6, r3
    2f3c:	4649      	mov	r1, r9
    2f3e:	0018      	movs	r0, r3
    2f40:	9302      	str	r3, [sp, #8]
    2f42:	f7ff f98d 	bl	2260 <__aeabi_uidiv>
    2f46:	9b00      	ldr	r3, [sp, #0]
    2f48:	0006      	movs	r6, r0
    2f4a:	4343      	muls	r3, r0
    2f4c:	4649      	mov	r1, r9
    2f4e:	9802      	ldr	r0, [sp, #8]
    2f50:	4698      	mov	r8, r3
    2f52:	f7ff fa0b 	bl	236c <__aeabi_uidivmod>
    2f56:	042d      	lsls	r5, r5, #16
    2f58:	0409      	lsls	r1, r1, #16
    2f5a:	0c2d      	lsrs	r5, r5, #16
    2f5c:	430d      	orrs	r5, r1
    2f5e:	45a8      	cmp	r8, r5
    2f60:	d909      	bls.n	2f76 <__aeabi_ddiv+0x37a>
    2f62:	19ed      	adds	r5, r5, r7
    2f64:	1e73      	subs	r3, r6, #1
    2f66:	42af      	cmp	r7, r5
    2f68:	d900      	bls.n	2f6c <__aeabi_ddiv+0x370>
    2f6a:	e0d6      	b.n	311a <__aeabi_ddiv+0x51e>
    2f6c:	45a8      	cmp	r8, r5
    2f6e:	d800      	bhi.n	2f72 <__aeabi_ddiv+0x376>
    2f70:	e0d3      	b.n	311a <__aeabi_ddiv+0x51e>
    2f72:	3e02      	subs	r6, #2
    2f74:	19ed      	adds	r5, r5, r7
    2f76:	0424      	lsls	r4, r4, #16
    2f78:	0021      	movs	r1, r4
    2f7a:	4643      	mov	r3, r8
    2f7c:	4331      	orrs	r1, r6
    2f7e:	9e04      	ldr	r6, [sp, #16]
    2f80:	9a05      	ldr	r2, [sp, #20]
    2f82:	0030      	movs	r0, r6
    2f84:	1aed      	subs	r5, r5, r3
    2f86:	040b      	lsls	r3, r1, #16
    2f88:	0c0c      	lsrs	r4, r1, #16
    2f8a:	0c1b      	lsrs	r3, r3, #16
    2f8c:	4358      	muls	r0, r3
    2f8e:	4366      	muls	r6, r4
    2f90:	4353      	muls	r3, r2
    2f92:	4354      	muls	r4, r2
    2f94:	199a      	adds	r2, r3, r6
    2f96:	0c03      	lsrs	r3, r0, #16
    2f98:	189b      	adds	r3, r3, r2
    2f9a:	429e      	cmp	r6, r3
    2f9c:	d903      	bls.n	2fa6 <__aeabi_ddiv+0x3aa>
    2f9e:	2280      	movs	r2, #128	; 0x80
    2fa0:	0252      	lsls	r2, r2, #9
    2fa2:	4694      	mov	ip, r2
    2fa4:	4464      	add	r4, ip
    2fa6:	0c1a      	lsrs	r2, r3, #16
    2fa8:	0400      	lsls	r0, r0, #16
    2faa:	041b      	lsls	r3, r3, #16
    2fac:	0c00      	lsrs	r0, r0, #16
    2fae:	1914      	adds	r4, r2, r4
    2fb0:	181b      	adds	r3, r3, r0
    2fb2:	42a5      	cmp	r5, r4
    2fb4:	d350      	bcc.n	3058 <__aeabi_ddiv+0x45c>
    2fb6:	d04d      	beq.n	3054 <__aeabi_ddiv+0x458>
    2fb8:	2301      	movs	r3, #1
    2fba:	4319      	orrs	r1, r3
    2fbc:	4a96      	ldr	r2, [pc, #600]	; (3218 <__aeabi_ddiv+0x61c>)
    2fbe:	9b01      	ldr	r3, [sp, #4]
    2fc0:	4694      	mov	ip, r2
    2fc2:	4463      	add	r3, ip
    2fc4:	2b00      	cmp	r3, #0
    2fc6:	dc00      	bgt.n	2fca <__aeabi_ddiv+0x3ce>
    2fc8:	e6f3      	b.n	2db2 <__aeabi_ddiv+0x1b6>
    2fca:	074a      	lsls	r2, r1, #29
    2fcc:	d009      	beq.n	2fe2 <__aeabi_ddiv+0x3e6>
    2fce:	220f      	movs	r2, #15
    2fd0:	400a      	ands	r2, r1
    2fd2:	2a04      	cmp	r2, #4
    2fd4:	d005      	beq.n	2fe2 <__aeabi_ddiv+0x3e6>
    2fd6:	1d0a      	adds	r2, r1, #4
    2fd8:	428a      	cmp	r2, r1
    2fda:	4189      	sbcs	r1, r1
    2fdc:	4249      	negs	r1, r1
    2fde:	448b      	add	fp, r1
    2fe0:	0011      	movs	r1, r2
    2fe2:	465a      	mov	r2, fp
    2fe4:	01d2      	lsls	r2, r2, #7
    2fe6:	d508      	bpl.n	2ffa <__aeabi_ddiv+0x3fe>
    2fe8:	465a      	mov	r2, fp
    2fea:	4b8c      	ldr	r3, [pc, #560]	; (321c <__aeabi_ddiv+0x620>)
    2fec:	401a      	ands	r2, r3
    2fee:	4693      	mov	fp, r2
    2ff0:	2280      	movs	r2, #128	; 0x80
    2ff2:	00d2      	lsls	r2, r2, #3
    2ff4:	4694      	mov	ip, r2
    2ff6:	9b01      	ldr	r3, [sp, #4]
    2ff8:	4463      	add	r3, ip
    2ffa:	4a89      	ldr	r2, [pc, #548]	; (3220 <__aeabi_ddiv+0x624>)
    2ffc:	4293      	cmp	r3, r2
    2ffe:	dd00      	ble.n	3002 <__aeabi_ddiv+0x406>
    3000:	e65b      	b.n	2cba <__aeabi_ddiv+0xbe>
    3002:	465a      	mov	r2, fp
    3004:	08c9      	lsrs	r1, r1, #3
    3006:	0750      	lsls	r0, r2, #29
    3008:	4308      	orrs	r0, r1
    300a:	0256      	lsls	r6, r2, #9
    300c:	4651      	mov	r1, sl
    300e:	2201      	movs	r2, #1
    3010:	055b      	lsls	r3, r3, #21
    3012:	4681      	mov	r9, r0
    3014:	0b36      	lsrs	r6, r6, #12
    3016:	0d5b      	lsrs	r3, r3, #21
    3018:	400a      	ands	r2, r1
    301a:	e655      	b.n	2cc8 <__aeabi_ddiv+0xcc>
    301c:	2380      	movs	r3, #128	; 0x80
    301e:	031b      	lsls	r3, r3, #12
    3020:	421e      	tst	r6, r3
    3022:	d011      	beq.n	3048 <__aeabi_ddiv+0x44c>
    3024:	465a      	mov	r2, fp
    3026:	421a      	tst	r2, r3
    3028:	d10e      	bne.n	3048 <__aeabi_ddiv+0x44c>
    302a:	465e      	mov	r6, fp
    302c:	431e      	orrs	r6, r3
    302e:	0336      	lsls	r6, r6, #12
    3030:	0b36      	lsrs	r6, r6, #12
    3032:	002a      	movs	r2, r5
    3034:	4689      	mov	r9, r1
    3036:	4b7b      	ldr	r3, [pc, #492]	; (3224 <__aeabi_ddiv+0x628>)
    3038:	e646      	b.n	2cc8 <__aeabi_ddiv+0xcc>
    303a:	2b03      	cmp	r3, #3
    303c:	d100      	bne.n	3040 <__aeabi_ddiv+0x444>
    303e:	e0e1      	b.n	3204 <__aeabi_ddiv+0x608>
    3040:	2b01      	cmp	r3, #1
    3042:	d1bb      	bne.n	2fbc <__aeabi_ddiv+0x3c0>
    3044:	401a      	ands	r2, r3
    3046:	e6bb      	b.n	2dc0 <__aeabi_ddiv+0x1c4>
    3048:	431e      	orrs	r6, r3
    304a:	0336      	lsls	r6, r6, #12
    304c:	0b36      	lsrs	r6, r6, #12
    304e:	4642      	mov	r2, r8
    3050:	4b74      	ldr	r3, [pc, #464]	; (3224 <__aeabi_ddiv+0x628>)
    3052:	e639      	b.n	2cc8 <__aeabi_ddiv+0xcc>
    3054:	2b00      	cmp	r3, #0
    3056:	d0b1      	beq.n	2fbc <__aeabi_ddiv+0x3c0>
    3058:	197d      	adds	r5, r7, r5
    305a:	1e4a      	subs	r2, r1, #1
    305c:	42af      	cmp	r7, r5
    305e:	d952      	bls.n	3106 <__aeabi_ddiv+0x50a>
    3060:	0011      	movs	r1, r2
    3062:	42a5      	cmp	r5, r4
    3064:	d1a8      	bne.n	2fb8 <__aeabi_ddiv+0x3bc>
    3066:	9a03      	ldr	r2, [sp, #12]
    3068:	429a      	cmp	r2, r3
    306a:	d1a5      	bne.n	2fb8 <__aeabi_ddiv+0x3bc>
    306c:	e7a6      	b.n	2fbc <__aeabi_ddiv+0x3c0>
    306e:	0003      	movs	r3, r0
    3070:	003e      	movs	r6, r7
    3072:	3b28      	subs	r3, #40	; 0x28
    3074:	409e      	lsls	r6, r3
    3076:	2300      	movs	r3, #0
    3078:	4699      	mov	r9, r3
    307a:	e654      	b.n	2d26 <__aeabi_ddiv+0x12a>
    307c:	f000 ff10 	bl	3ea0 <__clzsi2>
    3080:	3020      	adds	r0, #32
    3082:	e641      	b.n	2d08 <__aeabi_ddiv+0x10c>
    3084:	0003      	movs	r3, r0
    3086:	4652      	mov	r2, sl
    3088:	3b28      	subs	r3, #40	; 0x28
    308a:	409a      	lsls	r2, r3
    308c:	2100      	movs	r1, #0
    308e:	4693      	mov	fp, r2
    3090:	e677      	b.n	2d82 <__aeabi_ddiv+0x186>
    3092:	4650      	mov	r0, sl
    3094:	f000 ff04 	bl	3ea0 <__clzsi2>
    3098:	3020      	adds	r0, #32
    309a:	e65e      	b.n	2d5a <__aeabi_ddiv+0x15e>
    309c:	9b02      	ldr	r3, [sp, #8]
    309e:	2600      	movs	r6, #0
    30a0:	42ab      	cmp	r3, r5
    30a2:	d300      	bcc.n	30a6 <__aeabi_ddiv+0x4aa>
    30a4:	e723      	b.n	2eee <__aeabi_ddiv+0x2f2>
    30a6:	9e03      	ldr	r6, [sp, #12]
    30a8:	9902      	ldr	r1, [sp, #8]
    30aa:	46b4      	mov	ip, r6
    30ac:	4461      	add	r1, ip
    30ae:	4688      	mov	r8, r1
    30b0:	45b0      	cmp	r8, r6
    30b2:	41b6      	sbcs	r6, r6
    30b4:	465b      	mov	r3, fp
    30b6:	4276      	negs	r6, r6
    30b8:	19f6      	adds	r6, r6, r7
    30ba:	18b2      	adds	r2, r6, r2
    30bc:	3b01      	subs	r3, #1
    30be:	9102      	str	r1, [sp, #8]
    30c0:	4297      	cmp	r7, r2
    30c2:	d213      	bcs.n	30ec <__aeabi_ddiv+0x4f0>
    30c4:	4290      	cmp	r0, r2
    30c6:	d84f      	bhi.n	3168 <__aeabi_ddiv+0x56c>
    30c8:	d100      	bne.n	30cc <__aeabi_ddiv+0x4d0>
    30ca:	e08e      	b.n	31ea <__aeabi_ddiv+0x5ee>
    30cc:	1a16      	subs	r6, r2, r0
    30ce:	469b      	mov	fp, r3
    30d0:	e70d      	b.n	2eee <__aeabi_ddiv+0x2f2>
    30d2:	4589      	cmp	r9, r1
    30d4:	d200      	bcs.n	30d8 <__aeabi_ddiv+0x4dc>
    30d6:	e68e      	b.n	2df6 <__aeabi_ddiv+0x1fa>
    30d8:	0874      	lsrs	r4, r6, #1
    30da:	464b      	mov	r3, r9
    30dc:	07f6      	lsls	r6, r6, #31
    30de:	0035      	movs	r5, r6
    30e0:	085b      	lsrs	r3, r3, #1
    30e2:	431d      	orrs	r5, r3
    30e4:	464b      	mov	r3, r9
    30e6:	07db      	lsls	r3, r3, #31
    30e8:	9302      	str	r3, [sp, #8]
    30ea:	e68b      	b.n	2e04 <__aeabi_ddiv+0x208>
    30ec:	4297      	cmp	r7, r2
    30ee:	d1ed      	bne.n	30cc <__aeabi_ddiv+0x4d0>
    30f0:	9903      	ldr	r1, [sp, #12]
    30f2:	9c02      	ldr	r4, [sp, #8]
    30f4:	42a1      	cmp	r1, r4
    30f6:	d9e5      	bls.n	30c4 <__aeabi_ddiv+0x4c8>
    30f8:	1a3e      	subs	r6, r7, r0
    30fa:	469b      	mov	fp, r3
    30fc:	e6f7      	b.n	2eee <__aeabi_ddiv+0x2f2>
    30fe:	4698      	mov	r8, r3
    3100:	e6ca      	b.n	2e98 <__aeabi_ddiv+0x29c>
    3102:	001e      	movs	r6, r3
    3104:	e6a5      	b.n	2e52 <__aeabi_ddiv+0x256>
    3106:	42ac      	cmp	r4, r5
    3108:	d83e      	bhi.n	3188 <__aeabi_ddiv+0x58c>
    310a:	d074      	beq.n	31f6 <__aeabi_ddiv+0x5fa>
    310c:	0011      	movs	r1, r2
    310e:	e753      	b.n	2fb8 <__aeabi_ddiv+0x3bc>
    3110:	2101      	movs	r1, #1
    3112:	4249      	negs	r1, r1
    3114:	e752      	b.n	2fbc <__aeabi_ddiv+0x3c0>
    3116:	001c      	movs	r4, r3
    3118:	e70e      	b.n	2f38 <__aeabi_ddiv+0x33c>
    311a:	001e      	movs	r6, r3
    311c:	e72b      	b.n	2f76 <__aeabi_ddiv+0x37a>
    311e:	2d1f      	cmp	r5, #31
    3120:	dc3c      	bgt.n	319c <__aeabi_ddiv+0x5a0>
    3122:	2320      	movs	r3, #32
    3124:	000a      	movs	r2, r1
    3126:	4658      	mov	r0, fp
    3128:	1b5b      	subs	r3, r3, r5
    312a:	4098      	lsls	r0, r3
    312c:	40ea      	lsrs	r2, r5
    312e:	4099      	lsls	r1, r3
    3130:	4302      	orrs	r2, r0
    3132:	1e48      	subs	r0, r1, #1
    3134:	4181      	sbcs	r1, r0
    3136:	465e      	mov	r6, fp
    3138:	4311      	orrs	r1, r2
    313a:	40ee      	lsrs	r6, r5
    313c:	074b      	lsls	r3, r1, #29
    313e:	d009      	beq.n	3154 <__aeabi_ddiv+0x558>
    3140:	230f      	movs	r3, #15
    3142:	400b      	ands	r3, r1
    3144:	2b04      	cmp	r3, #4
    3146:	d005      	beq.n	3154 <__aeabi_ddiv+0x558>
    3148:	000b      	movs	r3, r1
    314a:	1d19      	adds	r1, r3, #4
    314c:	4299      	cmp	r1, r3
    314e:	419b      	sbcs	r3, r3
    3150:	425b      	negs	r3, r3
    3152:	18f6      	adds	r6, r6, r3
    3154:	0233      	lsls	r3, r6, #8
    3156:	d53c      	bpl.n	31d2 <__aeabi_ddiv+0x5d6>
    3158:	4653      	mov	r3, sl
    315a:	2201      	movs	r2, #1
    315c:	2100      	movs	r1, #0
    315e:	401a      	ands	r2, r3
    3160:	2600      	movs	r6, #0
    3162:	2301      	movs	r3, #1
    3164:	4689      	mov	r9, r1
    3166:	e5af      	b.n	2cc8 <__aeabi_ddiv+0xcc>
    3168:	2302      	movs	r3, #2
    316a:	425b      	negs	r3, r3
    316c:	469c      	mov	ip, r3
    316e:	9c03      	ldr	r4, [sp, #12]
    3170:	44e3      	add	fp, ip
    3172:	46a4      	mov	ip, r4
    3174:	9b02      	ldr	r3, [sp, #8]
    3176:	4463      	add	r3, ip
    3178:	4698      	mov	r8, r3
    317a:	45a0      	cmp	r8, r4
    317c:	41b6      	sbcs	r6, r6
    317e:	4276      	negs	r6, r6
    3180:	19f6      	adds	r6, r6, r7
    3182:	9302      	str	r3, [sp, #8]
    3184:	18b2      	adds	r2, r6, r2
    3186:	e6b1      	b.n	2eec <__aeabi_ddiv+0x2f0>
    3188:	9803      	ldr	r0, [sp, #12]
    318a:	1e8a      	subs	r2, r1, #2
    318c:	0041      	lsls	r1, r0, #1
    318e:	4281      	cmp	r1, r0
    3190:	41b6      	sbcs	r6, r6
    3192:	4276      	negs	r6, r6
    3194:	19f6      	adds	r6, r6, r7
    3196:	19ad      	adds	r5, r5, r6
    3198:	9103      	str	r1, [sp, #12]
    319a:	e761      	b.n	3060 <__aeabi_ddiv+0x464>
    319c:	221f      	movs	r2, #31
    319e:	4252      	negs	r2, r2
    31a0:	1ad3      	subs	r3, r2, r3
    31a2:	465a      	mov	r2, fp
    31a4:	40da      	lsrs	r2, r3
    31a6:	0013      	movs	r3, r2
    31a8:	2d20      	cmp	r5, #32
    31aa:	d029      	beq.n	3200 <__aeabi_ddiv+0x604>
    31ac:	2240      	movs	r2, #64	; 0x40
    31ae:	4658      	mov	r0, fp
    31b0:	1b55      	subs	r5, r2, r5
    31b2:	40a8      	lsls	r0, r5
    31b4:	4301      	orrs	r1, r0
    31b6:	1e48      	subs	r0, r1, #1
    31b8:	4181      	sbcs	r1, r0
    31ba:	2007      	movs	r0, #7
    31bc:	430b      	orrs	r3, r1
    31be:	4018      	ands	r0, r3
    31c0:	2600      	movs	r6, #0
    31c2:	2800      	cmp	r0, #0
    31c4:	d009      	beq.n	31da <__aeabi_ddiv+0x5de>
    31c6:	220f      	movs	r2, #15
    31c8:	2600      	movs	r6, #0
    31ca:	401a      	ands	r2, r3
    31cc:	0019      	movs	r1, r3
    31ce:	2a04      	cmp	r2, #4
    31d0:	d1bb      	bne.n	314a <__aeabi_ddiv+0x54e>
    31d2:	000b      	movs	r3, r1
    31d4:	0770      	lsls	r0, r6, #29
    31d6:	0276      	lsls	r6, r6, #9
    31d8:	0b36      	lsrs	r6, r6, #12
    31da:	08db      	lsrs	r3, r3, #3
    31dc:	4303      	orrs	r3, r0
    31de:	4699      	mov	r9, r3
    31e0:	2201      	movs	r2, #1
    31e2:	4653      	mov	r3, sl
    31e4:	401a      	ands	r2, r3
    31e6:	2300      	movs	r3, #0
    31e8:	e56e      	b.n	2cc8 <__aeabi_ddiv+0xcc>
    31ea:	9902      	ldr	r1, [sp, #8]
    31ec:	428d      	cmp	r5, r1
    31ee:	d8bb      	bhi.n	3168 <__aeabi_ddiv+0x56c>
    31f0:	469b      	mov	fp, r3
    31f2:	2600      	movs	r6, #0
    31f4:	e67b      	b.n	2eee <__aeabi_ddiv+0x2f2>
    31f6:	9803      	ldr	r0, [sp, #12]
    31f8:	4298      	cmp	r0, r3
    31fa:	d3c5      	bcc.n	3188 <__aeabi_ddiv+0x58c>
    31fc:	0011      	movs	r1, r2
    31fe:	e732      	b.n	3066 <__aeabi_ddiv+0x46a>
    3200:	2000      	movs	r0, #0
    3202:	e7d7      	b.n	31b4 <__aeabi_ddiv+0x5b8>
    3204:	2680      	movs	r6, #128	; 0x80
    3206:	465b      	mov	r3, fp
    3208:	0336      	lsls	r6, r6, #12
    320a:	431e      	orrs	r6, r3
    320c:	0336      	lsls	r6, r6, #12
    320e:	0b36      	lsrs	r6, r6, #12
    3210:	9a00      	ldr	r2, [sp, #0]
    3212:	4689      	mov	r9, r1
    3214:	4b03      	ldr	r3, [pc, #12]	; (3224 <__aeabi_ddiv+0x628>)
    3216:	e557      	b.n	2cc8 <__aeabi_ddiv+0xcc>
    3218:	000003ff 	.word	0x000003ff
    321c:	feffffff 	.word	0xfeffffff
    3220:	000007fe 	.word	0x000007fe
    3224:	000007ff 	.word	0x000007ff

00003228 <__aeabi_dmul>:
    3228:	b5f0      	push	{r4, r5, r6, r7, lr}
    322a:	465f      	mov	r7, fp
    322c:	4656      	mov	r6, sl
    322e:	464d      	mov	r5, r9
    3230:	4644      	mov	r4, r8
    3232:	b4f0      	push	{r4, r5, r6, r7}
    3234:	030d      	lsls	r5, r1, #12
    3236:	4699      	mov	r9, r3
    3238:	004e      	lsls	r6, r1, #1
    323a:	0b2b      	lsrs	r3, r5, #12
    323c:	b087      	sub	sp, #28
    323e:	0007      	movs	r7, r0
    3240:	4692      	mov	sl, r2
    3242:	4680      	mov	r8, r0
    3244:	469b      	mov	fp, r3
    3246:	0d76      	lsrs	r6, r6, #21
    3248:	0fcc      	lsrs	r4, r1, #31
    324a:	2e00      	cmp	r6, #0
    324c:	d069      	beq.n	3322 <__aeabi_dmul+0xfa>
    324e:	4b6d      	ldr	r3, [pc, #436]	; (3404 <__aeabi_dmul+0x1dc>)
    3250:	429e      	cmp	r6, r3
    3252:	d035      	beq.n	32c0 <__aeabi_dmul+0x98>
    3254:	465b      	mov	r3, fp
    3256:	2280      	movs	r2, #128	; 0x80
    3258:	00dd      	lsls	r5, r3, #3
    325a:	0412      	lsls	r2, r2, #16
    325c:	0f43      	lsrs	r3, r0, #29
    325e:	4313      	orrs	r3, r2
    3260:	432b      	orrs	r3, r5
    3262:	469b      	mov	fp, r3
    3264:	00c3      	lsls	r3, r0, #3
    3266:	4698      	mov	r8, r3
    3268:	4b67      	ldr	r3, [pc, #412]	; (3408 <__aeabi_dmul+0x1e0>)
    326a:	2700      	movs	r7, #0
    326c:	469c      	mov	ip, r3
    326e:	2300      	movs	r3, #0
    3270:	4466      	add	r6, ip
    3272:	9301      	str	r3, [sp, #4]
    3274:	464a      	mov	r2, r9
    3276:	0315      	lsls	r5, r2, #12
    3278:	0050      	lsls	r0, r2, #1
    327a:	0fd2      	lsrs	r2, r2, #31
    327c:	4653      	mov	r3, sl
    327e:	0b2d      	lsrs	r5, r5, #12
    3280:	0d40      	lsrs	r0, r0, #21
    3282:	4691      	mov	r9, r2
    3284:	d100      	bne.n	3288 <__aeabi_dmul+0x60>
    3286:	e076      	b.n	3376 <__aeabi_dmul+0x14e>
    3288:	4a5e      	ldr	r2, [pc, #376]	; (3404 <__aeabi_dmul+0x1dc>)
    328a:	4290      	cmp	r0, r2
    328c:	d06c      	beq.n	3368 <__aeabi_dmul+0x140>
    328e:	2280      	movs	r2, #128	; 0x80
    3290:	0f5b      	lsrs	r3, r3, #29
    3292:	0412      	lsls	r2, r2, #16
    3294:	4313      	orrs	r3, r2
    3296:	4a5c      	ldr	r2, [pc, #368]	; (3408 <__aeabi_dmul+0x1e0>)
    3298:	00ed      	lsls	r5, r5, #3
    329a:	4694      	mov	ip, r2
    329c:	431d      	orrs	r5, r3
    329e:	4653      	mov	r3, sl
    32a0:	2200      	movs	r2, #0
    32a2:	00db      	lsls	r3, r3, #3
    32a4:	4460      	add	r0, ip
    32a6:	4649      	mov	r1, r9
    32a8:	1836      	adds	r6, r6, r0
    32aa:	1c70      	adds	r0, r6, #1
    32ac:	4061      	eors	r1, r4
    32ae:	9002      	str	r0, [sp, #8]
    32b0:	4317      	orrs	r7, r2
    32b2:	2f0f      	cmp	r7, #15
    32b4:	d900      	bls.n	32b8 <__aeabi_dmul+0x90>
    32b6:	e0af      	b.n	3418 <__aeabi_dmul+0x1f0>
    32b8:	4854      	ldr	r0, [pc, #336]	; (340c <__aeabi_dmul+0x1e4>)
    32ba:	00bf      	lsls	r7, r7, #2
    32bc:	59c7      	ldr	r7, [r0, r7]
    32be:	46bf      	mov	pc, r7
    32c0:	465b      	mov	r3, fp
    32c2:	431f      	orrs	r7, r3
    32c4:	d000      	beq.n	32c8 <__aeabi_dmul+0xa0>
    32c6:	e088      	b.n	33da <__aeabi_dmul+0x1b2>
    32c8:	2300      	movs	r3, #0
    32ca:	469b      	mov	fp, r3
    32cc:	4698      	mov	r8, r3
    32ce:	3302      	adds	r3, #2
    32d0:	2708      	movs	r7, #8
    32d2:	9301      	str	r3, [sp, #4]
    32d4:	e7ce      	b.n	3274 <__aeabi_dmul+0x4c>
    32d6:	4649      	mov	r1, r9
    32d8:	2a02      	cmp	r2, #2
    32da:	d06a      	beq.n	33b2 <__aeabi_dmul+0x18a>
    32dc:	2a03      	cmp	r2, #3
    32de:	d100      	bne.n	32e2 <__aeabi_dmul+0xba>
    32e0:	e209      	b.n	36f6 <__aeabi_dmul+0x4ce>
    32e2:	2a01      	cmp	r2, #1
    32e4:	d000      	beq.n	32e8 <__aeabi_dmul+0xc0>
    32e6:	e1bb      	b.n	3660 <__aeabi_dmul+0x438>
    32e8:	4011      	ands	r1, r2
    32ea:	2200      	movs	r2, #0
    32ec:	2300      	movs	r3, #0
    32ee:	2500      	movs	r5, #0
    32f0:	4690      	mov	r8, r2
    32f2:	b2cc      	uxtb	r4, r1
    32f4:	2100      	movs	r1, #0
    32f6:	032d      	lsls	r5, r5, #12
    32f8:	0d0a      	lsrs	r2, r1, #20
    32fa:	0512      	lsls	r2, r2, #20
    32fc:	0b2d      	lsrs	r5, r5, #12
    32fe:	4315      	orrs	r5, r2
    3300:	4a43      	ldr	r2, [pc, #268]	; (3410 <__aeabi_dmul+0x1e8>)
    3302:	051b      	lsls	r3, r3, #20
    3304:	4015      	ands	r5, r2
    3306:	431d      	orrs	r5, r3
    3308:	006d      	lsls	r5, r5, #1
    330a:	07e4      	lsls	r4, r4, #31
    330c:	086d      	lsrs	r5, r5, #1
    330e:	4325      	orrs	r5, r4
    3310:	4640      	mov	r0, r8
    3312:	0029      	movs	r1, r5
    3314:	b007      	add	sp, #28
    3316:	bc3c      	pop	{r2, r3, r4, r5}
    3318:	4690      	mov	r8, r2
    331a:	4699      	mov	r9, r3
    331c:	46a2      	mov	sl, r4
    331e:	46ab      	mov	fp, r5
    3320:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3322:	4303      	orrs	r3, r0
    3324:	d052      	beq.n	33cc <__aeabi_dmul+0x1a4>
    3326:	465b      	mov	r3, fp
    3328:	2b00      	cmp	r3, #0
    332a:	d100      	bne.n	332e <__aeabi_dmul+0x106>
    332c:	e18a      	b.n	3644 <__aeabi_dmul+0x41c>
    332e:	4658      	mov	r0, fp
    3330:	f000 fdb6 	bl	3ea0 <__clzsi2>
    3334:	0003      	movs	r3, r0
    3336:	3b0b      	subs	r3, #11
    3338:	2b1c      	cmp	r3, #28
    333a:	dd00      	ble.n	333e <__aeabi_dmul+0x116>
    333c:	e17b      	b.n	3636 <__aeabi_dmul+0x40e>
    333e:	221d      	movs	r2, #29
    3340:	1ad3      	subs	r3, r2, r3
    3342:	003a      	movs	r2, r7
    3344:	0001      	movs	r1, r0
    3346:	465d      	mov	r5, fp
    3348:	40da      	lsrs	r2, r3
    334a:	3908      	subs	r1, #8
    334c:	408d      	lsls	r5, r1
    334e:	0013      	movs	r3, r2
    3350:	408f      	lsls	r7, r1
    3352:	432b      	orrs	r3, r5
    3354:	469b      	mov	fp, r3
    3356:	46b8      	mov	r8, r7
    3358:	4b2e      	ldr	r3, [pc, #184]	; (3414 <__aeabi_dmul+0x1ec>)
    335a:	2700      	movs	r7, #0
    335c:	469c      	mov	ip, r3
    335e:	2300      	movs	r3, #0
    3360:	4460      	add	r0, ip
    3362:	4246      	negs	r6, r0
    3364:	9301      	str	r3, [sp, #4]
    3366:	e785      	b.n	3274 <__aeabi_dmul+0x4c>
    3368:	4652      	mov	r2, sl
    336a:	432a      	orrs	r2, r5
    336c:	d12c      	bne.n	33c8 <__aeabi_dmul+0x1a0>
    336e:	2500      	movs	r5, #0
    3370:	2300      	movs	r3, #0
    3372:	2202      	movs	r2, #2
    3374:	e797      	b.n	32a6 <__aeabi_dmul+0x7e>
    3376:	4652      	mov	r2, sl
    3378:	432a      	orrs	r2, r5
    337a:	d021      	beq.n	33c0 <__aeabi_dmul+0x198>
    337c:	2d00      	cmp	r5, #0
    337e:	d100      	bne.n	3382 <__aeabi_dmul+0x15a>
    3380:	e154      	b.n	362c <__aeabi_dmul+0x404>
    3382:	0028      	movs	r0, r5
    3384:	f000 fd8c 	bl	3ea0 <__clzsi2>
    3388:	0003      	movs	r3, r0
    338a:	3b0b      	subs	r3, #11
    338c:	2b1c      	cmp	r3, #28
    338e:	dd00      	ble.n	3392 <__aeabi_dmul+0x16a>
    3390:	e146      	b.n	3620 <__aeabi_dmul+0x3f8>
    3392:	211d      	movs	r1, #29
    3394:	1acb      	subs	r3, r1, r3
    3396:	4651      	mov	r1, sl
    3398:	0002      	movs	r2, r0
    339a:	40d9      	lsrs	r1, r3
    339c:	4653      	mov	r3, sl
    339e:	3a08      	subs	r2, #8
    33a0:	4095      	lsls	r5, r2
    33a2:	4093      	lsls	r3, r2
    33a4:	430d      	orrs	r5, r1
    33a6:	4a1b      	ldr	r2, [pc, #108]	; (3414 <__aeabi_dmul+0x1ec>)
    33a8:	4694      	mov	ip, r2
    33aa:	4460      	add	r0, ip
    33ac:	4240      	negs	r0, r0
    33ae:	2200      	movs	r2, #0
    33b0:	e779      	b.n	32a6 <__aeabi_dmul+0x7e>
    33b2:	2401      	movs	r4, #1
    33b4:	2200      	movs	r2, #0
    33b6:	400c      	ands	r4, r1
    33b8:	4b12      	ldr	r3, [pc, #72]	; (3404 <__aeabi_dmul+0x1dc>)
    33ba:	2500      	movs	r5, #0
    33bc:	4690      	mov	r8, r2
    33be:	e799      	b.n	32f4 <__aeabi_dmul+0xcc>
    33c0:	2500      	movs	r5, #0
    33c2:	2300      	movs	r3, #0
    33c4:	2201      	movs	r2, #1
    33c6:	e76e      	b.n	32a6 <__aeabi_dmul+0x7e>
    33c8:	2203      	movs	r2, #3
    33ca:	e76c      	b.n	32a6 <__aeabi_dmul+0x7e>
    33cc:	2300      	movs	r3, #0
    33ce:	469b      	mov	fp, r3
    33d0:	4698      	mov	r8, r3
    33d2:	3301      	adds	r3, #1
    33d4:	2704      	movs	r7, #4
    33d6:	9301      	str	r3, [sp, #4]
    33d8:	e74c      	b.n	3274 <__aeabi_dmul+0x4c>
    33da:	2303      	movs	r3, #3
    33dc:	270c      	movs	r7, #12
    33de:	9301      	str	r3, [sp, #4]
    33e0:	e748      	b.n	3274 <__aeabi_dmul+0x4c>
    33e2:	2300      	movs	r3, #0
    33e4:	2580      	movs	r5, #128	; 0x80
    33e6:	4698      	mov	r8, r3
    33e8:	2400      	movs	r4, #0
    33ea:	032d      	lsls	r5, r5, #12
    33ec:	4b05      	ldr	r3, [pc, #20]	; (3404 <__aeabi_dmul+0x1dc>)
    33ee:	e781      	b.n	32f4 <__aeabi_dmul+0xcc>
    33f0:	465d      	mov	r5, fp
    33f2:	4643      	mov	r3, r8
    33f4:	9a01      	ldr	r2, [sp, #4]
    33f6:	e76f      	b.n	32d8 <__aeabi_dmul+0xb0>
    33f8:	465d      	mov	r5, fp
    33fa:	4643      	mov	r3, r8
    33fc:	0021      	movs	r1, r4
    33fe:	9a01      	ldr	r2, [sp, #4]
    3400:	e76a      	b.n	32d8 <__aeabi_dmul+0xb0>
    3402:	46c0      	nop			; (mov r8, r8)
    3404:	000007ff 	.word	0x000007ff
    3408:	fffffc01 	.word	0xfffffc01
    340c:	0000400c 	.word	0x0000400c
    3410:	800fffff 	.word	0x800fffff
    3414:	000003f3 	.word	0x000003f3
    3418:	4642      	mov	r2, r8
    341a:	0c12      	lsrs	r2, r2, #16
    341c:	4691      	mov	r9, r2
    341e:	0c1a      	lsrs	r2, r3, #16
    3420:	4694      	mov	ip, r2
    3422:	4642      	mov	r2, r8
    3424:	0417      	lsls	r7, r2, #16
    3426:	464a      	mov	r2, r9
    3428:	041b      	lsls	r3, r3, #16
    342a:	0c1b      	lsrs	r3, r3, #16
    342c:	435a      	muls	r2, r3
    342e:	4660      	mov	r0, ip
    3430:	4690      	mov	r8, r2
    3432:	464a      	mov	r2, r9
    3434:	4342      	muls	r2, r0
    3436:	0010      	movs	r0, r2
    3438:	9203      	str	r2, [sp, #12]
    343a:	4662      	mov	r2, ip
    343c:	001c      	movs	r4, r3
    343e:	0c3f      	lsrs	r7, r7, #16
    3440:	437a      	muls	r2, r7
    3442:	437c      	muls	r4, r7
    3444:	4442      	add	r2, r8
    3446:	9201      	str	r2, [sp, #4]
    3448:	0c22      	lsrs	r2, r4, #16
    344a:	4692      	mov	sl, r2
    344c:	9a01      	ldr	r2, [sp, #4]
    344e:	4452      	add	r2, sl
    3450:	4590      	cmp	r8, r2
    3452:	d906      	bls.n	3462 <__aeabi_dmul+0x23a>
    3454:	4682      	mov	sl, r0
    3456:	2080      	movs	r0, #128	; 0x80
    3458:	0240      	lsls	r0, r0, #9
    345a:	4680      	mov	r8, r0
    345c:	44c2      	add	sl, r8
    345e:	4650      	mov	r0, sl
    3460:	9003      	str	r0, [sp, #12]
    3462:	0c10      	lsrs	r0, r2, #16
    3464:	9004      	str	r0, [sp, #16]
    3466:	4648      	mov	r0, r9
    3468:	0424      	lsls	r4, r4, #16
    346a:	0c24      	lsrs	r4, r4, #16
    346c:	0412      	lsls	r2, r2, #16
    346e:	1912      	adds	r2, r2, r4
    3470:	9205      	str	r2, [sp, #20]
    3472:	0c2a      	lsrs	r2, r5, #16
    3474:	042d      	lsls	r5, r5, #16
    3476:	0c2d      	lsrs	r5, r5, #16
    3478:	4368      	muls	r0, r5
    347a:	002c      	movs	r4, r5
    347c:	4682      	mov	sl, r0
    347e:	4648      	mov	r0, r9
    3480:	437c      	muls	r4, r7
    3482:	4350      	muls	r0, r2
    3484:	4681      	mov	r9, r0
    3486:	0c20      	lsrs	r0, r4, #16
    3488:	4680      	mov	r8, r0
    348a:	4357      	muls	r7, r2
    348c:	4457      	add	r7, sl
    348e:	4447      	add	r7, r8
    3490:	45ba      	cmp	sl, r7
    3492:	d903      	bls.n	349c <__aeabi_dmul+0x274>
    3494:	2080      	movs	r0, #128	; 0x80
    3496:	0240      	lsls	r0, r0, #9
    3498:	4680      	mov	r8, r0
    349a:	44c1      	add	r9, r8
    349c:	0c38      	lsrs	r0, r7, #16
    349e:	043f      	lsls	r7, r7, #16
    34a0:	46b8      	mov	r8, r7
    34a2:	4448      	add	r0, r9
    34a4:	0424      	lsls	r4, r4, #16
    34a6:	0c24      	lsrs	r4, r4, #16
    34a8:	9001      	str	r0, [sp, #4]
    34aa:	9804      	ldr	r0, [sp, #16]
    34ac:	44a0      	add	r8, r4
    34ae:	4440      	add	r0, r8
    34b0:	9004      	str	r0, [sp, #16]
    34b2:	4658      	mov	r0, fp
    34b4:	0c00      	lsrs	r0, r0, #16
    34b6:	4681      	mov	r9, r0
    34b8:	4658      	mov	r0, fp
    34ba:	0404      	lsls	r4, r0, #16
    34bc:	0c20      	lsrs	r0, r4, #16
    34be:	4682      	mov	sl, r0
    34c0:	0007      	movs	r7, r0
    34c2:	4648      	mov	r0, r9
    34c4:	435f      	muls	r7, r3
    34c6:	464c      	mov	r4, r9
    34c8:	4343      	muls	r3, r0
    34ca:	4660      	mov	r0, ip
    34cc:	4360      	muls	r0, r4
    34ce:	4664      	mov	r4, ip
    34d0:	4683      	mov	fp, r0
    34d2:	4650      	mov	r0, sl
    34d4:	4344      	muls	r4, r0
    34d6:	0c38      	lsrs	r0, r7, #16
    34d8:	4684      	mov	ip, r0
    34da:	18e4      	adds	r4, r4, r3
    34dc:	4464      	add	r4, ip
    34de:	42a3      	cmp	r3, r4
    34e0:	d903      	bls.n	34ea <__aeabi_dmul+0x2c2>
    34e2:	2380      	movs	r3, #128	; 0x80
    34e4:	025b      	lsls	r3, r3, #9
    34e6:	469c      	mov	ip, r3
    34e8:	44e3      	add	fp, ip
    34ea:	4648      	mov	r0, r9
    34ec:	043f      	lsls	r7, r7, #16
    34ee:	0c23      	lsrs	r3, r4, #16
    34f0:	0c3f      	lsrs	r7, r7, #16
    34f2:	0424      	lsls	r4, r4, #16
    34f4:	19e4      	adds	r4, r4, r7
    34f6:	4657      	mov	r7, sl
    34f8:	4368      	muls	r0, r5
    34fa:	436f      	muls	r7, r5
    34fc:	4684      	mov	ip, r0
    34fe:	464d      	mov	r5, r9
    3500:	4650      	mov	r0, sl
    3502:	4355      	muls	r5, r2
    3504:	4342      	muls	r2, r0
    3506:	0c38      	lsrs	r0, r7, #16
    3508:	4681      	mov	r9, r0
    350a:	4462      	add	r2, ip
    350c:	444a      	add	r2, r9
    350e:	445b      	add	r3, fp
    3510:	4594      	cmp	ip, r2
    3512:	d903      	bls.n	351c <__aeabi_dmul+0x2f4>
    3514:	2080      	movs	r0, #128	; 0x80
    3516:	0240      	lsls	r0, r0, #9
    3518:	4684      	mov	ip, r0
    351a:	4465      	add	r5, ip
    351c:	9803      	ldr	r0, [sp, #12]
    351e:	043f      	lsls	r7, r7, #16
    3520:	4683      	mov	fp, r0
    3522:	9804      	ldr	r0, [sp, #16]
    3524:	0c3f      	lsrs	r7, r7, #16
    3526:	4684      	mov	ip, r0
    3528:	44e3      	add	fp, ip
    352a:	45c3      	cmp	fp, r8
    352c:	4180      	sbcs	r0, r0
    352e:	4240      	negs	r0, r0
    3530:	4682      	mov	sl, r0
    3532:	0410      	lsls	r0, r2, #16
    3534:	4684      	mov	ip, r0
    3536:	9801      	ldr	r0, [sp, #4]
    3538:	4467      	add	r7, ip
    353a:	4684      	mov	ip, r0
    353c:	4467      	add	r7, ip
    353e:	44a3      	add	fp, r4
    3540:	46bc      	mov	ip, r7
    3542:	45a3      	cmp	fp, r4
    3544:	41a4      	sbcs	r4, r4
    3546:	4699      	mov	r9, r3
    3548:	44d4      	add	ip, sl
    354a:	4264      	negs	r4, r4
    354c:	4287      	cmp	r7, r0
    354e:	41bf      	sbcs	r7, r7
    3550:	45d4      	cmp	ip, sl
    3552:	4180      	sbcs	r0, r0
    3554:	44e1      	add	r9, ip
    3556:	46a0      	mov	r8, r4
    3558:	4599      	cmp	r9, r3
    355a:	419b      	sbcs	r3, r3
    355c:	427f      	negs	r7, r7
    355e:	4240      	negs	r0, r0
    3560:	44c8      	add	r8, r9
    3562:	4307      	orrs	r7, r0
    3564:	0c12      	lsrs	r2, r2, #16
    3566:	18ba      	adds	r2, r7, r2
    3568:	45a0      	cmp	r8, r4
    356a:	41a4      	sbcs	r4, r4
    356c:	425f      	negs	r7, r3
    356e:	003b      	movs	r3, r7
    3570:	4264      	negs	r4, r4
    3572:	4323      	orrs	r3, r4
    3574:	18d7      	adds	r7, r2, r3
    3576:	4643      	mov	r3, r8
    3578:	197d      	adds	r5, r7, r5
    357a:	0ddb      	lsrs	r3, r3, #23
    357c:	026d      	lsls	r5, r5, #9
    357e:	431d      	orrs	r5, r3
    3580:	465b      	mov	r3, fp
    3582:	025a      	lsls	r2, r3, #9
    3584:	9b05      	ldr	r3, [sp, #20]
    3586:	431a      	orrs	r2, r3
    3588:	1e53      	subs	r3, r2, #1
    358a:	419a      	sbcs	r2, r3
    358c:	465b      	mov	r3, fp
    358e:	0ddb      	lsrs	r3, r3, #23
    3590:	431a      	orrs	r2, r3
    3592:	4643      	mov	r3, r8
    3594:	025b      	lsls	r3, r3, #9
    3596:	4313      	orrs	r3, r2
    3598:	01ea      	lsls	r2, r5, #7
    359a:	d507      	bpl.n	35ac <__aeabi_dmul+0x384>
    359c:	2201      	movs	r2, #1
    359e:	085c      	lsrs	r4, r3, #1
    35a0:	4013      	ands	r3, r2
    35a2:	4323      	orrs	r3, r4
    35a4:	07ea      	lsls	r2, r5, #31
    35a6:	9e02      	ldr	r6, [sp, #8]
    35a8:	4313      	orrs	r3, r2
    35aa:	086d      	lsrs	r5, r5, #1
    35ac:	4a57      	ldr	r2, [pc, #348]	; (370c <__aeabi_dmul+0x4e4>)
    35ae:	18b2      	adds	r2, r6, r2
    35b0:	2a00      	cmp	r2, #0
    35b2:	dd4b      	ble.n	364c <__aeabi_dmul+0x424>
    35b4:	0758      	lsls	r0, r3, #29
    35b6:	d009      	beq.n	35cc <__aeabi_dmul+0x3a4>
    35b8:	200f      	movs	r0, #15
    35ba:	4018      	ands	r0, r3
    35bc:	2804      	cmp	r0, #4
    35be:	d005      	beq.n	35cc <__aeabi_dmul+0x3a4>
    35c0:	1d18      	adds	r0, r3, #4
    35c2:	4298      	cmp	r0, r3
    35c4:	419b      	sbcs	r3, r3
    35c6:	425b      	negs	r3, r3
    35c8:	18ed      	adds	r5, r5, r3
    35ca:	0003      	movs	r3, r0
    35cc:	01e8      	lsls	r0, r5, #7
    35ce:	d504      	bpl.n	35da <__aeabi_dmul+0x3b2>
    35d0:	4a4f      	ldr	r2, [pc, #316]	; (3710 <__aeabi_dmul+0x4e8>)
    35d2:	4015      	ands	r5, r2
    35d4:	2280      	movs	r2, #128	; 0x80
    35d6:	00d2      	lsls	r2, r2, #3
    35d8:	18b2      	adds	r2, r6, r2
    35da:	484e      	ldr	r0, [pc, #312]	; (3714 <__aeabi_dmul+0x4ec>)
    35dc:	4282      	cmp	r2, r0
    35de:	dd00      	ble.n	35e2 <__aeabi_dmul+0x3ba>
    35e0:	e6e7      	b.n	33b2 <__aeabi_dmul+0x18a>
    35e2:	2401      	movs	r4, #1
    35e4:	08db      	lsrs	r3, r3, #3
    35e6:	0768      	lsls	r0, r5, #29
    35e8:	4318      	orrs	r0, r3
    35ea:	026d      	lsls	r5, r5, #9
    35ec:	0553      	lsls	r3, r2, #21
    35ee:	4680      	mov	r8, r0
    35f0:	0b2d      	lsrs	r5, r5, #12
    35f2:	0d5b      	lsrs	r3, r3, #21
    35f4:	400c      	ands	r4, r1
    35f6:	e67d      	b.n	32f4 <__aeabi_dmul+0xcc>
    35f8:	2280      	movs	r2, #128	; 0x80
    35fa:	4659      	mov	r1, fp
    35fc:	0312      	lsls	r2, r2, #12
    35fe:	4211      	tst	r1, r2
    3600:	d008      	beq.n	3614 <__aeabi_dmul+0x3ec>
    3602:	4215      	tst	r5, r2
    3604:	d106      	bne.n	3614 <__aeabi_dmul+0x3ec>
    3606:	4315      	orrs	r5, r2
    3608:	032d      	lsls	r5, r5, #12
    360a:	4698      	mov	r8, r3
    360c:	0b2d      	lsrs	r5, r5, #12
    360e:	464c      	mov	r4, r9
    3610:	4b41      	ldr	r3, [pc, #260]	; (3718 <__aeabi_dmul+0x4f0>)
    3612:	e66f      	b.n	32f4 <__aeabi_dmul+0xcc>
    3614:	465d      	mov	r5, fp
    3616:	4315      	orrs	r5, r2
    3618:	032d      	lsls	r5, r5, #12
    361a:	0b2d      	lsrs	r5, r5, #12
    361c:	4b3e      	ldr	r3, [pc, #248]	; (3718 <__aeabi_dmul+0x4f0>)
    361e:	e669      	b.n	32f4 <__aeabi_dmul+0xcc>
    3620:	0003      	movs	r3, r0
    3622:	4655      	mov	r5, sl
    3624:	3b28      	subs	r3, #40	; 0x28
    3626:	409d      	lsls	r5, r3
    3628:	2300      	movs	r3, #0
    362a:	e6bc      	b.n	33a6 <__aeabi_dmul+0x17e>
    362c:	4650      	mov	r0, sl
    362e:	f000 fc37 	bl	3ea0 <__clzsi2>
    3632:	3020      	adds	r0, #32
    3634:	e6a8      	b.n	3388 <__aeabi_dmul+0x160>
    3636:	0003      	movs	r3, r0
    3638:	3b28      	subs	r3, #40	; 0x28
    363a:	409f      	lsls	r7, r3
    363c:	2300      	movs	r3, #0
    363e:	46bb      	mov	fp, r7
    3640:	4698      	mov	r8, r3
    3642:	e689      	b.n	3358 <__aeabi_dmul+0x130>
    3644:	f000 fc2c 	bl	3ea0 <__clzsi2>
    3648:	3020      	adds	r0, #32
    364a:	e673      	b.n	3334 <__aeabi_dmul+0x10c>
    364c:	2401      	movs	r4, #1
    364e:	1aa6      	subs	r6, r4, r2
    3650:	2e38      	cmp	r6, #56	; 0x38
    3652:	dd07      	ble.n	3664 <__aeabi_dmul+0x43c>
    3654:	2200      	movs	r2, #0
    3656:	400c      	ands	r4, r1
    3658:	2300      	movs	r3, #0
    365a:	2500      	movs	r5, #0
    365c:	4690      	mov	r8, r2
    365e:	e649      	b.n	32f4 <__aeabi_dmul+0xcc>
    3660:	9e02      	ldr	r6, [sp, #8]
    3662:	e7a3      	b.n	35ac <__aeabi_dmul+0x384>
    3664:	2e1f      	cmp	r6, #31
    3666:	dc20      	bgt.n	36aa <__aeabi_dmul+0x482>
    3668:	2220      	movs	r2, #32
    366a:	002c      	movs	r4, r5
    366c:	0018      	movs	r0, r3
    366e:	1b92      	subs	r2, r2, r6
    3670:	40f0      	lsrs	r0, r6
    3672:	4094      	lsls	r4, r2
    3674:	4093      	lsls	r3, r2
    3676:	4304      	orrs	r4, r0
    3678:	1e58      	subs	r0, r3, #1
    367a:	4183      	sbcs	r3, r0
    367c:	431c      	orrs	r4, r3
    367e:	40f5      	lsrs	r5, r6
    3680:	0763      	lsls	r3, r4, #29
    3682:	d009      	beq.n	3698 <__aeabi_dmul+0x470>
    3684:	230f      	movs	r3, #15
    3686:	4023      	ands	r3, r4
    3688:	2b04      	cmp	r3, #4
    368a:	d005      	beq.n	3698 <__aeabi_dmul+0x470>
    368c:	0023      	movs	r3, r4
    368e:	1d1c      	adds	r4, r3, #4
    3690:	429c      	cmp	r4, r3
    3692:	4192      	sbcs	r2, r2
    3694:	4252      	negs	r2, r2
    3696:	18ad      	adds	r5, r5, r2
    3698:	022b      	lsls	r3, r5, #8
    369a:	d51f      	bpl.n	36dc <__aeabi_dmul+0x4b4>
    369c:	2401      	movs	r4, #1
    369e:	2200      	movs	r2, #0
    36a0:	400c      	ands	r4, r1
    36a2:	2301      	movs	r3, #1
    36a4:	2500      	movs	r5, #0
    36a6:	4690      	mov	r8, r2
    36a8:	e624      	b.n	32f4 <__aeabi_dmul+0xcc>
    36aa:	201f      	movs	r0, #31
    36ac:	002c      	movs	r4, r5
    36ae:	4240      	negs	r0, r0
    36b0:	1a82      	subs	r2, r0, r2
    36b2:	40d4      	lsrs	r4, r2
    36b4:	2e20      	cmp	r6, #32
    36b6:	d01c      	beq.n	36f2 <__aeabi_dmul+0x4ca>
    36b8:	2240      	movs	r2, #64	; 0x40
    36ba:	1b96      	subs	r6, r2, r6
    36bc:	40b5      	lsls	r5, r6
    36be:	432b      	orrs	r3, r5
    36c0:	1e58      	subs	r0, r3, #1
    36c2:	4183      	sbcs	r3, r0
    36c4:	2007      	movs	r0, #7
    36c6:	4323      	orrs	r3, r4
    36c8:	4018      	ands	r0, r3
    36ca:	2500      	movs	r5, #0
    36cc:	2800      	cmp	r0, #0
    36ce:	d009      	beq.n	36e4 <__aeabi_dmul+0x4bc>
    36d0:	220f      	movs	r2, #15
    36d2:	2500      	movs	r5, #0
    36d4:	401a      	ands	r2, r3
    36d6:	001c      	movs	r4, r3
    36d8:	2a04      	cmp	r2, #4
    36da:	d1d8      	bne.n	368e <__aeabi_dmul+0x466>
    36dc:	0023      	movs	r3, r4
    36de:	0768      	lsls	r0, r5, #29
    36e0:	026d      	lsls	r5, r5, #9
    36e2:	0b2d      	lsrs	r5, r5, #12
    36e4:	2401      	movs	r4, #1
    36e6:	08db      	lsrs	r3, r3, #3
    36e8:	4303      	orrs	r3, r0
    36ea:	4698      	mov	r8, r3
    36ec:	400c      	ands	r4, r1
    36ee:	2300      	movs	r3, #0
    36f0:	e600      	b.n	32f4 <__aeabi_dmul+0xcc>
    36f2:	2500      	movs	r5, #0
    36f4:	e7e3      	b.n	36be <__aeabi_dmul+0x496>
    36f6:	2280      	movs	r2, #128	; 0x80
    36f8:	2401      	movs	r4, #1
    36fa:	0312      	lsls	r2, r2, #12
    36fc:	4315      	orrs	r5, r2
    36fe:	032d      	lsls	r5, r5, #12
    3700:	4698      	mov	r8, r3
    3702:	0b2d      	lsrs	r5, r5, #12
    3704:	400c      	ands	r4, r1
    3706:	4b04      	ldr	r3, [pc, #16]	; (3718 <__aeabi_dmul+0x4f0>)
    3708:	e5f4      	b.n	32f4 <__aeabi_dmul+0xcc>
    370a:	46c0      	nop			; (mov r8, r8)
    370c:	000003ff 	.word	0x000003ff
    3710:	feffffff 	.word	0xfeffffff
    3714:	000007fe 	.word	0x000007fe
    3718:	000007ff 	.word	0x000007ff

0000371c <__aeabi_dsub>:
    371c:	b5f0      	push	{r4, r5, r6, r7, lr}
    371e:	4657      	mov	r7, sl
    3720:	464e      	mov	r6, r9
    3722:	4645      	mov	r5, r8
    3724:	b4e0      	push	{r5, r6, r7}
    3726:	000e      	movs	r6, r1
    3728:	0011      	movs	r1, r2
    372a:	0ff2      	lsrs	r2, r6, #31
    372c:	4692      	mov	sl, r2
    372e:	00c5      	lsls	r5, r0, #3
    3730:	0f42      	lsrs	r2, r0, #29
    3732:	0318      	lsls	r0, r3, #12
    3734:	0337      	lsls	r7, r6, #12
    3736:	0074      	lsls	r4, r6, #1
    3738:	0a40      	lsrs	r0, r0, #9
    373a:	0f4e      	lsrs	r6, r1, #29
    373c:	0a7f      	lsrs	r7, r7, #9
    373e:	4330      	orrs	r0, r6
    3740:	4ecf      	ldr	r6, [pc, #828]	; (3a80 <__aeabi_dsub+0x364>)
    3742:	4317      	orrs	r7, r2
    3744:	005a      	lsls	r2, r3, #1
    3746:	0d64      	lsrs	r4, r4, #21
    3748:	0d52      	lsrs	r2, r2, #21
    374a:	0fdb      	lsrs	r3, r3, #31
    374c:	00c9      	lsls	r1, r1, #3
    374e:	42b2      	cmp	r2, r6
    3750:	d100      	bne.n	3754 <__aeabi_dsub+0x38>
    3752:	e0e5      	b.n	3920 <__aeabi_dsub+0x204>
    3754:	2601      	movs	r6, #1
    3756:	4073      	eors	r3, r6
    3758:	1aa6      	subs	r6, r4, r2
    375a:	46b4      	mov	ip, r6
    375c:	4553      	cmp	r3, sl
    375e:	d100      	bne.n	3762 <__aeabi_dsub+0x46>
    3760:	e0af      	b.n	38c2 <__aeabi_dsub+0x1a6>
    3762:	2e00      	cmp	r6, #0
    3764:	dc00      	bgt.n	3768 <__aeabi_dsub+0x4c>
    3766:	e10d      	b.n	3984 <__aeabi_dsub+0x268>
    3768:	2a00      	cmp	r2, #0
    376a:	d13a      	bne.n	37e2 <__aeabi_dsub+0xc6>
    376c:	0003      	movs	r3, r0
    376e:	430b      	orrs	r3, r1
    3770:	d000      	beq.n	3774 <__aeabi_dsub+0x58>
    3772:	e0e4      	b.n	393e <__aeabi_dsub+0x222>
    3774:	076b      	lsls	r3, r5, #29
    3776:	d009      	beq.n	378c <__aeabi_dsub+0x70>
    3778:	230f      	movs	r3, #15
    377a:	402b      	ands	r3, r5
    377c:	2b04      	cmp	r3, #4
    377e:	d005      	beq.n	378c <__aeabi_dsub+0x70>
    3780:	1d2b      	adds	r3, r5, #4
    3782:	42ab      	cmp	r3, r5
    3784:	41ad      	sbcs	r5, r5
    3786:	426d      	negs	r5, r5
    3788:	197f      	adds	r7, r7, r5
    378a:	001d      	movs	r5, r3
    378c:	023b      	lsls	r3, r7, #8
    378e:	d400      	bmi.n	3792 <__aeabi_dsub+0x76>
    3790:	e088      	b.n	38a4 <__aeabi_dsub+0x188>
    3792:	4bbb      	ldr	r3, [pc, #748]	; (3a80 <__aeabi_dsub+0x364>)
    3794:	3401      	adds	r4, #1
    3796:	429c      	cmp	r4, r3
    3798:	d100      	bne.n	379c <__aeabi_dsub+0x80>
    379a:	e110      	b.n	39be <__aeabi_dsub+0x2a2>
    379c:	003a      	movs	r2, r7
    379e:	4bb9      	ldr	r3, [pc, #740]	; (3a84 <__aeabi_dsub+0x368>)
    37a0:	4651      	mov	r1, sl
    37a2:	401a      	ands	r2, r3
    37a4:	2301      	movs	r3, #1
    37a6:	0750      	lsls	r0, r2, #29
    37a8:	08ed      	lsrs	r5, r5, #3
    37aa:	0252      	lsls	r2, r2, #9
    37ac:	0564      	lsls	r4, r4, #21
    37ae:	4305      	orrs	r5, r0
    37b0:	0b12      	lsrs	r2, r2, #12
    37b2:	0d64      	lsrs	r4, r4, #21
    37b4:	400b      	ands	r3, r1
    37b6:	2100      	movs	r1, #0
    37b8:	0028      	movs	r0, r5
    37ba:	0312      	lsls	r2, r2, #12
    37bc:	0d0d      	lsrs	r5, r1, #20
    37be:	0b12      	lsrs	r2, r2, #12
    37c0:	0564      	lsls	r4, r4, #21
    37c2:	052d      	lsls	r5, r5, #20
    37c4:	4315      	orrs	r5, r2
    37c6:	0862      	lsrs	r2, r4, #1
    37c8:	4caf      	ldr	r4, [pc, #700]	; (3a88 <__aeabi_dsub+0x36c>)
    37ca:	07db      	lsls	r3, r3, #31
    37cc:	402c      	ands	r4, r5
    37ce:	4314      	orrs	r4, r2
    37d0:	0064      	lsls	r4, r4, #1
    37d2:	0864      	lsrs	r4, r4, #1
    37d4:	431c      	orrs	r4, r3
    37d6:	0021      	movs	r1, r4
    37d8:	bc1c      	pop	{r2, r3, r4}
    37da:	4690      	mov	r8, r2
    37dc:	4699      	mov	r9, r3
    37de:	46a2      	mov	sl, r4
    37e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    37e2:	4ba7      	ldr	r3, [pc, #668]	; (3a80 <__aeabi_dsub+0x364>)
    37e4:	429c      	cmp	r4, r3
    37e6:	d0c5      	beq.n	3774 <__aeabi_dsub+0x58>
    37e8:	2380      	movs	r3, #128	; 0x80
    37ea:	041b      	lsls	r3, r3, #16
    37ec:	4318      	orrs	r0, r3
    37ee:	4663      	mov	r3, ip
    37f0:	2b38      	cmp	r3, #56	; 0x38
    37f2:	dd00      	ble.n	37f6 <__aeabi_dsub+0xda>
    37f4:	e0fd      	b.n	39f2 <__aeabi_dsub+0x2d6>
    37f6:	2b1f      	cmp	r3, #31
    37f8:	dd00      	ble.n	37fc <__aeabi_dsub+0xe0>
    37fa:	e130      	b.n	3a5e <__aeabi_dsub+0x342>
    37fc:	4662      	mov	r2, ip
    37fe:	2320      	movs	r3, #32
    3800:	1a9b      	subs	r3, r3, r2
    3802:	0002      	movs	r2, r0
    3804:	409a      	lsls	r2, r3
    3806:	4666      	mov	r6, ip
    3808:	4690      	mov	r8, r2
    380a:	000a      	movs	r2, r1
    380c:	4099      	lsls	r1, r3
    380e:	40f2      	lsrs	r2, r6
    3810:	4646      	mov	r6, r8
    3812:	1e4b      	subs	r3, r1, #1
    3814:	4199      	sbcs	r1, r3
    3816:	4332      	orrs	r2, r6
    3818:	4311      	orrs	r1, r2
    381a:	4663      	mov	r3, ip
    381c:	0002      	movs	r2, r0
    381e:	40da      	lsrs	r2, r3
    3820:	1a69      	subs	r1, r5, r1
    3822:	428d      	cmp	r5, r1
    3824:	419b      	sbcs	r3, r3
    3826:	000d      	movs	r5, r1
    3828:	1aba      	subs	r2, r7, r2
    382a:	425b      	negs	r3, r3
    382c:	1ad7      	subs	r7, r2, r3
    382e:	023b      	lsls	r3, r7, #8
    3830:	d535      	bpl.n	389e <__aeabi_dsub+0x182>
    3832:	027a      	lsls	r2, r7, #9
    3834:	0a53      	lsrs	r3, r2, #9
    3836:	4698      	mov	r8, r3
    3838:	4643      	mov	r3, r8
    383a:	2b00      	cmp	r3, #0
    383c:	d100      	bne.n	3840 <__aeabi_dsub+0x124>
    383e:	e0c4      	b.n	39ca <__aeabi_dsub+0x2ae>
    3840:	4640      	mov	r0, r8
    3842:	f000 fb2d 	bl	3ea0 <__clzsi2>
    3846:	0003      	movs	r3, r0
    3848:	3b08      	subs	r3, #8
    384a:	2b1f      	cmp	r3, #31
    384c:	dd00      	ble.n	3850 <__aeabi_dsub+0x134>
    384e:	e0c5      	b.n	39dc <__aeabi_dsub+0x2c0>
    3850:	2220      	movs	r2, #32
    3852:	0029      	movs	r1, r5
    3854:	1ad2      	subs	r2, r2, r3
    3856:	4647      	mov	r7, r8
    3858:	40d1      	lsrs	r1, r2
    385a:	409f      	lsls	r7, r3
    385c:	000a      	movs	r2, r1
    385e:	409d      	lsls	r5, r3
    3860:	433a      	orrs	r2, r7
    3862:	429c      	cmp	r4, r3
    3864:	dd00      	ble.n	3868 <__aeabi_dsub+0x14c>
    3866:	e0c0      	b.n	39ea <__aeabi_dsub+0x2ce>
    3868:	1b1c      	subs	r4, r3, r4
    386a:	1c63      	adds	r3, r4, #1
    386c:	2b1f      	cmp	r3, #31
    386e:	dd00      	ble.n	3872 <__aeabi_dsub+0x156>
    3870:	e0e4      	b.n	3a3c <__aeabi_dsub+0x320>
    3872:	2120      	movs	r1, #32
    3874:	0014      	movs	r4, r2
    3876:	0028      	movs	r0, r5
    3878:	1ac9      	subs	r1, r1, r3
    387a:	40d8      	lsrs	r0, r3
    387c:	408c      	lsls	r4, r1
    387e:	408d      	lsls	r5, r1
    3880:	4304      	orrs	r4, r0
    3882:	40da      	lsrs	r2, r3
    3884:	1e68      	subs	r0, r5, #1
    3886:	4185      	sbcs	r5, r0
    3888:	0017      	movs	r7, r2
    388a:	4325      	orrs	r5, r4
    388c:	2400      	movs	r4, #0
    388e:	e771      	b.n	3774 <__aeabi_dsub+0x58>
    3890:	4642      	mov	r2, r8
    3892:	4663      	mov	r3, ip
    3894:	431a      	orrs	r2, r3
    3896:	d100      	bne.n	389a <__aeabi_dsub+0x17e>
    3898:	e24c      	b.n	3d34 <__aeabi_dsub+0x618>
    389a:	4667      	mov	r7, ip
    389c:	4645      	mov	r5, r8
    389e:	076b      	lsls	r3, r5, #29
    38a0:	d000      	beq.n	38a4 <__aeabi_dsub+0x188>
    38a2:	e769      	b.n	3778 <__aeabi_dsub+0x5c>
    38a4:	2301      	movs	r3, #1
    38a6:	4651      	mov	r1, sl
    38a8:	0778      	lsls	r0, r7, #29
    38aa:	08ed      	lsrs	r5, r5, #3
    38ac:	08fa      	lsrs	r2, r7, #3
    38ae:	400b      	ands	r3, r1
    38b0:	4305      	orrs	r5, r0
    38b2:	4973      	ldr	r1, [pc, #460]	; (3a80 <__aeabi_dsub+0x364>)
    38b4:	428c      	cmp	r4, r1
    38b6:	d038      	beq.n	392a <__aeabi_dsub+0x20e>
    38b8:	0312      	lsls	r2, r2, #12
    38ba:	0564      	lsls	r4, r4, #21
    38bc:	0b12      	lsrs	r2, r2, #12
    38be:	0d64      	lsrs	r4, r4, #21
    38c0:	e779      	b.n	37b6 <__aeabi_dsub+0x9a>
    38c2:	2e00      	cmp	r6, #0
    38c4:	dc00      	bgt.n	38c8 <__aeabi_dsub+0x1ac>
    38c6:	e09a      	b.n	39fe <__aeabi_dsub+0x2e2>
    38c8:	2a00      	cmp	r2, #0
    38ca:	d047      	beq.n	395c <__aeabi_dsub+0x240>
    38cc:	4a6c      	ldr	r2, [pc, #432]	; (3a80 <__aeabi_dsub+0x364>)
    38ce:	4294      	cmp	r4, r2
    38d0:	d100      	bne.n	38d4 <__aeabi_dsub+0x1b8>
    38d2:	e74f      	b.n	3774 <__aeabi_dsub+0x58>
    38d4:	2280      	movs	r2, #128	; 0x80
    38d6:	0412      	lsls	r2, r2, #16
    38d8:	4310      	orrs	r0, r2
    38da:	4662      	mov	r2, ip
    38dc:	2a38      	cmp	r2, #56	; 0x38
    38de:	dc00      	bgt.n	38e2 <__aeabi_dsub+0x1c6>
    38e0:	e108      	b.n	3af4 <__aeabi_dsub+0x3d8>
    38e2:	4301      	orrs	r1, r0
    38e4:	1e48      	subs	r0, r1, #1
    38e6:	4181      	sbcs	r1, r0
    38e8:	2200      	movs	r2, #0
    38ea:	b2c9      	uxtb	r1, r1
    38ec:	1949      	adds	r1, r1, r5
    38ee:	19d2      	adds	r2, r2, r7
    38f0:	42a9      	cmp	r1, r5
    38f2:	41bf      	sbcs	r7, r7
    38f4:	000d      	movs	r5, r1
    38f6:	427f      	negs	r7, r7
    38f8:	18bf      	adds	r7, r7, r2
    38fa:	023a      	lsls	r2, r7, #8
    38fc:	d400      	bmi.n	3900 <__aeabi_dsub+0x1e4>
    38fe:	e142      	b.n	3b86 <__aeabi_dsub+0x46a>
    3900:	4a5f      	ldr	r2, [pc, #380]	; (3a80 <__aeabi_dsub+0x364>)
    3902:	3401      	adds	r4, #1
    3904:	4294      	cmp	r4, r2
    3906:	d100      	bne.n	390a <__aeabi_dsub+0x1ee>
    3908:	e14e      	b.n	3ba8 <__aeabi_dsub+0x48c>
    390a:	2001      	movs	r0, #1
    390c:	4a5d      	ldr	r2, [pc, #372]	; (3a84 <__aeabi_dsub+0x368>)
    390e:	0869      	lsrs	r1, r5, #1
    3910:	403a      	ands	r2, r7
    3912:	4028      	ands	r0, r5
    3914:	4308      	orrs	r0, r1
    3916:	07d5      	lsls	r5, r2, #31
    3918:	4305      	orrs	r5, r0
    391a:	0857      	lsrs	r7, r2, #1
    391c:	469a      	mov	sl, r3
    391e:	e729      	b.n	3774 <__aeabi_dsub+0x58>
    3920:	0006      	movs	r6, r0
    3922:	430e      	orrs	r6, r1
    3924:	d000      	beq.n	3928 <__aeabi_dsub+0x20c>
    3926:	e717      	b.n	3758 <__aeabi_dsub+0x3c>
    3928:	e714      	b.n	3754 <__aeabi_dsub+0x38>
    392a:	0029      	movs	r1, r5
    392c:	4311      	orrs	r1, r2
    392e:	d100      	bne.n	3932 <__aeabi_dsub+0x216>
    3930:	e1f9      	b.n	3d26 <__aeabi_dsub+0x60a>
    3932:	2180      	movs	r1, #128	; 0x80
    3934:	0309      	lsls	r1, r1, #12
    3936:	430a      	orrs	r2, r1
    3938:	0312      	lsls	r2, r2, #12
    393a:	0b12      	lsrs	r2, r2, #12
    393c:	e73b      	b.n	37b6 <__aeabi_dsub+0x9a>
    393e:	2301      	movs	r3, #1
    3940:	425b      	negs	r3, r3
    3942:	4698      	mov	r8, r3
    3944:	44c4      	add	ip, r8
    3946:	4663      	mov	r3, ip
    3948:	2b00      	cmp	r3, #0
    394a:	d172      	bne.n	3a32 <__aeabi_dsub+0x316>
    394c:	1a69      	subs	r1, r5, r1
    394e:	428d      	cmp	r5, r1
    3950:	419b      	sbcs	r3, r3
    3952:	1a3f      	subs	r7, r7, r0
    3954:	425b      	negs	r3, r3
    3956:	1aff      	subs	r7, r7, r3
    3958:	000d      	movs	r5, r1
    395a:	e768      	b.n	382e <__aeabi_dsub+0x112>
    395c:	0002      	movs	r2, r0
    395e:	430a      	orrs	r2, r1
    3960:	d100      	bne.n	3964 <__aeabi_dsub+0x248>
    3962:	e707      	b.n	3774 <__aeabi_dsub+0x58>
    3964:	2201      	movs	r2, #1
    3966:	4252      	negs	r2, r2
    3968:	4690      	mov	r8, r2
    396a:	44c4      	add	ip, r8
    396c:	4662      	mov	r2, ip
    396e:	2a00      	cmp	r2, #0
    3970:	d000      	beq.n	3974 <__aeabi_dsub+0x258>
    3972:	e0e6      	b.n	3b42 <__aeabi_dsub+0x426>
    3974:	1869      	adds	r1, r5, r1
    3976:	42a9      	cmp	r1, r5
    3978:	41b6      	sbcs	r6, r6
    397a:	183f      	adds	r7, r7, r0
    397c:	4276      	negs	r6, r6
    397e:	19f7      	adds	r7, r6, r7
    3980:	000d      	movs	r5, r1
    3982:	e7ba      	b.n	38fa <__aeabi_dsub+0x1de>
    3984:	2e00      	cmp	r6, #0
    3986:	d000      	beq.n	398a <__aeabi_dsub+0x26e>
    3988:	e080      	b.n	3a8c <__aeabi_dsub+0x370>
    398a:	1c62      	adds	r2, r4, #1
    398c:	0552      	lsls	r2, r2, #21
    398e:	0d52      	lsrs	r2, r2, #21
    3990:	2a01      	cmp	r2, #1
    3992:	dc00      	bgt.n	3996 <__aeabi_dsub+0x27a>
    3994:	e0f9      	b.n	3b8a <__aeabi_dsub+0x46e>
    3996:	1a6a      	subs	r2, r5, r1
    3998:	4691      	mov	r9, r2
    399a:	454d      	cmp	r5, r9
    399c:	41b6      	sbcs	r6, r6
    399e:	1a3a      	subs	r2, r7, r0
    39a0:	4276      	negs	r6, r6
    39a2:	1b92      	subs	r2, r2, r6
    39a4:	4690      	mov	r8, r2
    39a6:	0212      	lsls	r2, r2, #8
    39a8:	d400      	bmi.n	39ac <__aeabi_dsub+0x290>
    39aa:	e099      	b.n	3ae0 <__aeabi_dsub+0x3c4>
    39ac:	1b4d      	subs	r5, r1, r5
    39ae:	42a9      	cmp	r1, r5
    39b0:	4189      	sbcs	r1, r1
    39b2:	1bc7      	subs	r7, r0, r7
    39b4:	4249      	negs	r1, r1
    39b6:	1a7a      	subs	r2, r7, r1
    39b8:	4690      	mov	r8, r2
    39ba:	469a      	mov	sl, r3
    39bc:	e73c      	b.n	3838 <__aeabi_dsub+0x11c>
    39be:	4652      	mov	r2, sl
    39c0:	2301      	movs	r3, #1
    39c2:	2500      	movs	r5, #0
    39c4:	4013      	ands	r3, r2
    39c6:	2200      	movs	r2, #0
    39c8:	e6f5      	b.n	37b6 <__aeabi_dsub+0x9a>
    39ca:	0028      	movs	r0, r5
    39cc:	f000 fa68 	bl	3ea0 <__clzsi2>
    39d0:	3020      	adds	r0, #32
    39d2:	0003      	movs	r3, r0
    39d4:	3b08      	subs	r3, #8
    39d6:	2b1f      	cmp	r3, #31
    39d8:	dc00      	bgt.n	39dc <__aeabi_dsub+0x2c0>
    39da:	e739      	b.n	3850 <__aeabi_dsub+0x134>
    39dc:	002a      	movs	r2, r5
    39de:	3828      	subs	r0, #40	; 0x28
    39e0:	4082      	lsls	r2, r0
    39e2:	2500      	movs	r5, #0
    39e4:	429c      	cmp	r4, r3
    39e6:	dc00      	bgt.n	39ea <__aeabi_dsub+0x2ce>
    39e8:	e73e      	b.n	3868 <__aeabi_dsub+0x14c>
    39ea:	4f26      	ldr	r7, [pc, #152]	; (3a84 <__aeabi_dsub+0x368>)
    39ec:	1ae4      	subs	r4, r4, r3
    39ee:	4017      	ands	r7, r2
    39f0:	e6c0      	b.n	3774 <__aeabi_dsub+0x58>
    39f2:	4301      	orrs	r1, r0
    39f4:	1e48      	subs	r0, r1, #1
    39f6:	4181      	sbcs	r1, r0
    39f8:	2200      	movs	r2, #0
    39fa:	b2c9      	uxtb	r1, r1
    39fc:	e710      	b.n	3820 <__aeabi_dsub+0x104>
    39fe:	2e00      	cmp	r6, #0
    3a00:	d000      	beq.n	3a04 <__aeabi_dsub+0x2e8>
    3a02:	e0f1      	b.n	3be8 <__aeabi_dsub+0x4cc>
    3a04:	1c62      	adds	r2, r4, #1
    3a06:	4694      	mov	ip, r2
    3a08:	0552      	lsls	r2, r2, #21
    3a0a:	0d52      	lsrs	r2, r2, #21
    3a0c:	2a01      	cmp	r2, #1
    3a0e:	dc00      	bgt.n	3a12 <__aeabi_dsub+0x2f6>
    3a10:	e0a0      	b.n	3b54 <__aeabi_dsub+0x438>
    3a12:	4a1b      	ldr	r2, [pc, #108]	; (3a80 <__aeabi_dsub+0x364>)
    3a14:	4594      	cmp	ip, r2
    3a16:	d100      	bne.n	3a1a <__aeabi_dsub+0x2fe>
    3a18:	e0c5      	b.n	3ba6 <__aeabi_dsub+0x48a>
    3a1a:	1869      	adds	r1, r5, r1
    3a1c:	42a9      	cmp	r1, r5
    3a1e:	4192      	sbcs	r2, r2
    3a20:	183f      	adds	r7, r7, r0
    3a22:	4252      	negs	r2, r2
    3a24:	19d2      	adds	r2, r2, r7
    3a26:	0849      	lsrs	r1, r1, #1
    3a28:	07d5      	lsls	r5, r2, #31
    3a2a:	430d      	orrs	r5, r1
    3a2c:	0857      	lsrs	r7, r2, #1
    3a2e:	4664      	mov	r4, ip
    3a30:	e6a0      	b.n	3774 <__aeabi_dsub+0x58>
    3a32:	4b13      	ldr	r3, [pc, #76]	; (3a80 <__aeabi_dsub+0x364>)
    3a34:	429c      	cmp	r4, r3
    3a36:	d000      	beq.n	3a3a <__aeabi_dsub+0x31e>
    3a38:	e6d9      	b.n	37ee <__aeabi_dsub+0xd2>
    3a3a:	e69b      	b.n	3774 <__aeabi_dsub+0x58>
    3a3c:	0011      	movs	r1, r2
    3a3e:	3c1f      	subs	r4, #31
    3a40:	40e1      	lsrs	r1, r4
    3a42:	000c      	movs	r4, r1
    3a44:	2b20      	cmp	r3, #32
    3a46:	d100      	bne.n	3a4a <__aeabi_dsub+0x32e>
    3a48:	e080      	b.n	3b4c <__aeabi_dsub+0x430>
    3a4a:	2140      	movs	r1, #64	; 0x40
    3a4c:	1acb      	subs	r3, r1, r3
    3a4e:	409a      	lsls	r2, r3
    3a50:	4315      	orrs	r5, r2
    3a52:	1e6a      	subs	r2, r5, #1
    3a54:	4195      	sbcs	r5, r2
    3a56:	2700      	movs	r7, #0
    3a58:	4325      	orrs	r5, r4
    3a5a:	2400      	movs	r4, #0
    3a5c:	e71f      	b.n	389e <__aeabi_dsub+0x182>
    3a5e:	4663      	mov	r3, ip
    3a60:	0002      	movs	r2, r0
    3a62:	3b20      	subs	r3, #32
    3a64:	40da      	lsrs	r2, r3
    3a66:	4663      	mov	r3, ip
    3a68:	2b20      	cmp	r3, #32
    3a6a:	d071      	beq.n	3b50 <__aeabi_dsub+0x434>
    3a6c:	2340      	movs	r3, #64	; 0x40
    3a6e:	4666      	mov	r6, ip
    3a70:	1b9b      	subs	r3, r3, r6
    3a72:	4098      	lsls	r0, r3
    3a74:	4301      	orrs	r1, r0
    3a76:	1e48      	subs	r0, r1, #1
    3a78:	4181      	sbcs	r1, r0
    3a7a:	4311      	orrs	r1, r2
    3a7c:	2200      	movs	r2, #0
    3a7e:	e6cf      	b.n	3820 <__aeabi_dsub+0x104>
    3a80:	000007ff 	.word	0x000007ff
    3a84:	ff7fffff 	.word	0xff7fffff
    3a88:	800fffff 	.word	0x800fffff
    3a8c:	2c00      	cmp	r4, #0
    3a8e:	d048      	beq.n	3b22 <__aeabi_dsub+0x406>
    3a90:	4cca      	ldr	r4, [pc, #808]	; (3dbc <__aeabi_dsub+0x6a0>)
    3a92:	42a2      	cmp	r2, r4
    3a94:	d100      	bne.n	3a98 <__aeabi_dsub+0x37c>
    3a96:	e0a2      	b.n	3bde <__aeabi_dsub+0x4c2>
    3a98:	4274      	negs	r4, r6
    3a9a:	46a1      	mov	r9, r4
    3a9c:	2480      	movs	r4, #128	; 0x80
    3a9e:	0424      	lsls	r4, r4, #16
    3aa0:	4327      	orrs	r7, r4
    3aa2:	464c      	mov	r4, r9
    3aa4:	2c38      	cmp	r4, #56	; 0x38
    3aa6:	dd00      	ble.n	3aaa <__aeabi_dsub+0x38e>
    3aa8:	e0db      	b.n	3c62 <__aeabi_dsub+0x546>
    3aaa:	2c1f      	cmp	r4, #31
    3aac:	dd00      	ble.n	3ab0 <__aeabi_dsub+0x394>
    3aae:	e144      	b.n	3d3a <__aeabi_dsub+0x61e>
    3ab0:	464e      	mov	r6, r9
    3ab2:	2420      	movs	r4, #32
    3ab4:	1ba4      	subs	r4, r4, r6
    3ab6:	003e      	movs	r6, r7
    3ab8:	40a6      	lsls	r6, r4
    3aba:	46a2      	mov	sl, r4
    3abc:	46b0      	mov	r8, r6
    3abe:	464c      	mov	r4, r9
    3ac0:	002e      	movs	r6, r5
    3ac2:	40e6      	lsrs	r6, r4
    3ac4:	46b4      	mov	ip, r6
    3ac6:	4646      	mov	r6, r8
    3ac8:	4664      	mov	r4, ip
    3aca:	4326      	orrs	r6, r4
    3acc:	4654      	mov	r4, sl
    3ace:	40a5      	lsls	r5, r4
    3ad0:	1e6c      	subs	r4, r5, #1
    3ad2:	41a5      	sbcs	r5, r4
    3ad4:	0034      	movs	r4, r6
    3ad6:	432c      	orrs	r4, r5
    3ad8:	464d      	mov	r5, r9
    3ada:	40ef      	lsrs	r7, r5
    3adc:	1b0d      	subs	r5, r1, r4
    3ade:	e028      	b.n	3b32 <__aeabi_dsub+0x416>
    3ae0:	464a      	mov	r2, r9
    3ae2:	4643      	mov	r3, r8
    3ae4:	464d      	mov	r5, r9
    3ae6:	431a      	orrs	r2, r3
    3ae8:	d000      	beq.n	3aec <__aeabi_dsub+0x3d0>
    3aea:	e6a5      	b.n	3838 <__aeabi_dsub+0x11c>
    3aec:	2300      	movs	r3, #0
    3aee:	2400      	movs	r4, #0
    3af0:	2500      	movs	r5, #0
    3af2:	e6de      	b.n	38b2 <__aeabi_dsub+0x196>
    3af4:	2a1f      	cmp	r2, #31
    3af6:	dc5a      	bgt.n	3bae <__aeabi_dsub+0x492>
    3af8:	4666      	mov	r6, ip
    3afa:	2220      	movs	r2, #32
    3afc:	1b92      	subs	r2, r2, r6
    3afe:	0006      	movs	r6, r0
    3b00:	4096      	lsls	r6, r2
    3b02:	4691      	mov	r9, r2
    3b04:	46b0      	mov	r8, r6
    3b06:	4662      	mov	r2, ip
    3b08:	000e      	movs	r6, r1
    3b0a:	40d6      	lsrs	r6, r2
    3b0c:	4642      	mov	r2, r8
    3b0e:	4316      	orrs	r6, r2
    3b10:	464a      	mov	r2, r9
    3b12:	4091      	lsls	r1, r2
    3b14:	1e4a      	subs	r2, r1, #1
    3b16:	4191      	sbcs	r1, r2
    3b18:	0002      	movs	r2, r0
    3b1a:	4660      	mov	r0, ip
    3b1c:	4331      	orrs	r1, r6
    3b1e:	40c2      	lsrs	r2, r0
    3b20:	e6e4      	b.n	38ec <__aeabi_dsub+0x1d0>
    3b22:	003c      	movs	r4, r7
    3b24:	432c      	orrs	r4, r5
    3b26:	d05a      	beq.n	3bde <__aeabi_dsub+0x4c2>
    3b28:	43f4      	mvns	r4, r6
    3b2a:	46a1      	mov	r9, r4
    3b2c:	2c00      	cmp	r4, #0
    3b2e:	d152      	bne.n	3bd6 <__aeabi_dsub+0x4ba>
    3b30:	1b4d      	subs	r5, r1, r5
    3b32:	42a9      	cmp	r1, r5
    3b34:	4189      	sbcs	r1, r1
    3b36:	1bc7      	subs	r7, r0, r7
    3b38:	4249      	negs	r1, r1
    3b3a:	1a7f      	subs	r7, r7, r1
    3b3c:	0014      	movs	r4, r2
    3b3e:	469a      	mov	sl, r3
    3b40:	e675      	b.n	382e <__aeabi_dsub+0x112>
    3b42:	4a9e      	ldr	r2, [pc, #632]	; (3dbc <__aeabi_dsub+0x6a0>)
    3b44:	4294      	cmp	r4, r2
    3b46:	d000      	beq.n	3b4a <__aeabi_dsub+0x42e>
    3b48:	e6c7      	b.n	38da <__aeabi_dsub+0x1be>
    3b4a:	e613      	b.n	3774 <__aeabi_dsub+0x58>
    3b4c:	2200      	movs	r2, #0
    3b4e:	e77f      	b.n	3a50 <__aeabi_dsub+0x334>
    3b50:	2000      	movs	r0, #0
    3b52:	e78f      	b.n	3a74 <__aeabi_dsub+0x358>
    3b54:	2c00      	cmp	r4, #0
    3b56:	d000      	beq.n	3b5a <__aeabi_dsub+0x43e>
    3b58:	e0c8      	b.n	3cec <__aeabi_dsub+0x5d0>
    3b5a:	003b      	movs	r3, r7
    3b5c:	432b      	orrs	r3, r5
    3b5e:	d100      	bne.n	3b62 <__aeabi_dsub+0x446>
    3b60:	e10f      	b.n	3d82 <__aeabi_dsub+0x666>
    3b62:	0003      	movs	r3, r0
    3b64:	430b      	orrs	r3, r1
    3b66:	d100      	bne.n	3b6a <__aeabi_dsub+0x44e>
    3b68:	e604      	b.n	3774 <__aeabi_dsub+0x58>
    3b6a:	1869      	adds	r1, r5, r1
    3b6c:	42a9      	cmp	r1, r5
    3b6e:	419b      	sbcs	r3, r3
    3b70:	183f      	adds	r7, r7, r0
    3b72:	425b      	negs	r3, r3
    3b74:	19df      	adds	r7, r3, r7
    3b76:	023b      	lsls	r3, r7, #8
    3b78:	d400      	bmi.n	3b7c <__aeabi_dsub+0x460>
    3b7a:	e11a      	b.n	3db2 <__aeabi_dsub+0x696>
    3b7c:	4b90      	ldr	r3, [pc, #576]	; (3dc0 <__aeabi_dsub+0x6a4>)
    3b7e:	000d      	movs	r5, r1
    3b80:	401f      	ands	r7, r3
    3b82:	4664      	mov	r4, ip
    3b84:	e5f6      	b.n	3774 <__aeabi_dsub+0x58>
    3b86:	469a      	mov	sl, r3
    3b88:	e689      	b.n	389e <__aeabi_dsub+0x182>
    3b8a:	003a      	movs	r2, r7
    3b8c:	432a      	orrs	r2, r5
    3b8e:	2c00      	cmp	r4, #0
    3b90:	d15c      	bne.n	3c4c <__aeabi_dsub+0x530>
    3b92:	2a00      	cmp	r2, #0
    3b94:	d175      	bne.n	3c82 <__aeabi_dsub+0x566>
    3b96:	0002      	movs	r2, r0
    3b98:	430a      	orrs	r2, r1
    3b9a:	d100      	bne.n	3b9e <__aeabi_dsub+0x482>
    3b9c:	e0ca      	b.n	3d34 <__aeabi_dsub+0x618>
    3b9e:	0007      	movs	r7, r0
    3ba0:	000d      	movs	r5, r1
    3ba2:	469a      	mov	sl, r3
    3ba4:	e5e6      	b.n	3774 <__aeabi_dsub+0x58>
    3ba6:	4664      	mov	r4, ip
    3ba8:	2200      	movs	r2, #0
    3baa:	2500      	movs	r5, #0
    3bac:	e681      	b.n	38b2 <__aeabi_dsub+0x196>
    3bae:	4662      	mov	r2, ip
    3bb0:	0006      	movs	r6, r0
    3bb2:	3a20      	subs	r2, #32
    3bb4:	40d6      	lsrs	r6, r2
    3bb6:	4662      	mov	r2, ip
    3bb8:	46b0      	mov	r8, r6
    3bba:	2a20      	cmp	r2, #32
    3bbc:	d100      	bne.n	3bc0 <__aeabi_dsub+0x4a4>
    3bbe:	e0b7      	b.n	3d30 <__aeabi_dsub+0x614>
    3bc0:	2240      	movs	r2, #64	; 0x40
    3bc2:	4666      	mov	r6, ip
    3bc4:	1b92      	subs	r2, r2, r6
    3bc6:	4090      	lsls	r0, r2
    3bc8:	4301      	orrs	r1, r0
    3bca:	4642      	mov	r2, r8
    3bcc:	1e48      	subs	r0, r1, #1
    3bce:	4181      	sbcs	r1, r0
    3bd0:	4311      	orrs	r1, r2
    3bd2:	2200      	movs	r2, #0
    3bd4:	e68a      	b.n	38ec <__aeabi_dsub+0x1d0>
    3bd6:	4c79      	ldr	r4, [pc, #484]	; (3dbc <__aeabi_dsub+0x6a0>)
    3bd8:	42a2      	cmp	r2, r4
    3bda:	d000      	beq.n	3bde <__aeabi_dsub+0x4c2>
    3bdc:	e761      	b.n	3aa2 <__aeabi_dsub+0x386>
    3bde:	0007      	movs	r7, r0
    3be0:	000d      	movs	r5, r1
    3be2:	0014      	movs	r4, r2
    3be4:	469a      	mov	sl, r3
    3be6:	e5c5      	b.n	3774 <__aeabi_dsub+0x58>
    3be8:	2c00      	cmp	r4, #0
    3bea:	d141      	bne.n	3c70 <__aeabi_dsub+0x554>
    3bec:	003c      	movs	r4, r7
    3bee:	432c      	orrs	r4, r5
    3bf0:	d078      	beq.n	3ce4 <__aeabi_dsub+0x5c8>
    3bf2:	43f4      	mvns	r4, r6
    3bf4:	46a1      	mov	r9, r4
    3bf6:	2c00      	cmp	r4, #0
    3bf8:	d020      	beq.n	3c3c <__aeabi_dsub+0x520>
    3bfa:	4c70      	ldr	r4, [pc, #448]	; (3dbc <__aeabi_dsub+0x6a0>)
    3bfc:	42a2      	cmp	r2, r4
    3bfe:	d071      	beq.n	3ce4 <__aeabi_dsub+0x5c8>
    3c00:	464c      	mov	r4, r9
    3c02:	2c38      	cmp	r4, #56	; 0x38
    3c04:	dd00      	ble.n	3c08 <__aeabi_dsub+0x4ec>
    3c06:	e0b2      	b.n	3d6e <__aeabi_dsub+0x652>
    3c08:	2c1f      	cmp	r4, #31
    3c0a:	dd00      	ble.n	3c0e <__aeabi_dsub+0x4f2>
    3c0c:	e0bc      	b.n	3d88 <__aeabi_dsub+0x66c>
    3c0e:	2620      	movs	r6, #32
    3c10:	1b34      	subs	r4, r6, r4
    3c12:	46a2      	mov	sl, r4
    3c14:	003c      	movs	r4, r7
    3c16:	4656      	mov	r6, sl
    3c18:	40b4      	lsls	r4, r6
    3c1a:	464e      	mov	r6, r9
    3c1c:	46a0      	mov	r8, r4
    3c1e:	002c      	movs	r4, r5
    3c20:	40f4      	lsrs	r4, r6
    3c22:	46a4      	mov	ip, r4
    3c24:	4644      	mov	r4, r8
    3c26:	4666      	mov	r6, ip
    3c28:	4334      	orrs	r4, r6
    3c2a:	46a4      	mov	ip, r4
    3c2c:	4654      	mov	r4, sl
    3c2e:	40a5      	lsls	r5, r4
    3c30:	4664      	mov	r4, ip
    3c32:	1e6e      	subs	r6, r5, #1
    3c34:	41b5      	sbcs	r5, r6
    3c36:	4325      	orrs	r5, r4
    3c38:	464c      	mov	r4, r9
    3c3a:	40e7      	lsrs	r7, r4
    3c3c:	186d      	adds	r5, r5, r1
    3c3e:	428d      	cmp	r5, r1
    3c40:	4189      	sbcs	r1, r1
    3c42:	183f      	adds	r7, r7, r0
    3c44:	4249      	negs	r1, r1
    3c46:	19cf      	adds	r7, r1, r7
    3c48:	0014      	movs	r4, r2
    3c4a:	e656      	b.n	38fa <__aeabi_dsub+0x1de>
    3c4c:	2a00      	cmp	r2, #0
    3c4e:	d12f      	bne.n	3cb0 <__aeabi_dsub+0x594>
    3c50:	0002      	movs	r2, r0
    3c52:	430a      	orrs	r2, r1
    3c54:	d100      	bne.n	3c58 <__aeabi_dsub+0x53c>
    3c56:	e084      	b.n	3d62 <__aeabi_dsub+0x646>
    3c58:	0007      	movs	r7, r0
    3c5a:	000d      	movs	r5, r1
    3c5c:	469a      	mov	sl, r3
    3c5e:	4c57      	ldr	r4, [pc, #348]	; (3dbc <__aeabi_dsub+0x6a0>)
    3c60:	e588      	b.n	3774 <__aeabi_dsub+0x58>
    3c62:	433d      	orrs	r5, r7
    3c64:	1e6f      	subs	r7, r5, #1
    3c66:	41bd      	sbcs	r5, r7
    3c68:	b2ec      	uxtb	r4, r5
    3c6a:	2700      	movs	r7, #0
    3c6c:	1b0d      	subs	r5, r1, r4
    3c6e:	e760      	b.n	3b32 <__aeabi_dsub+0x416>
    3c70:	4c52      	ldr	r4, [pc, #328]	; (3dbc <__aeabi_dsub+0x6a0>)
    3c72:	42a2      	cmp	r2, r4
    3c74:	d036      	beq.n	3ce4 <__aeabi_dsub+0x5c8>
    3c76:	4274      	negs	r4, r6
    3c78:	2680      	movs	r6, #128	; 0x80
    3c7a:	0436      	lsls	r6, r6, #16
    3c7c:	46a1      	mov	r9, r4
    3c7e:	4337      	orrs	r7, r6
    3c80:	e7be      	b.n	3c00 <__aeabi_dsub+0x4e4>
    3c82:	0002      	movs	r2, r0
    3c84:	430a      	orrs	r2, r1
    3c86:	d100      	bne.n	3c8a <__aeabi_dsub+0x56e>
    3c88:	e574      	b.n	3774 <__aeabi_dsub+0x58>
    3c8a:	1a6a      	subs	r2, r5, r1
    3c8c:	4690      	mov	r8, r2
    3c8e:	4545      	cmp	r5, r8
    3c90:	41b6      	sbcs	r6, r6
    3c92:	1a3a      	subs	r2, r7, r0
    3c94:	4276      	negs	r6, r6
    3c96:	1b92      	subs	r2, r2, r6
    3c98:	4694      	mov	ip, r2
    3c9a:	0212      	lsls	r2, r2, #8
    3c9c:	d400      	bmi.n	3ca0 <__aeabi_dsub+0x584>
    3c9e:	e5f7      	b.n	3890 <__aeabi_dsub+0x174>
    3ca0:	1b4d      	subs	r5, r1, r5
    3ca2:	42a9      	cmp	r1, r5
    3ca4:	4189      	sbcs	r1, r1
    3ca6:	1bc7      	subs	r7, r0, r7
    3ca8:	4249      	negs	r1, r1
    3caa:	1a7f      	subs	r7, r7, r1
    3cac:	469a      	mov	sl, r3
    3cae:	e561      	b.n	3774 <__aeabi_dsub+0x58>
    3cb0:	0002      	movs	r2, r0
    3cb2:	430a      	orrs	r2, r1
    3cb4:	d03a      	beq.n	3d2c <__aeabi_dsub+0x610>
    3cb6:	08ed      	lsrs	r5, r5, #3
    3cb8:	077c      	lsls	r4, r7, #29
    3cba:	432c      	orrs	r4, r5
    3cbc:	2580      	movs	r5, #128	; 0x80
    3cbe:	08fa      	lsrs	r2, r7, #3
    3cc0:	032d      	lsls	r5, r5, #12
    3cc2:	422a      	tst	r2, r5
    3cc4:	d008      	beq.n	3cd8 <__aeabi_dsub+0x5bc>
    3cc6:	08c7      	lsrs	r7, r0, #3
    3cc8:	422f      	tst	r7, r5
    3cca:	d105      	bne.n	3cd8 <__aeabi_dsub+0x5bc>
    3ccc:	0745      	lsls	r5, r0, #29
    3cce:	002c      	movs	r4, r5
    3cd0:	003a      	movs	r2, r7
    3cd2:	469a      	mov	sl, r3
    3cd4:	08c9      	lsrs	r1, r1, #3
    3cd6:	430c      	orrs	r4, r1
    3cd8:	0f67      	lsrs	r7, r4, #29
    3cda:	00d2      	lsls	r2, r2, #3
    3cdc:	00e5      	lsls	r5, r4, #3
    3cde:	4317      	orrs	r7, r2
    3ce0:	4c36      	ldr	r4, [pc, #216]	; (3dbc <__aeabi_dsub+0x6a0>)
    3ce2:	e547      	b.n	3774 <__aeabi_dsub+0x58>
    3ce4:	0007      	movs	r7, r0
    3ce6:	000d      	movs	r5, r1
    3ce8:	0014      	movs	r4, r2
    3cea:	e543      	b.n	3774 <__aeabi_dsub+0x58>
    3cec:	003a      	movs	r2, r7
    3cee:	432a      	orrs	r2, r5
    3cf0:	d043      	beq.n	3d7a <__aeabi_dsub+0x65e>
    3cf2:	0002      	movs	r2, r0
    3cf4:	430a      	orrs	r2, r1
    3cf6:	d019      	beq.n	3d2c <__aeabi_dsub+0x610>
    3cf8:	08ed      	lsrs	r5, r5, #3
    3cfa:	077c      	lsls	r4, r7, #29
    3cfc:	432c      	orrs	r4, r5
    3cfe:	2580      	movs	r5, #128	; 0x80
    3d00:	08fa      	lsrs	r2, r7, #3
    3d02:	032d      	lsls	r5, r5, #12
    3d04:	422a      	tst	r2, r5
    3d06:	d007      	beq.n	3d18 <__aeabi_dsub+0x5fc>
    3d08:	08c6      	lsrs	r6, r0, #3
    3d0a:	422e      	tst	r6, r5
    3d0c:	d104      	bne.n	3d18 <__aeabi_dsub+0x5fc>
    3d0e:	0747      	lsls	r7, r0, #29
    3d10:	003c      	movs	r4, r7
    3d12:	0032      	movs	r2, r6
    3d14:	08c9      	lsrs	r1, r1, #3
    3d16:	430c      	orrs	r4, r1
    3d18:	00d7      	lsls	r7, r2, #3
    3d1a:	0f62      	lsrs	r2, r4, #29
    3d1c:	00e5      	lsls	r5, r4, #3
    3d1e:	4317      	orrs	r7, r2
    3d20:	469a      	mov	sl, r3
    3d22:	4c26      	ldr	r4, [pc, #152]	; (3dbc <__aeabi_dsub+0x6a0>)
    3d24:	e526      	b.n	3774 <__aeabi_dsub+0x58>
    3d26:	2200      	movs	r2, #0
    3d28:	2500      	movs	r5, #0
    3d2a:	e544      	b.n	37b6 <__aeabi_dsub+0x9a>
    3d2c:	4c23      	ldr	r4, [pc, #140]	; (3dbc <__aeabi_dsub+0x6a0>)
    3d2e:	e521      	b.n	3774 <__aeabi_dsub+0x58>
    3d30:	2000      	movs	r0, #0
    3d32:	e749      	b.n	3bc8 <__aeabi_dsub+0x4ac>
    3d34:	2300      	movs	r3, #0
    3d36:	2500      	movs	r5, #0
    3d38:	e5bb      	b.n	38b2 <__aeabi_dsub+0x196>
    3d3a:	464c      	mov	r4, r9
    3d3c:	003e      	movs	r6, r7
    3d3e:	3c20      	subs	r4, #32
    3d40:	40e6      	lsrs	r6, r4
    3d42:	464c      	mov	r4, r9
    3d44:	46b4      	mov	ip, r6
    3d46:	2c20      	cmp	r4, #32
    3d48:	d031      	beq.n	3dae <__aeabi_dsub+0x692>
    3d4a:	2440      	movs	r4, #64	; 0x40
    3d4c:	464e      	mov	r6, r9
    3d4e:	1ba6      	subs	r6, r4, r6
    3d50:	40b7      	lsls	r7, r6
    3d52:	433d      	orrs	r5, r7
    3d54:	1e6c      	subs	r4, r5, #1
    3d56:	41a5      	sbcs	r5, r4
    3d58:	4664      	mov	r4, ip
    3d5a:	432c      	orrs	r4, r5
    3d5c:	2700      	movs	r7, #0
    3d5e:	1b0d      	subs	r5, r1, r4
    3d60:	e6e7      	b.n	3b32 <__aeabi_dsub+0x416>
    3d62:	2280      	movs	r2, #128	; 0x80
    3d64:	2300      	movs	r3, #0
    3d66:	0312      	lsls	r2, r2, #12
    3d68:	4c14      	ldr	r4, [pc, #80]	; (3dbc <__aeabi_dsub+0x6a0>)
    3d6a:	2500      	movs	r5, #0
    3d6c:	e5a1      	b.n	38b2 <__aeabi_dsub+0x196>
    3d6e:	433d      	orrs	r5, r7
    3d70:	1e6f      	subs	r7, r5, #1
    3d72:	41bd      	sbcs	r5, r7
    3d74:	2700      	movs	r7, #0
    3d76:	b2ed      	uxtb	r5, r5
    3d78:	e760      	b.n	3c3c <__aeabi_dsub+0x520>
    3d7a:	0007      	movs	r7, r0
    3d7c:	000d      	movs	r5, r1
    3d7e:	4c0f      	ldr	r4, [pc, #60]	; (3dbc <__aeabi_dsub+0x6a0>)
    3d80:	e4f8      	b.n	3774 <__aeabi_dsub+0x58>
    3d82:	0007      	movs	r7, r0
    3d84:	000d      	movs	r5, r1
    3d86:	e4f5      	b.n	3774 <__aeabi_dsub+0x58>
    3d88:	464e      	mov	r6, r9
    3d8a:	003c      	movs	r4, r7
    3d8c:	3e20      	subs	r6, #32
    3d8e:	40f4      	lsrs	r4, r6
    3d90:	46a0      	mov	r8, r4
    3d92:	464c      	mov	r4, r9
    3d94:	2c20      	cmp	r4, #32
    3d96:	d00e      	beq.n	3db6 <__aeabi_dsub+0x69a>
    3d98:	2440      	movs	r4, #64	; 0x40
    3d9a:	464e      	mov	r6, r9
    3d9c:	1ba4      	subs	r4, r4, r6
    3d9e:	40a7      	lsls	r7, r4
    3da0:	433d      	orrs	r5, r7
    3da2:	1e6f      	subs	r7, r5, #1
    3da4:	41bd      	sbcs	r5, r7
    3da6:	4644      	mov	r4, r8
    3da8:	2700      	movs	r7, #0
    3daa:	4325      	orrs	r5, r4
    3dac:	e746      	b.n	3c3c <__aeabi_dsub+0x520>
    3dae:	2700      	movs	r7, #0
    3db0:	e7cf      	b.n	3d52 <__aeabi_dsub+0x636>
    3db2:	000d      	movs	r5, r1
    3db4:	e573      	b.n	389e <__aeabi_dsub+0x182>
    3db6:	2700      	movs	r7, #0
    3db8:	e7f2      	b.n	3da0 <__aeabi_dsub+0x684>
    3dba:	46c0      	nop			; (mov r8, r8)
    3dbc:	000007ff 	.word	0x000007ff
    3dc0:	ff7fffff 	.word	0xff7fffff

00003dc4 <__aeabi_d2iz>:
    3dc4:	030b      	lsls	r3, r1, #12
    3dc6:	b530      	push	{r4, r5, lr}
    3dc8:	4d13      	ldr	r5, [pc, #76]	; (3e18 <__aeabi_d2iz+0x54>)
    3dca:	0b1a      	lsrs	r2, r3, #12
    3dcc:	004b      	lsls	r3, r1, #1
    3dce:	0d5b      	lsrs	r3, r3, #21
    3dd0:	0fc9      	lsrs	r1, r1, #31
    3dd2:	2400      	movs	r4, #0
    3dd4:	42ab      	cmp	r3, r5
    3dd6:	dd11      	ble.n	3dfc <__aeabi_d2iz+0x38>
    3dd8:	4c10      	ldr	r4, [pc, #64]	; (3e1c <__aeabi_d2iz+0x58>)
    3dda:	42a3      	cmp	r3, r4
    3ddc:	dc10      	bgt.n	3e00 <__aeabi_d2iz+0x3c>
    3dde:	2480      	movs	r4, #128	; 0x80
    3de0:	0364      	lsls	r4, r4, #13
    3de2:	4322      	orrs	r2, r4
    3de4:	4c0e      	ldr	r4, [pc, #56]	; (3e20 <__aeabi_d2iz+0x5c>)
    3de6:	1ae4      	subs	r4, r4, r3
    3de8:	2c1f      	cmp	r4, #31
    3dea:	dd0c      	ble.n	3e06 <__aeabi_d2iz+0x42>
    3dec:	480d      	ldr	r0, [pc, #52]	; (3e24 <__aeabi_d2iz+0x60>)
    3dee:	1ac3      	subs	r3, r0, r3
    3df0:	40da      	lsrs	r2, r3
    3df2:	0013      	movs	r3, r2
    3df4:	425c      	negs	r4, r3
    3df6:	2900      	cmp	r1, #0
    3df8:	d100      	bne.n	3dfc <__aeabi_d2iz+0x38>
    3dfa:	001c      	movs	r4, r3
    3dfc:	0020      	movs	r0, r4
    3dfe:	bd30      	pop	{r4, r5, pc}
    3e00:	4b09      	ldr	r3, [pc, #36]	; (3e28 <__aeabi_d2iz+0x64>)
    3e02:	18cc      	adds	r4, r1, r3
    3e04:	e7fa      	b.n	3dfc <__aeabi_d2iz+0x38>
    3e06:	40e0      	lsrs	r0, r4
    3e08:	4c08      	ldr	r4, [pc, #32]	; (3e2c <__aeabi_d2iz+0x68>)
    3e0a:	46a4      	mov	ip, r4
    3e0c:	4463      	add	r3, ip
    3e0e:	409a      	lsls	r2, r3
    3e10:	0013      	movs	r3, r2
    3e12:	4303      	orrs	r3, r0
    3e14:	e7ee      	b.n	3df4 <__aeabi_d2iz+0x30>
    3e16:	46c0      	nop			; (mov r8, r8)
    3e18:	000003fe 	.word	0x000003fe
    3e1c:	0000041d 	.word	0x0000041d
    3e20:	00000433 	.word	0x00000433
    3e24:	00000413 	.word	0x00000413
    3e28:	7fffffff 	.word	0x7fffffff
    3e2c:	fffffbed 	.word	0xfffffbed

00003e30 <__aeabi_ui2d>:
    3e30:	b570      	push	{r4, r5, r6, lr}
    3e32:	1e05      	subs	r5, r0, #0
    3e34:	d028      	beq.n	3e88 <__aeabi_ui2d+0x58>
    3e36:	f000 f833 	bl	3ea0 <__clzsi2>
    3e3a:	4b15      	ldr	r3, [pc, #84]	; (3e90 <__aeabi_ui2d+0x60>)
    3e3c:	4a15      	ldr	r2, [pc, #84]	; (3e94 <__aeabi_ui2d+0x64>)
    3e3e:	1a1b      	subs	r3, r3, r0
    3e40:	1ad2      	subs	r2, r2, r3
    3e42:	2a1f      	cmp	r2, #31
    3e44:	dd16      	ble.n	3e74 <__aeabi_ui2d+0x44>
    3e46:	002c      	movs	r4, r5
    3e48:	4a13      	ldr	r2, [pc, #76]	; (3e98 <__aeabi_ui2d+0x68>)
    3e4a:	2500      	movs	r5, #0
    3e4c:	1ad2      	subs	r2, r2, r3
    3e4e:	4094      	lsls	r4, r2
    3e50:	055a      	lsls	r2, r3, #21
    3e52:	0324      	lsls	r4, r4, #12
    3e54:	0b24      	lsrs	r4, r4, #12
    3e56:	0d52      	lsrs	r2, r2, #21
    3e58:	2100      	movs	r1, #0
    3e5a:	0324      	lsls	r4, r4, #12
    3e5c:	0d0b      	lsrs	r3, r1, #20
    3e5e:	0b24      	lsrs	r4, r4, #12
    3e60:	051b      	lsls	r3, r3, #20
    3e62:	4323      	orrs	r3, r4
    3e64:	4c0d      	ldr	r4, [pc, #52]	; (3e9c <__aeabi_ui2d+0x6c>)
    3e66:	0512      	lsls	r2, r2, #20
    3e68:	4023      	ands	r3, r4
    3e6a:	4313      	orrs	r3, r2
    3e6c:	005b      	lsls	r3, r3, #1
    3e6e:	0028      	movs	r0, r5
    3e70:	0859      	lsrs	r1, r3, #1
    3e72:	bd70      	pop	{r4, r5, r6, pc}
    3e74:	210b      	movs	r1, #11
    3e76:	002c      	movs	r4, r5
    3e78:	1a08      	subs	r0, r1, r0
    3e7a:	40c4      	lsrs	r4, r0
    3e7c:	4095      	lsls	r5, r2
    3e7e:	0324      	lsls	r4, r4, #12
    3e80:	055a      	lsls	r2, r3, #21
    3e82:	0b24      	lsrs	r4, r4, #12
    3e84:	0d52      	lsrs	r2, r2, #21
    3e86:	e7e7      	b.n	3e58 <__aeabi_ui2d+0x28>
    3e88:	2200      	movs	r2, #0
    3e8a:	2400      	movs	r4, #0
    3e8c:	e7e4      	b.n	3e58 <__aeabi_ui2d+0x28>
    3e8e:	46c0      	nop			; (mov r8, r8)
    3e90:	0000041e 	.word	0x0000041e
    3e94:	00000433 	.word	0x00000433
    3e98:	00000413 	.word	0x00000413
    3e9c:	800fffff 	.word	0x800fffff

00003ea0 <__clzsi2>:
    3ea0:	211c      	movs	r1, #28
    3ea2:	2301      	movs	r3, #1
    3ea4:	041b      	lsls	r3, r3, #16
    3ea6:	4298      	cmp	r0, r3
    3ea8:	d301      	bcc.n	3eae <__clzsi2+0xe>
    3eaa:	0c00      	lsrs	r0, r0, #16
    3eac:	3910      	subs	r1, #16
    3eae:	0a1b      	lsrs	r3, r3, #8
    3eb0:	4298      	cmp	r0, r3
    3eb2:	d301      	bcc.n	3eb8 <__clzsi2+0x18>
    3eb4:	0a00      	lsrs	r0, r0, #8
    3eb6:	3908      	subs	r1, #8
    3eb8:	091b      	lsrs	r3, r3, #4
    3eba:	4298      	cmp	r0, r3
    3ebc:	d301      	bcc.n	3ec2 <__clzsi2+0x22>
    3ebe:	0900      	lsrs	r0, r0, #4
    3ec0:	3904      	subs	r1, #4
    3ec2:	a202      	add	r2, pc, #8	; (adr r2, 3ecc <__clzsi2+0x2c>)
    3ec4:	5c10      	ldrb	r0, [r2, r0]
    3ec6:	1840      	adds	r0, r0, r1
    3ec8:	4770      	bx	lr
    3eca:	46c0      	nop			; (mov r8, r8)
    3ecc:	02020304 	.word	0x02020304
    3ed0:	01010101 	.word	0x01010101
	...

00003edc <__libc_init_array>:
    3edc:	4b0e      	ldr	r3, [pc, #56]	; (3f18 <__libc_init_array+0x3c>)
    3ede:	b570      	push	{r4, r5, r6, lr}
    3ee0:	2500      	movs	r5, #0
    3ee2:	001e      	movs	r6, r3
    3ee4:	4c0d      	ldr	r4, [pc, #52]	; (3f1c <__libc_init_array+0x40>)
    3ee6:	1ae4      	subs	r4, r4, r3
    3ee8:	10a4      	asrs	r4, r4, #2
    3eea:	42a5      	cmp	r5, r4
    3eec:	d004      	beq.n	3ef8 <__libc_init_array+0x1c>
    3eee:	00ab      	lsls	r3, r5, #2
    3ef0:	58f3      	ldr	r3, [r6, r3]
    3ef2:	4798      	blx	r3
    3ef4:	3501      	adds	r5, #1
    3ef6:	e7f8      	b.n	3eea <__libc_init_array+0xe>
    3ef8:	f000 f8a8 	bl	404c <_init>
    3efc:	4b08      	ldr	r3, [pc, #32]	; (3f20 <__libc_init_array+0x44>)
    3efe:	2500      	movs	r5, #0
    3f00:	001e      	movs	r6, r3
    3f02:	4c08      	ldr	r4, [pc, #32]	; (3f24 <__libc_init_array+0x48>)
    3f04:	1ae4      	subs	r4, r4, r3
    3f06:	10a4      	asrs	r4, r4, #2
    3f08:	42a5      	cmp	r5, r4
    3f0a:	d004      	beq.n	3f16 <__libc_init_array+0x3a>
    3f0c:	00ab      	lsls	r3, r5, #2
    3f0e:	58f3      	ldr	r3, [r6, r3]
    3f10:	4798      	blx	r3
    3f12:	3501      	adds	r5, #1
    3f14:	e7f8      	b.n	3f08 <__libc_init_array+0x2c>
    3f16:	bd70      	pop	{r4, r5, r6, pc}
    3f18:	00004058 	.word	0x00004058
    3f1c:	00004058 	.word	0x00004058
    3f20:	00004058 	.word	0x00004058
    3f24:	0000405c 	.word	0x0000405c

00003f28 <memcpy>:
    3f28:	2300      	movs	r3, #0
    3f2a:	b510      	push	{r4, lr}
    3f2c:	429a      	cmp	r2, r3
    3f2e:	d003      	beq.n	3f38 <memcpy+0x10>
    3f30:	5ccc      	ldrb	r4, [r1, r3]
    3f32:	54c4      	strb	r4, [r0, r3]
    3f34:	3301      	adds	r3, #1
    3f36:	e7f9      	b.n	3f2c <memcpy+0x4>
    3f38:	bd10      	pop	{r4, pc}
    3f3a:	0000      	movs	r0, r0
    3f3c:	65636552 	.word	0x65636552
    3f40:	64657669 	.word	0x64657669
    3f44:	0000203a 	.word	0x0000203a
    3f48:	42000800 	.word	0x42000800
    3f4c:	42000c00 	.word	0x42000c00
    3f50:	42001000 	.word	0x42001000
    3f54:	42001400 	.word	0x42001400
    3f58:	0c0b0a09 	.word	0x0c0b0a09
    3f5c:	00001a0e 	.word	0x00001a0e
    3f60:	00001a0a 	.word	0x00001a0a
    3f64:	00001a0a 	.word	0x00001a0a
    3f68:	00001a68 	.word	0x00001a68
    3f6c:	00001a68 	.word	0x00001a68
    3f70:	00001a22 	.word	0x00001a22
    3f74:	00001a14 	.word	0x00001a14
    3f78:	00001a28 	.word	0x00001a28
    3f7c:	00001a56 	.word	0x00001a56
    3f80:	00001b7c 	.word	0x00001b7c
    3f84:	00001b5c 	.word	0x00001b5c
    3f88:	00001b5c 	.word	0x00001b5c
    3f8c:	00001be8 	.word	0x00001be8
    3f90:	00001b6e 	.word	0x00001b6e
    3f94:	00001b8a 	.word	0x00001b8a
    3f98:	00001b60 	.word	0x00001b60
    3f9c:	00001b98 	.word	0x00001b98
    3fa0:	00001bd8 	.word	0x00001bd8
    3fa4:	54434f0a 	.word	0x54434f0a
    3fa8:	6f42204f 	.word	0x6f42204f
    3fac:	20647261 	.word	0x20647261
    3fb0:	0000202d 	.word	0x0000202d
    3fb4:	2079614d 	.word	0x2079614d
    3fb8:	32203420 	.word	0x32203420
    3fbc:	00373130 	.word	0x00373130
    3fc0:	313a3232 	.word	0x313a3232
    3fc4:	38323a31 	.word	0x38323a31
    3fc8:	00000000 	.word	0x00000000
    3fcc:	00002dec 	.word	0x00002dec
    3fd0:	00002cba 	.word	0x00002cba
    3fd4:	00002dc0 	.word	0x00002dc0
    3fd8:	00002cb0 	.word	0x00002cb0
    3fdc:	00002dc0 	.word	0x00002dc0
    3fe0:	00002dca 	.word	0x00002dca
    3fe4:	00002dc0 	.word	0x00002dc0
    3fe8:	00002cb0 	.word	0x00002cb0
    3fec:	00002cba 	.word	0x00002cba
    3ff0:	00002cba 	.word	0x00002cba
    3ff4:	00002dca 	.word	0x00002dca
    3ff8:	00002cb0 	.word	0x00002cb0
    3ffc:	00002ca6 	.word	0x00002ca6
    4000:	00002ca6 	.word	0x00002ca6
    4004:	00002ca6 	.word	0x00002ca6
    4008:	0000301c 	.word	0x0000301c
    400c:	00003418 	.word	0x00003418
    4010:	000032d8 	.word	0x000032d8
    4014:	000032d8 	.word	0x000032d8
    4018:	000032d6 	.word	0x000032d6
    401c:	000033f0 	.word	0x000033f0
    4020:	000033f0 	.word	0x000033f0
    4024:	000033e2 	.word	0x000033e2
    4028:	000032d6 	.word	0x000032d6
    402c:	000033f0 	.word	0x000033f0
    4030:	000033e2 	.word	0x000033e2
    4034:	000033f0 	.word	0x000033f0
    4038:	000032d6 	.word	0x000032d6
    403c:	000033f8 	.word	0x000033f8
    4040:	000033f8 	.word	0x000033f8
    4044:	000033f8 	.word	0x000033f8
    4048:	000035f8 	.word	0x000035f8

0000404c <_init>:
    404c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    404e:	46c0      	nop			; (mov r8, r8)
    4050:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4052:	bc08      	pop	{r3}
    4054:	469e      	mov	lr, r3
    4056:	4770      	bx	lr

00004058 <__init_array_start>:
    4058:	000000dd 	.word	0x000000dd

0000405c <_fini>:
    405c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    405e:	46c0      	nop			; (mov r8, r8)
    4060:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4062:	bc08      	pop	{r3}
    4064:	469e      	mov	lr, r3
    4066:	4770      	bx	lr

00004068 <__fini_array_start>:
    4068:	000000b5 	.word	0x000000b5
