// Seed: 2987297709
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = 1'd0;
  logic [7:0] id_4;
  id_5(
      .id_0(id_4[1'h0!=1&&1==1]), .id_1(id_4), .id_2(id_1)
  );
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri id_5,
    output wand id_6,
    input wand id_7,
    input tri1 id_8
);
  wire id_10;
  wire id_11;
  xnor (id_6, id_2, id_11, id_5, id_7, id_4, id_3, id_8, id_10);
  module_0(
      id_11, id_11
  );
endmodule
