library ieee;
use ieee.std_logic_1164.all;

entity input_decoder is
	port(
		valid_input : in std_logic_vector (1 downto 0);
		isValid: out std_logic);
end input_decoder;

architecture a of input_decoder is
	with valid_input select
		isValid <= '1' when "10",
					  '0' when "00",
					  '0' when "01",
					  '0' when "11";
end a;