# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.srcs/sources_1/bd/design_4/ip/design_4_auto_ds_0/design_4_auto_ds_0.xci
# IP: The module: 'design_4_auto_ds_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_auto_ds_0/design_4_auto_ds_0_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_4_auto_ds_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_auto_ds_0/design_4_auto_ds_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_4_auto_ds_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.srcs/sources_1/bd/design_4/ip/design_4_auto_ds_0/design_4_auto_ds_0.xci
# IP: The module: 'design_4_auto_ds_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_auto_ds_0/design_4_auto_ds_0_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_4_auto_ds_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: c:/comp4601/deliver/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_auto_ds_0/design_4_auto_ds_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_4_auto_ds_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
