uvmf:
  interfaces:
    "controller_in":
      clock: "clock"
      reset: "reset"
      reset_assertion_level: "True"
      veloce_ready: "True"
      ports: # Specify the port direction from the perspective of the INITIATOR or MASTER
        - name: "complete_data"   
          width: "1"        
          dir: "output"
          reset_value: "1'b1"
        - name: "complete_instr"   
          width: "1"        
          dir: "output"
          reset_value: "1'b1"
        - name: "IR"   
          width: "16"        
          dir: "output"
          reset_value: "1'b1"
        - name: "NZP"   
          width: "3"        
          dir: "output"
          reset_value: "1'b1"
        - name: "psr"   
          width: "3"        
          dir: "output"
          reset_value: "1'b1"
        - name: "IR_Exec"   
          width: "16"        
          dir: "output"
          reset_value: "1'b1"
        - name: "IMem_dout"   
          width: "16"        
          dir: "output"
          reset_value: "1'b1"
      transaction_vars:
        - name: "complete_data"  
          type: "bit" 
          isrand: "False"
          iscompare: "True"
        - name: "complete_instr"  
          type: "bit" 
          isrand: "False"
          iscompare: "True"
        - name: "IR"  
          type: "bit [15:0]"
          isrand: "False"
          iscompare: "True"
        - name: "NZP"  
          type: "bit [2:0]"
          isrand: "False"
          iscompare: "True"
        - name: "psr"  
          type: "bit [2:0]"
          isrand: "False"
          iscompare: "True"
        - name: "IR_Exec"  
          type: "bit [15:0]"
          isrand: "False"
          iscompare: "True"
        - name: "IMem_dout"  
          type: "bit [15:0]"
          isrand: "False"
          iscompare: "True"

