
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.066227                       # Number of seconds simulated
sim_ticks                                1066227485500                       # Number of ticks simulated
final_tick                               1066227485500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144915                       # Simulator instruction rate (inst/s)
host_op_rate                                   211706                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              309024595                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828420                       # Number of bytes of host memory used
host_seconds                                  3450.30                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48660352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48724352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24926208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24926208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           760318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              761318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        389472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             389472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              60025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45637871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45697895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         60025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23377945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23377945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23377945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             60025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45637871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69075841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      761318                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     389472                       # Number of write requests accepted
system.mem_ctrls.readBursts                    761318                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   389472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48590720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  133632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24915584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48724352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24926208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2088                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   149                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       354547                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26900                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1066194891500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                761318                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               389472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  750641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       585354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.575812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.099385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.524257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       405641     69.30%     69.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117456     20.07%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25978      4.44%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9844      1.68%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12896      2.20%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2044      0.35%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1677      0.29%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1434      0.24%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8384      1.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       585354                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.908843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.853341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.037845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         22348     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           33      0.15%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.387494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.361627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.936076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6699     29.92%     29.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              759      3.39%     33.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14499     64.76%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              423      1.89%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22390                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11194729750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25430292250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3796150000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14744.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33494.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        45.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   359555                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  203627                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     926489.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2171224440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1184695875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2899603200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1250393760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          69640680720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         229402541430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         438505278000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           745054417425                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            698.777223                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 728106631500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35603620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  302515724750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2254051800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1229889375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3022390800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1272309120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          69640680720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         235344620430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         433292928000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           746056870245                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            699.717411                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 719381874750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35603620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  311240481500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2132454971                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2132454971                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2379602                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.229332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293603795                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2381650                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.277474                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3533883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.229332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          665                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         298367095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        298367095                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224205362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224205362                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69398433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69398433                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293603795                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293603795                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293603795                       # number of overall hits
system.cpu.dcache.overall_hits::total       293603795                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1724996                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1724996                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       640270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       640270                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2365266                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2365266                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2381650                       # number of overall misses
system.cpu.dcache.overall_misses::total       2381650                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  53540903500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53540903500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  31480823000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31480823000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  85021726500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  85021726500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  85021726500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  85021726500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007635                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009142                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007992                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007992                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.008047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008047                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31038.276900                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31038.276900                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49168.043169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49168.043169                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35945.947094                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35945.947094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35698.665421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35698.665421                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       234894                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.743720                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1170939                       # number of writebacks
system.cpu.dcache.writebacks::total           1170939                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1724996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1724996                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       640270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       640270                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2365266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2365266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2381650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2381650                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  51815907500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51815907500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  30840553000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30840553000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1283228467                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1283228467                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  82656460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  82656460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  83939688967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  83939688967                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009142                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009142                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007992                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007992                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008047                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30038.276900                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30038.276900                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48168.043169                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48168.043169                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78322.049988                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78322.049988                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34945.947094                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34945.947094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 35244.342774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35244.342774                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           670.351392                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          686710.148851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   670.351392                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.327320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.327320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796721                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396859                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396859                       # number of overall hits
system.cpu.icache.overall_hits::total       687396859                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78943500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78943500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78943500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78943500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78943500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78943500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78864.635365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78864.635365                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78864.635365                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78864.635365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78864.635365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78864.635365                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77942500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77942500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77942500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77942500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77864.635365                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77864.635365                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77864.635365                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77864.635365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77864.635365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77864.635365                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    776195                       # number of replacements
system.l2.tags.tagsinuse                 15694.708972                       # Cycle average of tags in use
system.l2.tags.total_refs                     3241869                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    792273                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.091858                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              134103035500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7563.122912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.925038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8127.661022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.461616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.496073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.957929                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16078                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16010                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981323                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6194840                       # Number of tag accesses
system.l2.tags.data_accesses                  6194840                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1170939                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1170939                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             331063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                331063                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1290269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1290269                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1621332                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1621333                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1621332                       # number of overall hits
system.l2.overall_hits::total                 1621333                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           309207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              309207                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1000                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       451111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          451111                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1000                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              760318                       # number of demand (read+write) misses
system.l2.demand_misses::total                 761318                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1000                       # number of overall misses
system.l2.overall_misses::cpu.data             760318                       # number of overall misses
system.l2.overall_misses::total                761318                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  26403967000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26403967000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     76428500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76428500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  36937618000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36937618000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      76428500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   63341585000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63418013500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     76428500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  63341585000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63418013500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1170939                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1170939                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         640270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            640270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1741380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1741380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2381650                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2382651                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2381650                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2382651                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.482932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.482932                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.259054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.259054                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999001                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.319240                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.319526                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999001                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.319240                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.319526                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85392.526689                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85392.526689                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76428.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76428.500000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81881.439380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81881.439380                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76428.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83309.332411                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83300.294358                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76428.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83309.332411                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83300.294358                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               389472                       # number of writebacks
system.l2.writebacks::total                    389472                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        87635                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         87635                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       309207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         309207                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       451111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       451111                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         760318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            761318                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        760318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           761318                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23311897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23311897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     66428500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66428500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  32426508000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  32426508000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     66428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  55738405000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55804833500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     66428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  55738405000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55804833500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.482932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.482932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.259054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.259054                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.319240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.319526                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.319240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.319526                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75392.526689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75392.526689                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66428.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66428.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71881.439380                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71881.439380                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66428.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73309.332411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73300.294358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66428.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73309.332411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73300.294358                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             452111                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       389472                       # Transaction distribution
system.membus.trans_dist::CleanEvict           354547                       # Transaction distribution
system.membus.trans_dist::ReadExReq            309207                       # Transaction distribution
system.membus.trans_dist::ReadExResp           309207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        452111                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2266655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2266655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2266655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73650560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73650560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73650560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1505337                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1505337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1505337                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3071262000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4118732750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4762298                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2379647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         119811                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       119811                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1742381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1560411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1595385                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           640270                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          640270                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1741380                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7142901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7144948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    227365696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              227432640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          776195                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3158846                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037929                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.191025                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3039034     96.21%     96.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 119812      3.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3158846                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3552133000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3572475000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
