--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 89 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.385ns.
--------------------------------------------------------------------------------

Paths for end point Mem/iThisCount_3 (SLICE_X21Y35.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mem/iThisState_FSM_FFd1 (FF)
  Destination:          Mem/iThisCount_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.327ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.246 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mem/iThisState_FSM_FFd1 to Mem/iThisCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   Mem/iThisState_FSM_FFd4
                                                       Mem/iThisState_FSM_FFd1
    SLICE_X21Y35.B1      net (fanout=6)        0.875   Mem/iThisState_FSM_FFd1
    SLICE_X21Y35.B       Tilo                  0.259   Mem/iThisCount<3>
                                                       Mem/_n0098_inv1
    SLICE_X21Y35.CE      net (fanout=2)        0.451   Mem/_n0098_inv
    SLICE_X21Y35.CLK     Tceck                 0.295   Mem/iThisCount<3>
                                                       Mem/iThisCount_3
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (1.001ns logic, 1.326ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mem/iThisState_FSM_FFd3 (FF)
  Destination:          Mem/iThisCount_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.246 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mem/iThisState_FSM_FFd3 to Mem/iThisCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BMUX    Tshcko                0.488   Mem/iThisState_FSM_FFd4
                                                       Mem/iThisState_FSM_FFd3
    SLICE_X21Y35.B4      net (fanout=4)        0.803   Mem/iThisState_FSM_FFd3
    SLICE_X21Y35.B       Tilo                  0.259   Mem/iThisCount<3>
                                                       Mem/_n0098_inv1
    SLICE_X21Y35.CE      net (fanout=2)        0.451   Mem/_n0098_inv
    SLICE_X21Y35.CLK     Tceck                 0.295   Mem/iThisCount<3>
                                                       Mem/iThisCount_3
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (1.042ns logic, 1.254ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mem/iThisState_FSM_FFd4 (FF)
  Destination:          Mem/iThisCount_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.106ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.246 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mem/iThisState_FSM_FFd4 to Mem/iThisCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.447   Mem/iThisState_FSM_FFd4
                                                       Mem/iThisState_FSM_FFd4
    SLICE_X21Y35.B5      net (fanout=8)        0.654   Mem/iThisState_FSM_FFd4
    SLICE_X21Y35.B       Tilo                  0.259   Mem/iThisCount<3>
                                                       Mem/_n0098_inv1
    SLICE_X21Y35.CE      net (fanout=2)        0.451   Mem/_n0098_inv
    SLICE_X21Y35.CLK     Tceck                 0.295   Mem/iThisCount<3>
                                                       Mem/iThisCount_3
    -------------------------------------------------  ---------------------------
    Total                                      2.106ns (1.001ns logic, 1.105ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point Mem/iThisCount_3 (SLICE_X21Y35.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mem/iThisState_FSM_FFd1 (FF)
  Destination:          Mem/iThisCount_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.248ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.246 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mem/iThisState_FSM_FFd1 to Mem/iThisCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   Mem/iThisState_FSM_FFd4
                                                       Mem/iThisState_FSM_FFd1
    SLICE_X20Y35.D3      net (fanout=6)        0.732   Mem/iThisState_FSM_FFd1
    SLICE_X20Y35.D       Tilo                  0.205   Mem/iThisCount<2>
                                                       Mem/Mcount_iThisCount_xor<2>1_SW0
    SLICE_X21Y35.A1      net (fanout=2)        0.542   N2
    SLICE_X21Y35.CLK     Tas                   0.322   Mem/iThisCount<3>
                                                       Mem/Mcount_iThisCount_xor<3>1
                                                       Mem/iThisCount_3
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (0.974ns logic, 1.274ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mem/iThisState_FSM_FFd4 (FF)
  Destination:          Mem/iThisCount_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.246 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mem/iThisState_FSM_FFd4 to Mem/iThisCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.447   Mem/iThisState_FSM_FFd4
                                                       Mem/iThisState_FSM_FFd4
    SLICE_X20Y35.D5      net (fanout=8)        0.667   Mem/iThisState_FSM_FFd4
    SLICE_X20Y35.D       Tilo                  0.205   Mem/iThisCount<2>
                                                       Mem/Mcount_iThisCount_xor<2>1_SW0
    SLICE_X21Y35.A1      net (fanout=2)        0.542   N2
    SLICE_X21Y35.CLK     Tas                   0.322   Mem/iThisCount<3>
                                                       Mem/Mcount_iThisCount_xor<3>1
                                                       Mem/iThisCount_3
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (0.974ns logic, 1.209ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mem/iThisState_FSM_FFd5 (FF)
  Destination:          Mem/iThisCount_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.246 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mem/iThisState_FSM_FFd5 to Mem/iThisCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.447   Mem/iThisState_FSM_FFd7
                                                       Mem/iThisState_FSM_FFd5
    SLICE_X20Y35.D4      net (fanout=6)        0.441   Mem/iThisState_FSM_FFd5
    SLICE_X20Y35.D       Tilo                  0.205   Mem/iThisCount<2>
                                                       Mem/Mcount_iThisCount_xor<2>1_SW0
    SLICE_X21Y35.A1      net (fanout=2)        0.542   N2
    SLICE_X21Y35.CLK     Tas                   0.322   Mem/iThisCount<3>
                                                       Mem/Mcount_iThisCount_xor<3>1
                                                       Mem/iThisCount_3
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (0.974ns logic, 0.983ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point Mem/iThisCount_1 (SLICE_X20Y35.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mem/iThisState_FSM_FFd1 (FF)
  Destination:          Mem/iThisCount_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.206ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.246 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mem/iThisState_FSM_FFd1 to Mem/iThisCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.AQ      Tcko                  0.447   Mem/iThisState_FSM_FFd4
                                                       Mem/iThisState_FSM_FFd1
    SLICE_X21Y35.B1      net (fanout=6)        0.875   Mem/iThisState_FSM_FFd1
    SLICE_X21Y35.B       Tilo                  0.259   Mem/iThisCount<3>
                                                       Mem/_n0098_inv1
    SLICE_X20Y35.CE      net (fanout=2)        0.290   Mem/_n0098_inv
    SLICE_X20Y35.CLK     Tceck                 0.335   Mem/iThisCount<2>
                                                       Mem/iThisCount_1
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (1.041ns logic, 1.165ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mem/iThisState_FSM_FFd3 (FF)
  Destination:          Mem/iThisCount_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.246 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mem/iThisState_FSM_FFd3 to Mem/iThisCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.BMUX    Tshcko                0.488   Mem/iThisState_FSM_FFd4
                                                       Mem/iThisState_FSM_FFd3
    SLICE_X21Y35.B4      net (fanout=4)        0.803   Mem/iThisState_FSM_FFd3
    SLICE_X21Y35.B       Tilo                  0.259   Mem/iThisCount<3>
                                                       Mem/_n0098_inv1
    SLICE_X20Y35.CE      net (fanout=2)        0.290   Mem/_n0098_inv
    SLICE_X20Y35.CLK     Tceck                 0.335   Mem/iThisCount<2>
                                                       Mem/iThisCount_1
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (1.082ns logic, 1.093ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mem/iThisState_FSM_FFd4 (FF)
  Destination:          Mem/iThisCount_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.985ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.246 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mem/iThisState_FSM_FFd4 to Mem/iThisCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.CQ      Tcko                  0.447   Mem/iThisState_FSM_FFd4
                                                       Mem/iThisState_FSM_FFd4
    SLICE_X21Y35.B5      net (fanout=8)        0.654   Mem/iThisState_FSM_FFd4
    SLICE_X21Y35.B       Tilo                  0.259   Mem/iThisCount<3>
                                                       Mem/_n0098_inv1
    SLICE_X20Y35.CE      net (fanout=2)        0.290   Mem/_n0098_inv
    SLICE_X20Y35.CLK     Tceck                 0.335   Mem/iThisCount<2>
                                                       Mem/iThisCount_1
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (1.041ns logic, 0.944ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mem/iThisCount_1 (SLICE_X20Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Mem/iThisCount_1 (FF)
  Destination:          Mem/iThisCount_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Mem/iThisCount_1 to Mem/iThisCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.AQ      Tcko                  0.200   Mem/iThisCount<2>
                                                       Mem/iThisCount_1
    SLICE_X20Y35.A6      net (fanout=6)        0.037   Mem/iThisCount<1>
    SLICE_X20Y35.CLK     Tah         (-Th)    -0.190   Mem/iThisCount<2>
                                                       Mem/Mcount_iThisCount_xor<1>1
                                                       Mem/iThisCount_1
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Paths for end point Mem/iThisCount_3 (SLICE_X21Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Mem/iThisCount_3 (FF)
  Destination:          Mem/iThisCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Mem/iThisCount_3 to Mem/iThisCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.AQ      Tcko                  0.198   Mem/iThisCount<3>
                                                       Mem/iThisCount_3
    SLICE_X21Y35.A6      net (fanout=4)        0.031   Mem/iThisCount<3>
    SLICE_X21Y35.CLK     Tah         (-Th)    -0.215   Mem/iThisCount<3>
                                                       Mem/Mcount_iThisCount_xor<3>1
                                                       Mem/iThisCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point Mem/iThisCount_0 (SLICE_X23Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Mem/iThisCount_0 (FF)
  Destination:          Mem/iThisCount_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Mem/iThisCount_0 to Mem/iThisCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AQ      Tcko                  0.198   Mem/iThisCount<0>
                                                       Mem/iThisCount_0
    SLICE_X23Y33.A6      net (fanout=8)        0.037   Mem/iThisCount<0>
    SLICE_X23Y33.CLK     Tah         (-Th)    -0.215   Mem/iThisCount<0>
                                                       Mem/iThisCount_0_dpot1
                                                       Mem/iThisCount_0
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Mem/iThisCount<2>/CLK
  Logical resource: Mem/iThisCount_1/CK
  Location pin: SLICE_X20Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Mem/iThisCount<2>/SR
  Logical resource: Mem/iThisCount_1/SR
  Location pin: SLICE_X20Y35.SR
  Clock network: btnr_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.385|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 89 paths, 0 nets, and 86 connections

Design statistics:
   Minimum period:   2.385ns{1}   (Maximum frequency: 419.287MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 05 09:14:01 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



