#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(16)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                       2.004    16.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.921
$iopadmap$AL4S3B_FPGA_Top.io_pad[16].O_EN[0] (BIDIR_CELL)                                             5.428    23.349
$iopadmap$AL4S3B_FPGA_Top.io_pad[16].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.670
out:io_pad(16)_$out.outpad[0] (.output)                                                               0.000    34.670
data arrival time                                                                                              34.670

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.670
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.670


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(25)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                       2.000    16.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.917
$iopadmap$AL4S3B_FPGA_Top.io_pad[25].O_EN[0] (BIDIR_CELL)                                            5.428    23.345
$iopadmap$AL4S3B_FPGA_Top.io_pad[25].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    34.666
out:io_pad(25)_$out.outpad[0] (.output)                                                              0.000    34.666
data arrival time                                                                                             34.666

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -34.666
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -34.666


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(17)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[17].O_EN[0] (BIDIR_CELL)                                             5.428    23.335
$iopadmap$AL4S3B_FPGA_Top.io_pad[17].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.656
out:io_pad(17)_$out.outpad[0] (.output)                                                               0.000    34.656
data arrival time                                                                                              34.656

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.656
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.656


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(31)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                        0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                  13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                   1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                       2.000    16.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.917
$iopadmap$AL4S3B_FPGA_Top.io_pad[31].O_EN[0] (BIDIR_CELL)                                          5.055    22.972
$iopadmap$AL4S3B_FPGA_Top.io_pad[31].O_PAD_$out[0] (BIDIR_CELL)                                   11.321    34.293
out:io_pad(31)_$out.outpad[0] (.output)                                                            0.000    34.293
data arrival time                                                                                           34.293

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                        0.000     0.000
clock source latency                                                                               0.000     0.000
clock uncertainty                                                                                  0.000     0.000
output external delay                                                                              0.000     0.000
data required time                                                                                           0.000
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.000
data arrival time                                                                                          -34.293
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -34.293


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(20)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                       2.004    16.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.921
$iopadmap$AL4S3B_FPGA_Top.io_pad[20].O_EN[0] (BIDIR_CELL)                                             5.045    22.966
$iopadmap$AL4S3B_FPGA_Top.io_pad[20].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.287
out:io_pad(20)_$out.outpad[0] (.output)                                                               0.000    34.287
data arrival time                                                                                              34.287

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.287
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.287


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(30)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                       2.000    16.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.917
$iopadmap$AL4S3B_FPGA_Top.io_pad[30].O_EN[0] (BIDIR_CELL)                                            5.045    22.962
$iopadmap$AL4S3B_FPGA_Top.io_pad[30].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    34.283
out:io_pad(30)_$out.outpad[0] (.output)                                                              0.000    34.283
data arrival time                                                                                             34.283

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -34.283
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -34.283


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(15)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[15].O_EN[0] (BIDIR_CELL)                                             5.040    22.948
$iopadmap$AL4S3B_FPGA_Top.io_pad[15].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.269
out:io_pad(15)_$out.outpad[0] (.output)                                                               0.000    34.269
data arrival time                                                                                              34.269

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.269
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.269


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(14)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                       2.004    16.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.921
$iopadmap$AL4S3B_FPGA_Top.io_pad[14].O_EN[0] (BIDIR_CELL)                                             5.001    22.922
$iopadmap$AL4S3B_FPGA_Top.io_pad[14].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.243
out:io_pad(14)_$out.outpad[0] (.output)                                                               0.000    34.243
data arrival time                                                                                              34.243

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.243
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.243


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(11)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[11].O_EN[0] (BIDIR_CELL)                                             4.919    22.827
$iopadmap$AL4S3B_FPGA_Top.io_pad[11].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.148
out:io_pad(11)_$out.outpad[0] (.output)                                                               0.000    34.148
data arrival time                                                                                              34.148

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -34.148
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -34.148


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(7)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[7].O_EN[0] (BIDIR_CELL)                                              4.638    22.545
$iopadmap$AL4S3B_FPGA_Top.io_pad[7].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.866
out:io_pad(7)_$out.outpad[0] (.output)                                                                0.000    33.866
data arrival time                                                                                              33.866

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -33.866
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -33.866


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(21)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[21].O_EN[0] (BIDIR_CELL)                                             4.147    22.054
$iopadmap$AL4S3B_FPGA_Top.io_pad[21].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    33.375
out:io_pad(21)_$out.outpad[0] (.output)                                                               0.000    33.375
data arrival time                                                                                              33.375

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -33.375
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -33.375


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(9)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                       2.004    16.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.921
$iopadmap$AL4S3B_FPGA_Top.io_pad[9].O_EN[0] (BIDIR_CELL)                                              4.091    22.012
$iopadmap$AL4S3B_FPGA_Top.io_pad[9].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.333
out:io_pad(9)_$out.outpad[0] (.output)                                                                0.000    33.333
data arrival time                                                                                              33.333

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -33.333
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -33.333


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(10)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[10].O_EN[0] (BIDIR_CELL)                                             4.091    21.999
$iopadmap$AL4S3B_FPGA_Top.io_pad[10].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    33.320
out:io_pad(10)_$out.outpad[0] (.output)                                                               0.000    33.320
data arrival time                                                                                              33.320

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -33.320
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -33.320


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(8)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[8].O_EN[0] (BIDIR_CELL)                                              4.091    21.999
$iopadmap$AL4S3B_FPGA_Top.io_pad[8].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.320
out:io_pad(8)_$out.outpad[0] (.output)                                                                0.000    33.320
data arrival time                                                                                              33.320

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -33.320
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -33.320


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(18)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                       1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QCK[0] (Q_FRAG)                       2.004    16.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.921
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_DAT[0] (BIDIR_CELL)                                             5.572    23.493
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_PAD_$out[0] (BIDIR_CELL)                                        9.809    33.302
out:io_pad(18)_$out.outpad[0] (.output)                                                                0.000    33.302
data arrival time                                                                                               33.302

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                              -33.302
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -33.302


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(26)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                       2.000    16.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.917
$iopadmap$AL4S3B_FPGA_Top.io_pad[26].O_EN[0] (BIDIR_CELL)                                            3.927    21.845
$iopadmap$AL4S3B_FPGA_Top.io_pad[26].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    33.166
out:io_pad(26)_$out.outpad[0] (.output)                                                              0.000    33.166
data arrival time                                                                                             33.166

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -33.166
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -33.166


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(24)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[24].O_EN[0] (BIDIR_CELL)                                            3.927    21.835
$iopadmap$AL4S3B_FPGA_Top.io_pad[24].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    33.156
out:io_pad(24)_$out.outpad[0] (.output)                                                              0.000    33.156
data arrival time                                                                                             33.156

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -33.156
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -33.156


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(19)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                      13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                       1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[19].O_DAT[0] (BIDIR_CELL)                                             5.420    23.327
$iopadmap$AL4S3B_FPGA_Top.io_pad[19].O_PAD_$out[0] (BIDIR_CELL)                                        9.809    33.136
out:io_pad(19)_$out.outpad[0] (.output)                                                                0.000    33.136
data arrival time                                                                                               33.136

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                            0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                              -33.136
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -33.136


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(27)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                       2.000    16.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.917
$iopadmap$AL4S3B_FPGA_Top.io_pad[27].O_EN[0] (BIDIR_CELL)                                            3.660    21.577
$iopadmap$AL4S3B_FPGA_Top.io_pad[27].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.898
out:io_pad(27)_$out.outpad[0] (.output)                                                              0.000    32.898
data arrival time                                                                                             32.898

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -32.898
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -32.898


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(29)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QCK[0] (Q_FRAG)                       2.004    16.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.921
$iopadmap$AL4S3B_FPGA_Top.io_pad[29].O_DAT[0] (BIDIR_CELL)                                            4.903    22.824
$iopadmap$AL4S3B_FPGA_Top.io_pad[29].O_PAD_$out[0] (BIDIR_CELL)                                       9.809    32.633
out:io_pad(29)_$out.outpad[0] (.output)                                                               0.000    32.633
data arrival time                                                                                              32.633

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.633
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.633


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(23)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[23].O_EN[0] (BIDIR_CELL)                                            3.349    21.257
$iopadmap$AL4S3B_FPGA_Top.io_pad[23].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.578
out:io_pad(23)_$out.outpad[0] (.output)                                                              0.000    32.578
data arrival time                                                                                             32.578

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -32.578
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -32.578


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(22)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[22].O_EN[0] (BIDIR_CELL)                                            3.349    21.257
$iopadmap$AL4S3B_FPGA_Top.io_pad[22].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.578
out:io_pad(22)_$out.outpad[0] (.output)                                                              0.000    32.578
data arrival time                                                                                             32.578

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -32.578
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -32.578


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(4)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[4].O_EN[0] (BIDIR_CELL)                                              3.291    21.198
$iopadmap$AL4S3B_FPGA_Top.io_pad[4].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.519
out:io_pad(4)_$out.outpad[0] (.output)                                                                0.000    32.519
data arrival time                                                                                              32.519

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.519
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.519


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(12)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                       2.004    16.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.921
$iopadmap$AL4S3B_FPGA_Top.io_pad[12].O_EN[0] (BIDIR_CELL)                                             3.223    21.144
$iopadmap$AL4S3B_FPGA_Top.io_pad[12].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    32.465
out:io_pad(12)_$out.outpad[0] (.output)                                                               0.000    32.465
data arrival time                                                                                              32.465

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.465
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.465


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(13)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[13].O_EN[0] (BIDIR_CELL)                                             3.223    21.131
$iopadmap$AL4S3B_FPGA_Top.io_pad[13].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    32.452
out:io_pad(13)_$out.outpad[0] (.output)                                                               0.000    32.452
data arrival time                                                                                              32.452

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.452
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.452


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(1)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[1].O_EN[0] (BIDIR_CELL)                                              3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[1].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.451
out:io_pad(1)_$out.outpad[0] (.output)                                                                0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(0)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[0].O_EN[0] (BIDIR_CELL)                                              3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[0].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.451
out:io_pad(0)_$out.outpad[0] (.output)                                                                0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(2)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[2].O_EN[0] (BIDIR_CELL)                                              3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[2].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.451
out:io_pad(2)_$out.outpad[0] (.output)                                                                0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(3)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[3].O_EN[0] (BIDIR_CELL)                                              3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[3].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.451
out:io_pad(3)_$out.outpad[0] (.output)                                                                0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(5)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[5].O_EN[0] (BIDIR_CELL)                                              3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[5].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.451
out:io_pad(5)_$out.outpad[0] (.output)                                                                0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(6)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                       1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.907
$iopadmap$AL4S3B_FPGA_Top.io_pad[6].O_EN[0] (BIDIR_CELL)                                              3.223    21.130
$iopadmap$AL4S3B_FPGA_Top.io_pad[6].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    32.451
out:io_pad(6)_$out.outpad[0] (.output)                                                                0.000    32.451
data arrival time                                                                                              32.451

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                           0.000     0.000
clock source latency                                                                                  0.000     0.000
clock uncertainty                                                                                     0.000     0.000
output external delay                                                                                 0.000     0.000
data required time                                                                                              0.000
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.000
data arrival time                                                                                             -32.451
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -32.451


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                          4.985    47.101
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605    48.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG)                                           0.000    48.706
data arrival time                                                                                                                48.706

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                                          1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -48.706
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -32.395


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(28)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                       1.990    16.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.908
$iopadmap$AL4S3B_FPGA_Top.io_pad[28].O_EN[0] (BIDIR_CELL)                                            2.914    20.821
$iopadmap$AL4S3B_FPGA_Top.io_pad[28].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.142
out:io_pad(28)_$out.outpad[0] (.output)                                                              0.000    32.142
data arrival time                                                                                             32.142

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                          0.000     0.000
clock source latency                                                                                 0.000     0.000
clock uncertainty                                                                                    0.000     0.000
output external delay                                                                                0.000     0.000
data required time                                                                                             0.000
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.000
data arrival time                                                                                            -32.142
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -32.142


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.497    46.613
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    48.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG)                                          0.000    48.218
data arrival time                                                                                                                48.218

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                                         2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -48.218
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -31.894


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                          4.030    46.146
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605    47.752
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG)                                           0.000    47.752
data arrival time                                                                                                                47.752

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                                          1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -47.752
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -31.440


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.558    45.674
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    47.279
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG)                                          0.000    47.279
data arrival time                                                                                                                47.279

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                                         2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -47.279
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.955


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.437    45.639
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    47.244
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG)                                         0.000    47.244
data arrival time                                                                                                                47.244

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15.QCK[0] (Q_FRAG)                                        2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -47.244
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.919


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.600    38.955
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.361
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         5.023    45.384
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.989
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG)                                          0.000    46.989
data arrival time                                                                                                                46.989

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.989
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.678


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.600    38.955
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.361
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.987    45.348
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.954
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG)                                          0.000    46.954
data arrival time                                                                                                                46.954

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.954
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.642


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.224    45.341
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.946
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG)                                          0.000    46.946
data arrival time                                                                                                                46.946

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.946
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.635


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.235    45.351
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.957
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG)                                          0.000    46.957
data arrival time                                                                                                                46.957

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12.QCK[0] (Q_FRAG)                                         2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -46.957
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.632


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.046    45.248
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.854
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG)                                          0.000    46.854
data arrival time                                                                                                                46.854

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.854
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.542


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        5.062    45.242
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    46.848
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG)                                         0.000    46.848
data arrival time                                                                                                                46.848

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23.QCK[0] (Q_FRAG)                                        2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -46.848
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.523


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.968    45.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.776
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG)                                          0.000    46.776
data arrival time                                                                                                                46.776

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.776
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.464


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.042    45.158
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.764
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG)                                          0.000    46.764
data arrival time                                                                                                                46.764

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.764
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.452


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.600    38.955
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.361
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.562    44.923
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.528
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG)                                          0.000    46.528
data arrival time                                                                                                                46.528

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.528
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.217


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.519    44.722
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    46.327
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG)                                         0.000    46.327
data arrival time                                                                                                                46.327

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.327
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -30.016


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.409    44.589
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    46.195
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG)                                         0.000    46.195
data arrival time                                                                                                                46.195

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.195
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.883


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.600    38.955
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.361
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.135    44.496
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.102
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG)                                          0.000    46.102
data arrival time                                                                                                                46.102

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                                         2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -46.102
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.777


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                      10.356    40.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.406    42.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         2.330    44.447
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.052
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG)                                          0.000    46.052
data arrival time                                                                                                                46.052

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.052
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.741


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.456    37.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         5.209    44.426
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.032
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG)                                          0.000    46.032
data arrival time                                                                                                                46.032

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -46.032
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.720


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.600    38.955
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.361
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.068    44.429
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    46.035
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG)                                          0.000    46.035
data arrival time                                                                                                                46.035

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                                         2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -46.035
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.710


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.121    44.323
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.929
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG)                                         0.000    45.929
data arrival time                                                                                                                45.929

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.929
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.617


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.120    44.299
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.905
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG)                                         0.000    45.905
data arrival time                                                                                                                45.905

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.905
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.593


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.663    37.017
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.423
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        5.848    44.272
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.877
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG)                                         0.000    45.877
data arrival time                                                                                                                45.877

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -45.877
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.566


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.004    44.206
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.812
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG)                                         0.000    45.812
data arrival time                                                                                                                45.812

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.812
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.500


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.600    38.955
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.361
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.596    43.957
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    45.562
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG)                                          0.000    45.562
data arrival time                                                                                                                45.562

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.562
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.251


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.716    43.918
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.523
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG)                                         0.000    45.523
data arrival time                                                                                                                45.523

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13.QCK[0] (Q_FRAG)                                        2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -45.523
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.199


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.689    43.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG)                                         0.000    45.474
data arrival time                                                                                                                45.474

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.474
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.163


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.680    43.860
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG)                                         0.000    45.465
data arrival time                                                                                                                45.465

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.465
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.154


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.456    37.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.633    43.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    45.456
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG)                                          0.000    45.456
data arrival time                                                                                                                45.456

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.456
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -29.144


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                       9.442    39.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                        1.406    41.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.330    43.533
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.138
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG)                                         0.000    45.138
data arrival time                                                                                                                45.138

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.138
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.827


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.663    37.017
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.423
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.985    43.408
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.013
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG)                                         0.000    45.013
data arrival time                                                                                                                45.013

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -45.013
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.703


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.228    43.408
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.014
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG)                                         0.000    45.014
data arrival time                                                                                                                45.014

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -45.014
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.702


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.663    37.017
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.423
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.949    43.372
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.978
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG)                                         0.000    44.978
data arrival time                                                                                                                44.978

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -44.978
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.667


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.456    37.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.030    43.247
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.852
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG)                                          0.000    44.852
data arrival time                                                                                                                44.852

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -44.852
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.541


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.600    38.955
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.361
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         2.792    43.153
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.758
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG)                                          0.000    44.758
data arrival time                                                                                                                44.758

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                                         2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -44.758
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.434


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.792    42.972
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.577
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG)                                         0.000    44.577
data arrival time                                                                                                                44.577

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20.QCK[0] (Q_FRAG)                                        2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -44.577
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.253


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.456    37.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.652    42.870
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.475
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG)                                          0.000    44.475
data arrival time                                                                                                                44.475

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -44.475
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.164


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.456    37.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.596    42.813
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.418
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG)                                          0.000    44.418
data arrival time                                                                                                                44.418

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2.QCK[0] (Q_FRAG)                                         2.004    16.219
clock uncertainty                                                                                                       0.000    16.219
cell setup time                                                                                                         0.105    16.325
data required time                                                                                                               16.325
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.325
data arrival time                                                                                                               -44.418
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -28.094


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                       8.600    38.955
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.406    40.361
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         2.330    42.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.297
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG)                                          0.000    44.297
data arrival time                                                                                                                44.297

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -44.297
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.985


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.961    42.611
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG)                                          0.000    44.217
data arrival time                                                                                                                44.217

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -44.217
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.906


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        5.025    42.552
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.157
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG)                                         0.000    44.157
data arrival time                                                                                                              44.157

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                     0.000    16.206
cell setup time                                                                                                       0.105    16.312
data required time                                                                                                             16.312
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.312
data arrival time                                                                                                             -44.157
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -27.845


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                       8.419    38.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                        1.406    40.180
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.330    42.510
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG)                                         0.000    44.116
data arrival time                                                                                                                44.116

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -44.116
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.804


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.663    37.017
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.423
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.030    42.453
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.059
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG)                                         0.000    44.059
data arrival time                                                                                                                44.059

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29.QCK[0] (Q_FRAG)                                        2.000    16.216
clock uncertainty                                                                                                       0.000    16.216
cell setup time                                                                                                         0.105    16.321
data required time                                                                                                               16.321
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.321
data arrival time                                                                                                               -44.059
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.738


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.456    37.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.197    42.415
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    44.020
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG)                                          0.000    44.020
data arrival time                                                                                                                44.020

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -44.020
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.709


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.456    37.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.080    42.297
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    43.903
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG)                                          0.000    43.903
data arrival time                                                                                                                43.903

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4.QCK[0] (Q_FRAG)                                         1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -43.903
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.591


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.541    42.191
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    43.797
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG)                                          0.000    43.797
data arrival time                                                                                                                43.797

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -43.797
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.486


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.646    42.172
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.777
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG)                                         0.000    43.777
data arrival time                                                                                                              43.777

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                     0.000    16.206
cell setup time                                                                                                       0.105    16.312
data required time                                                                                                             16.312
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.312
data arrival time                                                                                                             -43.777
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -27.466


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.426    42.076
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    43.682
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG)                                          0.000    43.682
data arrival time                                                                                                                43.682

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -43.682
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.371


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.663    37.017
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.423
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.306    41.729
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.335
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG)                                         0.000    43.335
data arrival time                                                                                                                43.335

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -43.335
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -27.024


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.053    41.703
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    43.309
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG)                                          0.000    43.309
data arrival time                                                                                                                43.309

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -43.309
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.998


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.663    37.017
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.423
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.190    41.613
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG)                                         0.000    43.219
data arrival time                                                                                                                43.219

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -43.219
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.908


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.083    41.609
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.214
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG)                                         0.000    43.214
data arrival time                                                                                                              43.214

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                                        2.000    16.216
clock uncertainty                                                                                                     0.000    16.216
cell setup time                                                                                                       0.105    16.321
data required time                                                                                                             16.321
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.321
data arrival time                                                                                                             -43.214
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -26.893


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.029    41.555
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.160
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG)                                         0.000    43.160
data arrival time                                                                                                              43.160

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                                        1.990    16.206
clock uncertainty                                                                                                     0.000    16.206
cell setup time                                                                                                       0.105    16.312
data required time                                                                                                             16.312
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.312
data arrival time                                                                                                             -43.160
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -26.849


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       7.456    37.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.406    39.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                           2.330    41.548
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.605    43.153
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QD[0] (Q_FRAG)                                            0.000    43.153
data arrival time                                                                                                                43.153

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q.QCK[0] (Q_FRAG)                                           1.990    16.206
clock uncertainty                                                                                                       0.000    16.206
cell setup time                                                                                                         0.105    16.312
data required time                                                                                                               16.312
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.312
data arrival time                                                                                                               -43.153
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.842


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.663    37.017
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.423
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.042    41.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.071
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG)                                         0.000    43.071
data arrival time                                                                                                                43.071

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -43.071
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.760


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.617    41.267
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    42.873
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG)                                          0.000    42.873
data arrival time                                                                                                                42.873

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -42.873
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.562


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.607    41.257
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    42.863
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG)                                          0.000    42.863
data arrival time                                                                                                                42.863

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -42.863
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.552


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.311    40.837
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.443
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG)                                         0.000    42.443
data arrival time                                                                                                              42.443

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                                        2.000    16.216
clock uncertainty                                                                                                     0.000    16.216
cell setup time                                                                                                       0.105    16.321
data required time                                                                                                             16.321
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.321
data arrival time                                                                                                             -42.443
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -26.122


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.301    40.827
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.432
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG)                                         0.000    42.432
data arrival time                                                                                                              42.432

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                                        2.000    16.216
clock uncertainty                                                                                                     0.000    16.216
cell setup time                                                                                                       0.105    16.321
data required time                                                                                                             16.321
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.321
data arrival time                                                                                                             -42.432
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -26.111


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.297    40.823
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.429
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG)                                         0.000    42.429
data arrival time                                                                                                              42.429

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                                        2.000    16.216
clock uncertainty                                                                                                     0.000    16.216
cell setup time                                                                                                       0.105    16.321
data required time                                                                                                             16.321
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.321
data arrival time                                                                                                             -42.429
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -26.107


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                       6.663    37.017
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                        1.406    38.423
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.330    40.754
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.359
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG)                                         0.000    42.359
data arrival time                                                                                                                42.359

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24.QCK[0] (Q_FRAG)                                        1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -42.359
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -26.048


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.042    40.693
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    42.298
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG)                                          0.000    42.298
data arrival time                                                                                                                42.298

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -42.298
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -25.987


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                 3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                  1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                       5.890    36.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    37.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         2.330    39.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    41.586
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG)                                          0.000    41.586
data arrival time                                                                                                                41.586

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                        1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                                         1.990    16.205
clock uncertainty                                                                                                       0.000    16.205
cell setup time                                                                                                         0.105    16.311
data required time                                                                                                               16.311
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               16.311
data arrival time                                                                                                               -41.586
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -25.276


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 6.562    28.762
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593    30.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                       5.766    36.120
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.406    37.526
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                          2.330    39.857
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605    41.462
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QD[0] (Q_FRAG)                                           0.000    41.462
data arrival time                                                                                                              41.462

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                           0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                     13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                      1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                                          2.000    16.216
clock uncertainty                                                                                                     0.000    16.216
cell setup time                                                                                                       0.105    16.321
data required time                                                                                                             16.321
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             16.321
data arrival time                                                                                                             -41.462
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -25.141


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                            1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    17.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                 3.232    21.139
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                  1.406    22.545
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.516    26.061
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.312
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 2.486    29.798
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    31.260
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                                  0.000    31.260
data arrival time                                                                                                                    31.260

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                 1.990    16.205
clock uncertainty                                                                                                           0.000    16.205
cell setup time                                                                                                             0.105    16.311
data required time                                                                                                                   16.311
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   16.311
data arrival time                                                                                                                   -31.260
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -14.950


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                      0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                      1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                     1.701    17.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.t_frag.XAB[0] (T_FRAG)                               3.663    21.569
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.t_frag.XZ[0] (T_FRAG)                                1.251    22.820
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.693    26.513
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    27.819
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG)                                   0.000    27.819
data arrival time                                                                                                         27.819

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                      0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.205
clock uncertainty                                                                                                0.000    16.205
cell setup time                                                                                                  0.105    16.311
data required time                                                                                                        16.311
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        16.311
data arrival time                                                                                                        -27.819
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -11.508


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                 1.701    17.907
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                         3.041    20.948
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                          1.251    22.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.580    25.779
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462    27.241
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                   0.000    27.241
data arrival time                                                                                                        27.241

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.205
clock uncertainty                                                                                               0.000    16.205
cell setup time                                                                                                 0.105    16.311
data required time                                                                                                       16.311
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       16.311
data arrival time                                                                                                       -27.241
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -10.931


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                          1.990    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.739    21.646
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.052
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.400    25.452
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    26.757
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QD[0] (Q_FRAG)                                             0.000    26.757
data arrival time                                                                                                                  26.757

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.005    13.005
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QCK[0] (Q_FRAG)                                            1.990    16.205
clock uncertainty                                                                                                         0.000    16.205
cell setup time                                                                                                           0.105    16.311
data required time                                                                                                                 16.311
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.311
data arrival time                                                                                                                 -26.757
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -10.447


#End of timing report
