# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.09
# platform  : Linux 4.18.0-553.47.1.el8_10.x86_64
# version   : 2022.09p002 64 bits
# build date: 2022.11.24 12:29:17 UTC
# ----------------------------------------
# started   : 2025-09-16 07:35:20 IST
# hostname  : Cadence_SERVER.(none)
# pid       : 821614
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:40357' '-style' 'windows' '-data' 'AAAAznicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpBkYvBhMGYwYLBgMGBwYDBksgWw9IG0GFNFjMAfzTBlMGKyIUgUGjA8gNIMNIwMyYAxsQKEZGFhhCkGiQCzGkMKQypDGkMhQypDDUAI0tIQhGcgCAgDxaBXu' '-proj' '/home/src2024/formal/i2c/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/src2024/formal/i2c/jgproject/.tmp/.initCmds.tcl' 'default.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/src2024/formal/i2c/jgproject/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ISO-8859-1", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ISO-8859-1", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/src2024/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% set MAIN_PATH [pwd]
/home/src2024/formal/i2c
% 
% # Analyze Verilog files from filelist
% analyze -v2k -f ${MAIN_PATH}/i2c.f
INFO (INL011): Processing "-f" file "/home/src2024/formal/i2c/i2c.f".
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_bit_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_bit_ctrl.v(141): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_byte_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_byte_ctrl.v(73): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/timescale.v'
% 
% # Analyze SystemVerilog top module
% analyze -sv12 ${MAIN_PATH}/rtl/i2c_master_top.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/install/JASPER2209/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/rtl/i2c_master_top.sv'
[INFO (VERI-1328)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(76): analyzing included file '/home/src2024/formal/i2c/rtl/i2c_master_defines.v'
% analyze -sv12 ${MAIN_PATH}/default/assert.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/default/assert.sv'
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(90): 'arst_ctr_reset' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(69): previous declaration of 'arst_ctr_reset' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(96): block id 'arst_ctr_reset_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(72): previous declaration of 'arst_ctr_reset_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(371): 'p_rxr_write_protect' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(365): previous declaration of 'p_rxr_write_protect' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(378): block id 'p_rxr_write_protect_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(369): previous declaration of 'p_rxr_write_protect_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(380): 'p_rxr_write_protect' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(365): previous declaration of 'p_rxr_write_protect' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(384): block id 'p_rxr_write_protect_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(369): previous declaration of 'p_rxr_write_protect_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(386): 'p_rxr_write_protect' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(365): previous declaration of 'p_rxr_write_protect' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(390): block id 'p_rxr_write_protect_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(369): previous declaration of 'p_rxr_write_protect_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(426): 'p_rxr_update_after_read' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(414): previous declaration of 'p_rxr_update_after_read' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(430): block id 'p_rxr_update_after_read_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(418): previous declaration of 'p_rxr_update_after_read_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(433): 'p_rxr_read_update' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(420): previous declaration of 'p_rxr_read_update' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(438): block id 'p_rxr_read_update_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(424): previous declaration of 'p_rxr_read_update_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(528): 'sda_stable_during_scl_high' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(522): previous declaration of 'sda_stable_during_scl_high' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(534): block id 'sda_stable_during_scl_high_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(526): previous declaration of 'sda_stable_during_scl_high_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(592): 'tip_lifecycle_1' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(573): previous declaration of 'tip_lifecycle_1' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(597): block id 'tip_lifecycle_1_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(577): previous declaration of 'tip_lifecycle_1_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(675): 'rxack_phase_aligned' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(606): previous declaration of 'rxack_phase_aligned' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(679): block id 'rxack_phase_aligned_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(611): previous declaration of 'rxack_phase_aligned_assert' is from here
[ERROR (VERI-1137)] /home/src2024/formal/i2c/default/assert.sv(683): syntax error near ']'
[INFO (VMSG-1000)] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(90): 'arst_ctr_reset' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(96): block id 'arst_ctr_reset_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(371): 'p_rxr_write_protect' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(378): block id 'p_rxr_write_protect_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(380): 'p_rxr_write_protect' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(384): block id 'p_rxr_write_protect_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(386): 'p_rxr_write_protect' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(390): block id 'p_rxr_write_protect_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(426): 'p_rxr_update_after_read' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(430): block id 'p_rxr_update_after_read_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(433): 'p_rxr_read_update' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(438): block id 'p_rxr_read_update_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(528): 'sda_stable_during_scl_high' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(534): block id 'sda_stable_during_scl_high_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(592): 'tip_lifecycle_1' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(597): block id 'tip_lifecycle_1_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(675): 'rxack_phase_aligned' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(679): block id 'rxack_phase_aligned_assert' is already declared
	[ERROR (VERI-1137)] /home/src2024/formal/i2c/default/assert.sv(683): syntax error near ']'
ERROR (ENL034): 19 errors detected in the design file(s).

ERROR: problem encountered at line 10 in file default.tcl

% include default.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set MAIN_PATH [pwd]
/home/src2024/formal/i2c
%% 
%% # Analyze Verilog files from filelist
%% analyze -v2k -f ${MAIN_PATH}/i2c.f
INFO (INL011): Processing "-f" file "/home/src2024/formal/i2c/i2c.f".
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_bit_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_bit_ctrl.v(141): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_byte_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_byte_ctrl.v(73): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/timescale.v'
%% 
%% # Analyze SystemVerilog top module
%% analyze -sv12 ${MAIN_PATH}/rtl/i2c_master_top.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/install/JASPER2209/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/rtl/i2c_master_top.sv'
[INFO (VERI-1328)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(76): analyzing included file '/home/src2024/formal/i2c/rtl/i2c_master_defines.v'
%% analyze -sv12 ${MAIN_PATH}/default/assert.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/default/assert.sv'
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(386): 'p_rxr_write_protect' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(365): previous declaration of 'p_rxr_write_protect' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(390): block id 'p_rxr_write_protect_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(369): previous declaration of 'p_rxr_write_protect_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1147): 'data_stability' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1031): previous declaration of 'data_stability' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1151): block id 'data_stability_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1035): previous declaration of 'data_stability_assert' is from here
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1186): literal value 'h04 truncated to fit in 2 bits
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1190): 'reset_values' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1138): previous declaration of 'reset_values' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1197): block id 'reset_values_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1145): previous declaration of 'reset_values_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1199): 'data_stability' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1031): previous declaration of 'data_stability' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1203): block id 'data_stability_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1035): previous declaration of 'data_stability_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1205): 'prer_accessibility' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1153): previous declaration of 'prer_accessibility' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1210): block id 'prer_accessibility_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1158): previous declaration of 'prer_accessibility_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1212): 'wb_dat_o_connectivity' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1132): previous declaration of 'wb_dat_o_connectivity' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1216): block id 'wb_dat_o_connectivity_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1136): previous declaration of 'wb_dat_o_connectivity_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1218): 'PRERlo_read' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1160): previous declaration of 'PRERlo_read' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1222): block id 'PRERlo_read_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1164): previous declaration of 'PRERlo_read_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1224): 'PRERhi_read' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1166): previous declaration of 'PRERhi_read' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1228): block id 'PRERhi_read_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1170): previous declaration of 'PRERhi_read_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1230): 'CTR_read' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1172): previous declaration of 'CTR_read' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1234): block id 'CTR_read_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1176): previous declaration of 'CTR_read_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1236): 'RXR_read' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1178): previous declaration of 'RXR_read' is from here
[INFO (VMSG-1000)] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(386): 'p_rxr_write_protect' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(390): block id 'p_rxr_write_protect_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1147): 'data_stability' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1151): block id 'data_stability_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1190): 'reset_values' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1197): block id 'reset_values_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1199): 'data_stability' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1203): block id 'data_stability_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1205): 'prer_accessibility' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1210): block id 'prer_accessibility_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1212): 'wb_dat_o_connectivity' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1216): block id 'wb_dat_o_connectivity_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1218): 'PRERlo_read' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1222): block id 'PRERlo_read_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1224): 'PRERhi_read' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1228): block id 'PRERhi_read_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1230): 'CTR_read' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1234): block id 'CTR_read_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1236): 'RXR_read' is already declared
ERROR at line 10 in file default.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 19 errors detected in the design file(s).


% include default.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set MAIN_PATH [pwd]
/home/src2024/formal/i2c
%% 
%% # Analyze Verilog files from filelist
%% analyze -v2k -f ${MAIN_PATH}/i2c.f
INFO (INL011): Processing "-f" file "/home/src2024/formal/i2c/i2c.f".
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_bit_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_bit_ctrl.v(141): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_byte_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_byte_ctrl.v(73): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/timescale.v'
%% 
%% # Analyze SystemVerilog top module
%% analyze -sv12 ${MAIN_PATH}/rtl/i2c_master_top.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/install/JASPER2209/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/rtl/i2c_master_top.sv'
[INFO (VERI-1328)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(76): analyzing included file '/home/src2024/formal/i2c/rtl/i2c_master_defines.v'
%% analyze -sv12 ${MAIN_PATH}/default/assert.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/default/assert.sv'
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(386): 'p_rxr_write_protect_1' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(371): previous declaration of 'p_rxr_write_protect_1' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(390): block id 'p_rxr_write_protect_1_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(378): previous declaration of 'p_rxr_write_protect_1_assert' is from here
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1186): literal value 'h04 truncated to fit in 2 bits
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1242): 'SR_read' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1184): previous declaration of 'SR_read' is from here
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1244): literal value 'h04 truncated to fit in 2 bits
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1246): block id 'SR_read_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1188): previous declaration of 'SR_read_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1248): 'PRERlo_read' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1160): previous declaration of 'PRERlo_read' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1258): block id 'PRERlo_read_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1164): previous declaration of 'PRERlo_read_assert' is from here
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(31): 'ARST_LVL' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(36): 'ARST_LVL' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(36): 'ctr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(41): 'ARST_LVL' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(41): 'prer' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(46): 'ARST_LVL' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(46): 'txr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(51): 'ARST_LVL' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(51): 'rxr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(56): 'ARST_LVL' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(57): 'sr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(58): 'sr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(59): 'sr' is not declared
[INFO (VMSG-1000)] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(386): 'p_rxr_write_protect_1' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(390): block id 'p_rxr_write_protect_1_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1242): 'SR_read' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1246): block id 'SR_read_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1248): 'PRERlo_read' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1258): block id 'PRERlo_read_assert' is already declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(31): 'ARST_LVL' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(36): 'ARST_LVL' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(36): 'ctr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(41): 'ARST_LVL' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(41): 'prer' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(46): 'ARST_LVL' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(46): 'txr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(51): 'ARST_LVL' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(51): 'rxr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(56): 'ARST_LVL' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(57): 'sr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(58): 'sr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(59): 'sr' is not declared
ERROR at line 10 in file default.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 19 errors detected in the design file(s).


% include default.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set MAIN_PATH [pwd]
/home/src2024/formal/i2c
%% 
%% # Analyze Verilog files from filelist
%% analyze -v2k -f ${MAIN_PATH}/i2c.f
INFO (INL011): Processing "-f" file "/home/src2024/formal/i2c/i2c.f".
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_bit_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_bit_ctrl.v(141): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_byte_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_byte_ctrl.v(73): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/timescale.v'
%% 
%% # Analyze SystemVerilog top module
%% analyze -sv12 ${MAIN_PATH}/rtl/i2c_master_top.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/install/JASPER2209/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/rtl/i2c_master_top.sv'
[INFO (VERI-1328)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(76): analyzing included file '/home/src2024/formal/i2c/rtl/i2c_master_defines.v'
%% analyze -sv12 ${MAIN_PATH}/default/assert.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/default/assert.sv'
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(387): 'p_rxr_write_protect_1' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(372): previous declaration of 'p_rxr_write_protect_1' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(391): block id 'p_rxr_write_protect_1_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(379): previous declaration of 'p_rxr_write_protect_1_assert' is from here
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1187): literal value 'h04 truncated to fit in 2 bits
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1243): 'SR_read' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1185): previous declaration of 'SR_read' is from here
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1245): literal value 'h04 truncated to fit in 2 bits
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1247): block id 'SR_read_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1189): previous declaration of 'SR_read_assert' is from here
[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1249): 'PRERlo_read' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1161): previous declaration of 'PRERlo_read' is from here
[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1259): block id 'PRERlo_read_assert' is already declared
[INFO (VERI-1967)] /home/src2024/formal/i2c/default/assert.sv(1165): previous declaration of 'PRERlo_read_assert' is from here
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(37): 'ctr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(42): 'prer' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(47): 'txr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(52): 'rxr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(58): 'sr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(59): 'sr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(60): 'sr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(61): 'sr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(71): 'ctr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(76): 'cr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(81): 'sr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(93): 'ctr' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(94): 'ctr' is not declared
[INFO (VMSG-1000)] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(387): 'p_rxr_write_protect_1' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(391): block id 'p_rxr_write_protect_1_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1243): 'SR_read' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1247): block id 'SR_read_assert' is already declared
	[ERROR (VERI-1116)] /home/src2024/formal/i2c/default/assert.sv(1249): 'PRERlo_read' is already declared
	[ERROR (VERI-9011)] /home/src2024/formal/i2c/default/assert.sv(1259): block id 'PRERlo_read_assert' is already declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(37): 'ctr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(42): 'prer' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(47): 'txr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(52): 'rxr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(58): 'sr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(59): 'sr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(60): 'sr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(61): 'sr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(71): 'ctr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(76): 'cr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(81): 'sr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(93): 'ctr' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(94): 'ctr' is not declared
ERROR at line 10 in file default.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 19 errors detected in the design file(s).


% include default.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set MAIN_PATH [pwd]
/home/src2024/formal/i2c
%% 
%% # Analyze Verilog files from filelist
%% analyze -v2k -f ${MAIN_PATH}/i2c.f
INFO (INL011): Processing "-f" file "/home/src2024/formal/i2c/i2c.f".
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_bit_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_bit_ctrl.v(141): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_byte_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_byte_ctrl.v(73): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/timescale.v'
%% 
%% # Analyze SystemVerilog top module
%% analyze -sv12 ${MAIN_PATH}/rtl/i2c_master_top.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/install/JASPER2209/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/rtl/i2c_master_top.sv'
[INFO (VERI-1328)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(76): analyzing included file '/home/src2024/formal/i2c/rtl/i2c_master_defines.v'
%% analyze -sv12 ${MAIN_PATH}/default/assert.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/default/assert.sv'
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(35): ANSI port 'wb_clk_i' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(36): ANSI port 'wb_rst_i' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(37): ANSI port 'arst_i' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(38): ANSI port 'wb_adr_i' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(39): ANSI port 'wb_dat_i' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(40): ANSI port 'wb_dat_o' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(41): ANSI port 'wb_we_i' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(42): ANSI port 'wb_stb_i' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(43): ANSI port 'wb_cyc_i' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(44): ANSI port 'wb_ack_o' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(45): ANSI port 'wb_inta_o' cannot be redeclared
[WARN (VERI-1372)] /home/src2024/formal/i2c/default/assert.sv(47): redeclaration of ANSI port 'wb_dat_o' is not allowed
[WARN (VERI-1372)] /home/src2024/formal/i2c/default/assert.sv(48): redeclaration of ANSI port 'wb_ack_o' is not allowed
[WARN (VERI-1372)] /home/src2024/formal/i2c/default/assert.sv(49): redeclaration of ANSI port 'wb_inta_o' is not allowed
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(53): ANSI port 'scl_pad_i' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(54): ANSI port 'scl_pad_o' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(55): ANSI port 'scl_padoen_o' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(58): ANSI port 'sda_pad_i' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(59): ANSI port 'sda_pad_o' cannot be redeclared
[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(60): ANSI port 'sda_padoen_o' cannot be redeclared
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1237): literal value 'h04 truncated to fit in 2 bits
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1295): literal value 'h04 truncated to fit in 2 bits
[ERROR (VERI-1197)] /home/src2024/formal/i2c/default/assert.sv(35): port declaration not allowed in 'i2c_assertions' with formal port declaration list
[ERROR (VERI-1197)] /home/src2024/formal/i2c/default/assert.sv(36): port declaration not allowed in 'i2c_assertions' with formal port declaration list
[INFO (VMSG-1000)] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(35): ANSI port 'wb_clk_i' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(36): ANSI port 'wb_rst_i' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(37): ANSI port 'arst_i' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(38): ANSI port 'wb_adr_i' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(39): ANSI port 'wb_dat_i' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(40): ANSI port 'wb_dat_o' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(41): ANSI port 'wb_we_i' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(42): ANSI port 'wb_stb_i' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(43): ANSI port 'wb_cyc_i' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(44): ANSI port 'wb_ack_o' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(45): ANSI port 'wb_inta_o' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(53): ANSI port 'scl_pad_i' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(54): ANSI port 'scl_pad_o' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(55): ANSI port 'scl_padoen_o' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(58): ANSI port 'sda_pad_i' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(59): ANSI port 'sda_pad_o' cannot be redeclared
	[ERROR (VERI-2285)] /home/src2024/formal/i2c/default/assert.sv(60): ANSI port 'sda_padoen_o' cannot be redeclared
	[ERROR (VERI-1197)] /home/src2024/formal/i2c/default/assert.sv(35): port declaration not allowed in 'i2c_assertions' with formal port declaration list
	[ERROR (VERI-1197)] /home/src2024/formal/i2c/default/assert.sv(36): port declaration not allowed in 'i2c_assertions' with formal port declaration list
ERROR at line 10 in file default.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 19 errors detected in the design file(s).


% include default.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set MAIN_PATH [pwd]
/home/src2024/formal/i2c
%% 
%% # Analyze Verilog files from filelist
%% analyze -v2k -f ${MAIN_PATH}/i2c.f
INFO (INL011): Processing "-f" file "/home/src2024/formal/i2c/i2c.f".
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_bit_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_bit_ctrl.v(141): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_byte_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_byte_ctrl.v(73): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/timescale.v'
%% 
%% # Analyze SystemVerilog top module
%% analyze -sv12 ${MAIN_PATH}/rtl/i2c_master_top.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/install/JASPER2209/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/rtl/i2c_master_top.sv'
[INFO (VERI-1328)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(76): analyzing included file '/home/src2024/formal/i2c/rtl/i2c_master_defines.v'
%% analyze -sv12 ${MAIN_PATH}/default/assert.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/default/assert.sv'
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1205): literal value 'h04 truncated to fit in 2 bits
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1263): literal value 'h04 truncated to fit in 2 bits
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(118): 'scl_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(123): 'sda_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(484): 'scl_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(494): 'scl_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(500): 'scl_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(506): 'scl_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(517): 'scl_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(530): 'sda_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(536): 'sda_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(543): 'scl_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(549): 'scl_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(550): 'sda_pad_oe' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(558): 'sda_pad_oe' is not declared
[ERROR (VERI-1243)] /home/src2024/formal/i2c/default/assert.sv(684): operator until is only allowed in a property, not in sequence
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(690): 'sda_pad_oe' is not declared
[ERROR (VERI-1243)] /home/src2024/formal/i2c/default/assert.sv(702): operator until is only allowed in a property, not in sequence
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(785): 'shift' is not declared
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(947): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(963): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(992): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] /home/src2024/formal/i2c/default/assert.sv(1547): module 'i2c_assertions' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(118): 'scl_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(123): 'sda_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(484): 'scl_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(494): 'scl_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(500): 'scl_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(506): 'scl_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(517): 'scl_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(530): 'sda_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(536): 'sda_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(543): 'scl_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(549): 'scl_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(550): 'sda_pad_oe' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(558): 'sda_pad_oe' is not declared
	[ERROR (VERI-1243)] /home/src2024/formal/i2c/default/assert.sv(684): operator until is only allowed in a property, not in sequence
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(690): 'sda_pad_oe' is not declared
	[ERROR (VERI-1243)] /home/src2024/formal/i2c/default/assert.sv(702): operator until is only allowed in a property, not in sequence
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(785): 'shift' is not declared
	[ERROR (VERI-1072)] /home/src2024/formal/i2c/default/assert.sv(1547): module 'i2c_assertions' is ignored due to previous errors
ERROR at line 10 in file default.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 18 errors detected in the design file(s).


% include default.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set MAIN_PATH [pwd]
/home/src2024/formal/i2c
%% 
%% # Analyze Verilog files from filelist
%% analyze -v2k -f ${MAIN_PATH}/i2c.f
INFO (INL011): Processing "-f" file "/home/src2024/formal/i2c/i2c.f".
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_bit_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_bit_ctrl.v(141): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_byte_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_byte_ctrl.v(73): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/timescale.v'
%% 
%% # Analyze SystemVerilog top module
%% analyze -sv12 ${MAIN_PATH}/rtl/i2c_master_top.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/install/JASPER2209/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/rtl/i2c_master_top.sv'
[INFO (VERI-1328)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(76): analyzing included file '/home/src2024/formal/i2c/rtl/i2c_master_defines.v'
%% analyze -sv12 ${MAIN_PATH}/default/assert.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/default/assert.sv'
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1124): literal value 'h04 truncated to fit in 2 bits
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1182): literal value 'h04 truncated to fit in 2 bits
[ERROR (VERI-1243)] /home/src2024/formal/i2c/default/assert.sv(609): operator until is only allowed in a property, not in sequence
[ERROR (VERI-1243)] /home/src2024/formal/i2c/default/assert.sv(621): operator until is only allowed in a property, not in sequence
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(704): 'shift' is not declared
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(866): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(882): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(911): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] /home/src2024/formal/i2c/default/assert.sv(1466): module 'i2c_assertions' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1243)] /home/src2024/formal/i2c/default/assert.sv(609): operator until is only allowed in a property, not in sequence
	[ERROR (VERI-1243)] /home/src2024/formal/i2c/default/assert.sv(621): operator until is only allowed in a property, not in sequence
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(704): 'shift' is not declared
	[ERROR (VERI-1072)] /home/src2024/formal/i2c/default/assert.sv(1466): module 'i2c_assertions' is ignored due to previous errors
ERROR at line 10 in file default.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).


% include default.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set MAIN_PATH [pwd]
/home/src2024/formal/i2c
%% 
%% # Analyze Verilog files from filelist
%% analyze -v2k -f ${MAIN_PATH}/i2c.f
INFO (INL011): Processing "-f" file "/home/src2024/formal/i2c/i2c.f".
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_bit_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_bit_ctrl.v(141): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_byte_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_byte_ctrl.v(73): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/timescale.v'
%% 
%% # Analyze SystemVerilog top module
%% analyze -sv12 ${MAIN_PATH}/rtl/i2c_master_top.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/install/JASPER2209/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/rtl/i2c_master_top.sv'
[INFO (VERI-1328)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(76): analyzing included file '/home/src2024/formal/i2c/rtl/i2c_master_defines.v'
%% analyze -sv12 ${MAIN_PATH}/default/assert.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/default/assert.sv'
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1112): literal value 'h04 truncated to fit in 2 bits
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1170): literal value 'h04 truncated to fit in 2 bits
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(692): 'shift' is not declared
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(854): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(870): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(899): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] /home/src2024/formal/i2c/default/assert.sv(1454): module 'i2c_assertions' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(692): 'shift' is not declared
	[ERROR (VERI-1072)] /home/src2024/formal/i2c/default/assert.sv(1454): module 'i2c_assertions' is ignored due to previous errors
ERROR at line 10 in file default.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include default.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set MAIN_PATH [pwd]
/home/src2024/formal/i2c
%% 
%% # Analyze Verilog files from filelist
%% analyze -v2k -f ${MAIN_PATH}/i2c.f
INFO (INL011): Processing "-f" file "/home/src2024/formal/i2c/i2c.f".
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_bit_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_bit_ctrl.v(141): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_byte_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_byte_ctrl.v(73): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/timescale.v'
%% 
%% # Analyze SystemVerilog top module
%% analyze -sv12 ${MAIN_PATH}/rtl/i2c_master_top.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/install/JASPER2209/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/rtl/i2c_master_top.sv'
[INFO (VERI-1328)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(76): analyzing included file '/home/src2024/formal/i2c/rtl/i2c_master_defines.v'
%% analyze -sv12 ${MAIN_PATH}/default/assert.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/default/assert.sv'
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1105): literal value 'h04 truncated to fit in 2 bits
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(1163): literal value 'h04 truncated to fit in 2 bits
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(847): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(863): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(892): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
%% 
%% # Initialize coverage
%% # check_cov -init -model all
%% 
%% # Elaborate the design
%% elaborate -top i2c_master_top
INFO (ISW003): Top module name is "i2c_master_top".
[INFO (HIER-8002)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(300): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./rtl/i2c_master_bit_ctrl.v(143): compiling module 'i2c_master_bit_ctrl'
[WARN (VERI-1209)] ./rtl/i2c_master_bit_ctrl.v(258): expression size 32 truncated to fit in target size 14
[WARN (VERI-1173)] ./rtl/i2c_master_bit_ctrl.v(406): synthesis - simulation differences may occur when using full_case directive
[INFO (VERI-1018)] ./rtl/i2c_master_byte_ctrl.v(75): compiling module 'i2c_master_byte_ctrl'
[WARN (VERI-1173)] ./rtl/i2c_master_byte_ctrl.v(230): synthesis - simulation differences may occur when using full_case directive
[INFO (VERI-1018)] /home/src2024/formal/i2c/default/assert.sv(4): compiling module 'i2c_assertions'
[WARN (VERI-1796)] /home/src2024/formal/i2c/default/assert.sv(445): system function call isunknown with non-constant argument is not supported for synthesis
[WARN (VERI-1796)] /home/src2024/formal/i2c/default/assert.sv(454): system function call isunknown with non-constant argument is not supported for synthesis
[WARN (VERI-1796)] /home/src2024/formal/i2c/default/assert.sv(726): system function call isunknown with non-constant argument is not supported for synthesis
[WARN (VERI-1796)] /home/src2024/formal/i2c/default/assert.sv(756): system function call isunknown with non-constant argument is not supported for synthesis
[WARN (VERI-1796)] /home/src2024/formal/i2c/default/assert.sv(832): system function call isunknown with non-constant argument is not supported for synthesis
[WARN (VERI-1796)] /home/src2024/formal/i2c/default/assert.sv(839): system function call isunknown with non-constant argument is not supported for synthesis
[WARN (VERI-1796)] /home/src2024/formal/i2c/default/assert.sv(845): system function call isunknown with non-constant argument is not supported for synthesis
[WARN (VERI-1796)] /home/src2024/formal/i2c/default/assert.sv(890): system function call isunknown with non-constant argument is not supported for synthesis
[WARN (VERI-1796)] /home/src2024/formal/i2c/default/assert.sv(1042): system function call isunknown with non-constant argument is not supported for synthesis
[WARN (VERI-1796)] /home/src2024/formal/i2c/default/assert.sv(1053): system function call isunknown with non-constant argument is not supported for synthesis
[WARN (VERI-1796)] /home/src2024/formal/i2c/default/assert.sv(1133): system function call isunknown with non-constant argument is not supported for synthesis
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(36): net 'prer[15]' does not have a driver
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(37): net 'ctr[7]' does not have a driver
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(38): net 'txr[7]' does not have a driver
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(39): net 'rxr[7]' does not have a driver
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(40): net 'cr[7]' does not have a driver
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(41): net 'sr[7]' does not have a driver
[INFO (VERI-1018)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(78): compiling module 'i2c_master_top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(541): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(734): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(764): Weakly embedded unbounded sequence in directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(810): Weakly embedded unbounded sequence in a ASSERT directive.
INFO (IOBS001): /home/src2024/formal/i2c/default/assert.sv(854): Liveness property has safety component.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(975): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(1188): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(1221): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(1413): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(1419): Weakly embedded unbounded sequence in a ASSERT directive.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
i2c_master_top
%% 
%% # Set clock and reset
%% clock wb_clk_i
%% #reset wb_rst_i 
%% reset -expr {wb_rst_i ~arst_i}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "wb_rst_i arst_i".
%% 
%% # Run formal verification
%% prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3NZbhPDfiY2AbBQnsjfOxn6c+6e6yL+/e8fYmWaKaTqwEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<embedded>", 427 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 144 of 154 design flops, 0 of 0 design latches, 2234 of 2633 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom4: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom5: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Ncustom7: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom8: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_wb_rst_mutex_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_ctr_en_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_ctr_en_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_prer_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_prer_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_txr_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_txr_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_rxr_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_rxr_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_status_bits_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_status_bits_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_inta_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_inta_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_ctr_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_ctr_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_cr_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_cr_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_status_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_status_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_scl_sda_default_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_scl_sda_default_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_ctr_reset_1_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_ctr_reset_1_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_i_width_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_14" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.CR_ResetValue_Async_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.CR_ResetValue_Async_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.AsyncResetValue_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.AsyncResetValue_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_31" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_reserved_zero_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_reserved_write_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_reserved_write_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_en_safety_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_en_safety_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ien_interrupt_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ien_interrupt_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_42" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.prer_width_alt_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_52" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_rxr_read_update_1_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_rxr_valid_after_read_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_65" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_68" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.SCL_NeverHigh_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_70" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.start_condition_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.start_condition_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.stop_condition_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.stop_condition_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_73" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_74" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_75" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.rxack_phase_aligned_assert_1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.rxack_phase_aligned_assert_1:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_94" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_ValidRWBit_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_ResetValue_v2_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_ResetValue_v2_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_ValidRWBit_v2_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_ValidRWBit_v3_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_ValidRWBit_v3_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_StabilityDuringTransfer_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_StabilityDuringTransfer_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_107" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.ack_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.data_valid_on_ack_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.single_ack_guarantee_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.ack_data_valid_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.ack_reset_behavior_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_reset_behavior_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_123" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.valid_address_range_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.valid_address_range_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.valid_address_range_1_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.valid_address_range_1_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.unused_address_bits_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.unused_address_bits_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_clk_valid_posedge_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_clk_valid_posedge_alt_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_clk_valid_continuous_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_counter_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_clk_stable_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_139" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_143" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst._assert_143:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_152" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.ctrl_reg_reserved_bits_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ctrl_reg_reserved_bits_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.cmd_reg_reserved_bits_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.cmd_reg_reserved_bits_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.width_check_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_wb_dat_i_width_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_no_unknown_values_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_165" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_dat_o_connectivity_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_dat_o_connectivity_1_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_185" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.inta_functional_registered_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.inta_reset_sync_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_reset_sync_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.inta_reset_connectivity_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_reset_connectivity_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.inta_reset_combined_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_reset_combined_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.inta_direct_functional_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_200" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_outputs_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_outputs_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arbitration_lost_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arbitration_lost_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_data_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_data_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.scl_data_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.scl_data_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.sda_data_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.sda_data_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.CTR_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.CTR_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.PRER_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.PRER_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.SR_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.SR_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.CR_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.CR_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.RXR_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.RXR_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_stb_width_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_221" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_222" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_reset_block_p_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_reset_block_p_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_reset_write_ack_p_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_reset_write_ack_p_assert:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 137 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.CR_ResetValue_Sync_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.CR_ResetValue_Sync_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_write_connectivity_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_write_connectivity_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_write_connectivity_ack_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_write_connectivity_ack_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_en_clear_safety_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_en_clear_safety_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_reset_sync_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_reset_sync_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_reset_async_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_reset_async_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_write_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_write_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.prer_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prer_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_alt_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_alt_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_alt_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_alt_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_rxr_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_rxr_reset_2_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_reset_2_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_76" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst._assert_76:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.sr_connectivity_1_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.sr_connectivity_1_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.tip_lifecycle_2_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.tip_lifecycle_2_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.iflag_comprehensive_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.iflag_comprehensive_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.rxack_phase_aligned_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.rxack_phase_aligned_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.rxack_phase_aligned_assert:precondition2" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_ResetValue_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_ResetValue_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_Connectivity_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_Connectivity_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.address_stability_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.address_stability_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.address_stability_2_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.address_stability_2_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.address_stability_1_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.address_stability_1_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_counter_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_period_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_period_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_period_assert:precondition2" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_clk_activity_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_dat_stable_until_ack_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_dat_stable_until_ack_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.inta_iack_clear_fixed_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_iack_clear_fixed_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.prer_stable_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prer_stable_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_reset_prescale_reg_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_reset_prescale_reg_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_reset_busy_flag_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_reset_busy_flag_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_input_stability_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_input_stability_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_stb_retention_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_stb_retention_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_we_stability_p_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_we_stability_p_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_v3_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_v3_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_write_ack_p_v2_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_write_ack_p_v2_assert:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 70 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst._assert_142:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.data_stability_3_assert:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 101 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ACK_StableDuringRead_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prer_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prescale_reset_val_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_reset_1_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst._assert_77" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.tip_lifecycle_1_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.iflag_comprehensive_1_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.tip_lifecycle_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.iflag_management_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.tup_active_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.iflag_set_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_NoWriteDuringTIP_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_Stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_ValidRWBit_v2_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_Stability_v2_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.ack_after_request_assert" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_after_request_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_with_cyc_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.no_spurious_ack_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_one_cycle_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.single_ack_guarantee_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_persistence_rule_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_cyc_relationship_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_pulse_width_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_data_valid_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_causality_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_deassert_unless_new_req_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_one_cycle_simple_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 101 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_window_assert" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_window_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst._assert_140:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst._assert_141:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.cyc_until_ack_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.exact_2cycle_txn_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.cyc_stb_until_ack_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.input_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.addr_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.data_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.we_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_dat_i_stable_during_write_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_data_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_no_unknown_values_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.reset_values_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.reset_values_1_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_functionality_assert" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_functionality_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_persistence_assert" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_persistence_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arbitration_loss_interrupt_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_functionality_delayed_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_arbitration_loss_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_stb_reset_inactive_assert" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_stb_reset_inactive_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_stb_cyc_connectivity_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_stb_ack_response_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_v2_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_write_ack_p_assert:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_window_assert:precondition2" was proven unreachable in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.08 s]
0.0.PRE: A trace with 2 cycles was found. [0.07 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_functionality_delayed_assert" in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.08 s]
0.0.N: Proof Simplification Iteration 4	[0.08 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.ack_persistence_rule_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.ack_pulse_width_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.ack_deassert_unless_new_req_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.ack_one_cycle_simple_assert" was proven in 0.00 s.
0.0.PRE: Proof Simplification completed in 0.09 s
0.0.N: Identified and disabled 87 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 125
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 822811@Cadence_SERVER(local) jg_821614_Cadence_SERVER_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert" in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.STO_AutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.RD_AutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.WR_AutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.IACK_AutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.NoRD_WR_Conflict_assert" in 0.00 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.NoSTA_STO_Conflict_assert" in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.iflag_management_assert:precondition2" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.iflag_clear_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.cmd_reg_reserved_bits_zero_assert" in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.NoRD_WR_Conflict_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.NoSTA_STO_Conflict_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.cmd_reg_reserved_bits_zero_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_cmd_reg_reserved_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.IACK_ClearsInterrupt_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_cmd_reg_reserved_assert" in 0.00 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ACK_ValidDuringRead_assert" in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.ACK_ValidDuringRead_assert:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_read_update_assert" in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_read_update_assert:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_valid_after_read_assert:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_read_update_1_assert:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ACK_StableDuringRead_assert" in 0.01 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_assert:precondition1" was covered in 1 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert:precondition1" was covered in 1 cycles in 0.01 s.
0.0.N: Proofgrid shell started at 822810@Cadence_SERVER(local) jg_821614_Cadence_SERVER_1
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_assert" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_1_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_2_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_3_assert:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.scl_high_during_start_assert" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.scl_high_during_start_assert:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.scl_high_during_stop_assert" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.scl_high_during_stop_assert:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.iflag_comprehensive_1_assert" in 0.02 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.iflag_set_assert" in 0.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.sr_connectivity_assert" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.sr_connectivity_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.data_valid_on_ack_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.wb_dat_o_connectivity_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.PRERlo_read_2_assert" in 0.02 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_assert" in 0.02 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_v2_assert" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.wb_dat_o_connectivity_1_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.PRERlo_read_2_assert:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.tip_lifecycle_assert" in 0.03 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.rxack_nack_assert" in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.rxack_nack_assert:precondition1" was covered in 1 cycles in 0.03 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.TXR_ValidRWBit_assert:precondition1" was covered in 1 cycles in 0.03 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.TXR_NoWriteDuringTIP_assert" in 0.03 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.TXR_Stability_assert" in 0.03 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.TXR_Stability_v2_assert" in 0.03 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ack_with_cyc_assert" in 0.03 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst._assert_140" in 0.03 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst._assert_142" in 0.03 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst._assert_141" in 0.03 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_stb_cyc_connectivity_assert" in 0.03 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.no_spurious_ack_assert" in 0.04 s.
0.0.B: Proofgrid shell started at 822843@Cadence_SERVER(local) jg_821614_Cadence_SERVER_1
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ack_cyc_relationship_assert" in 0.04 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ack_causality_assert" in 0.04 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.no_cyc_toggle_assert:precondition1" was covered in 1 cycles in 0.04 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.input_stability_assert" in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_dat_i_stable_during_write_assert" in 0.05 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_data_stability_assert" in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ctrl_reg_reserved_bits_zero_assert" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.ctrl_reg_reserved_bits_zero_assert:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_ctrl_reg_reserved_assert" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_ctrl_reg_reserved_assert:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.prer_accessibility_assert:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.prer_accessibility_1_assert:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.PRERlo_read_assert" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.PRERlo_read_assert:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.SR_read_assert" in 0.05 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.PRERhi_read_1_assert" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.PRERhi_read_1_assert:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.SR_read_assert:precondition1" was covered in 1 cycles in 0.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.PRERhi_read_assert" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.PRERhi_read_assert:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.CTR_read_assert" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.CTR_read_assert:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Ht: Proofgrid shell started at 822842@Cadence_SERVER(local) jg_821614_Cadence_SERVER_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prescale_reset_val_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.tip_lifecycle_1_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.tup_active_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert"	[0.00 s].
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.RXR_read_assert" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.RXR_read_assert:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.data_stability_4_assert:precondition1" was covered in 1 cycles in 0.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.PRERlo_read_1_assert" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.PRERlo_read_1_assert:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.SR_read_1_assert" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.SR_read_1_assert:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.CTR_read_1_assert" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.CTR_read_1_assert:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.RXR_read_1_assert" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.RXR_read_1_assert:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.arbitration_loss_interrupt_assert" in 0.07 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.inta_deassert_assert:precondition1" was covered in 1 cycles in 0.07 s.
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2 was found for the property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert" in 0.01 s.
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert"	[0.01 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert"	[0.00 s].
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.Hp: A trace with 2 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.STO_AutoClear_assert" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.RD_AutoClear_assert" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.WR_AutoClear_assert" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_reset_1_assert" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.iflag_management_assert" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.iflag_clear_assert" in 0.08 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.ack_one_cycle_assert" in 0.08 s.
0.0.Hp: A trace with 2 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.IACK_AutoClear_assert" in 0.09 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.IACK_ClearsInterrupt_assert" in 0.09 s.
0.0.Hp: A trace with 2 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert" in 0.09 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.reset_values_assert" in 0.09 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.reset_values_1_assert" in 0.09 s.
0.0.Hp: A trace with 2 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_assert" in 0.10 s.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert" in 0.00 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_stability_assert" in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_1_assert" in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_assert" in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_v2_assert:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.data_stability_3_assert" in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_2_assert" in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_3_assert" in 0.01 s.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert" in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert" in 0.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.sr_connectivity_2_assert" in 0.02 s.
INFO (IPF047): 0.0.Ht: The cover property "i2c_master_top.i2c_assert_inst.sr_connectivity_2_assert:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.data_stability_4_assert" in 0.02 s.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.rxack_validation_assert" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "i2c_master_top.i2c_assert_inst.rxack_validation_assert:precondition1" was covered in 2 cycles in 0.03 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_v2_assert" in 0.03 s.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.cyc_until_ack_assert" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.cyc_stb_until_ack_assert" in 0.03 s.
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.B: The cover property "i2c_master_top.i2c_assert_inst.inta_iack_clear_timed_assert:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.inta_iack_clear_timed_assert:precondition1".
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert"	[0.00 s].
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_assert"	[0.00 s].
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_accessibility_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.prer_accessibility_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_accessibility_1_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.prer_accessibility_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.no_cyc_toggle_assert" in 0.15 s.
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.exact_2cycle_txn_assert" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_iack_clear_timed_assert" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_write_ack_p_assert" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_stb_ack_response_assert" in 0.05 s.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.addr_stability_assert" in 0.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.data_stability_assert" in 0.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.we_stability_assert" in 0.06 s.
0.0.Ht: Trace Attempt  4	[0.02 s]
0.0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_arbitration_loss_assert" in 0.07 s.
0.0.Ht: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert"	[0.03 s].
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.prer_stability_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.prer_stability_assert"	[0.00 s].
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert"	[0.00 s].
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert"	[0.00 s].
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert"	[0.00 s].
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.rxack_validation_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.rxack_validation_assert"	[0.00 s].
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_stability_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: A trace with 1+1 cycles was found (stem + loop). [0.00 s]
INFO (IPF069): 0.0.B: A counterexample (cex) with 1+1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_stability_assert" in 0.00 s (stem + loop).
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_stability_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.prer_stability_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.prer_stability_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert"	[0.00 s].
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.rxack_validation_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.rxack_validation_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_stability_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_stability_assert"	[0.00 s].
0.0.Hp: Trace Attempt  3	[0.09 s]
0.0.Hp: Trace Attempt  4	[0.09 s]
0.0.Hp: Trace Attempt  5	[0.10 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt 13	[0.09 s]
0.0.Ht: A trace with 13 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 13 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert" in 0.08 s.
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.17 s]
0.0.Ht: A trace with 13 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 13 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_deassert_assert" in 0.09 s.
0.0.Ht: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: All properties determined. [0.00 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: All properties determined. [0.00 s]
0.0.Ht: Exited with Success (@ 0.17 s)
0: ProofGrid usable level: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert"	[0.00 s].
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.inta_deassert_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.inta_deassert_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Exited with Success (@ 0.17 s)
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.inta_deassert_assert"	[0.00 s].
0.0.B: Trace Attempt 11	[0.01 s]
0.0.B: Interrupted. [0.01 s]
0.0.B: Exited with Success (@ 0.17 s)
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.inta_deassert_assert"	[0.00 s].
0.0.N: Trace Attempt 11	[0.01 s]
0.0.N: Interrupted. [0.01 s]
0.0.N: Exited with Success (@ 0.17 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 74.88 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.13        0.00       73.74 %
     Hp        0.03        0.17        0.00       85.22 %
     Ht        0.06        0.10        0.00       63.08 %
      B        0.04        0.11        0.00       75.09 %
    all        0.04        0.13        0.00       74.88 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.51        0.00

    Data read    : 457.97 kiB
    Data written : 13.96 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 427
                 assertions                   : 230
                  - proven                    : 129 (56.087%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 101 (43.913%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 197
                  - unreachable               : 83 (42.132%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 114 (57.868%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
%% 
%% # Measure coverage
%% #  check_cov -measure -time_limit 2h
%% #  check_cov -report -no_return -report_file report.txt -force -exclude { reset waived } -checker COI
%% #  check_cov -report -no_return -report_file cover.html \
#      -html -force -exclude { reset waived } -checker COI
%% 
%% # Generate report
%% # report -summary -force -result -file i2c.fpv.rpt
%% 
%% # Exit JasperGold
%% # exit -force
%% 
[<embedded>] % include default.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set MAIN_PATH [pwd]
/home/src2024/formal/i2c
%% 
%% # Analyze Verilog files from filelist
%% analyze -v2k -f ${MAIN_PATH}/i2c.f
INFO (INL011): Processing "-f" file "/home/src2024/formal/i2c/i2c.f".
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_bit_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_bit_ctrl.v(141): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_byte_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_byte_ctrl.v(73): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/timescale.v'
%% 
%% # Analyze SystemVerilog top module
%% analyze -sv12 ${MAIN_PATH}/rtl/i2c_master_top.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/install/JASPER2209/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/rtl/i2c_master_top.sv'
[INFO (VERI-1328)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(76): analyzing included file '/home/src2024/formal/i2c/rtl/i2c_master_defines.v'
%% analyze -sv12 ${MAIN_PATH}/default/assert.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/default/assert.sv'
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(913): literal value 'h04 truncated to fit in 2 bits
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(965): literal value 'h04 truncated to fit in 2 bits
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(713): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(725): 'MAX_PERIOD' is not declared
[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(726): 'MAX_PERIOD' is not declared
[ERROR (VERI-1072)] /home/src2024/formal/i2c/default/assert.sv(1224): module 'i2c_assertions' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(725): 'MAX_PERIOD' is not declared
	[ERROR (VERI-1128)] /home/src2024/formal/i2c/default/assert.sv(726): 'MAX_PERIOD' is not declared
	[ERROR (VERI-1072)] /home/src2024/formal/i2c/default/assert.sv(1224): module 'i2c_assertions' is ignored due to previous errors
ERROR at line 10 in file default.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include default.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set MAIN_PATH [pwd]
/home/src2024/formal/i2c
%% 
%% # Analyze Verilog files from filelist
%% analyze -v2k -f ${MAIN_PATH}/i2c.f
INFO (INL011): Processing "-f" file "/home/src2024/formal/i2c/i2c.f".
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_bit_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_bit_ctrl.v(141): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_byte_ctrl.v'
[INFO (VERI-1328)] ./rtl/i2c_master_byte_ctrl.v(73): analyzing included file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/i2c_master_defines.v'
[-- (VERI-1482)] Analyzing Verilog file './rtl/timescale.v'
%% 
%% # Analyze SystemVerilog top module
%% analyze -sv12 ${MAIN_PATH}/rtl/i2c_master_top.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/install/JASPER2209/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/rtl/i2c_master_top.sv'
[INFO (VERI-1328)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(76): analyzing included file '/home/src2024/formal/i2c/rtl/i2c_master_defines.v'
%% analyze -sv12 ${MAIN_PATH}/default/assert.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/src2024/formal/i2c/default/assert.sv'
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(914): literal value 'h04 truncated to fit in 2 bits
[WARN (VERI-1208)] /home/src2024/formal/i2c/default/assert.sv(966): literal value 'h04 truncated to fit in 2 bits
[WARN (VERI-1763)] /home/src2024/formal/i2c/default/assert.sv(714): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
%% 
%% # Initialize coverage
%% # check_cov -init -model all
%% 
%% # Elaborate the design
%% elaborate -top i2c_master_top
INFO (ISW003): Top module name is "i2c_master_top".
[INFO (HIER-8002)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(300): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./rtl/i2c_master_bit_ctrl.v(143): compiling module 'i2c_master_bit_ctrl'
[WARN (VERI-1209)] ./rtl/i2c_master_bit_ctrl.v(258): expression size 32 truncated to fit in target size 14
[WARN (VERI-1173)] ./rtl/i2c_master_bit_ctrl.v(406): synthesis - simulation differences may occur when using full_case directive
[INFO (VERI-1018)] ./rtl/i2c_master_byte_ctrl.v(75): compiling module 'i2c_master_byte_ctrl'
[WARN (VERI-1173)] ./rtl/i2c_master_byte_ctrl.v(230): synthesis - simulation differences may occur when using full_case directive
[INFO (VERI-1018)] /home/src2024/formal/i2c/default/assert.sv(4): compiling module 'i2c_assertions'
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(37): net 'prer[15]' does not have a driver
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(38): net 'ctr[7]' does not have a driver
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(39): net 'txr[7]' does not have a driver
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(40): net 'rxr[7]' does not have a driver
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(41): net 'cr[7]' does not have a driver
[WARN (VDB-1002)] /home/src2024/formal/i2c/default/assert.sv(42): net 'sr[7]' does not have a driver
[INFO (VERI-1018)] /home/src2024/formal/i2c/rtl/i2c_master_top.sv(78): compiling module 'i2c_master_top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(474): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(651): Weakly embedded unbounded sequence in directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(684): Weakly embedded unbounded sequence in a ASSERT directive.
INFO (IOBS001): /home/src2024/formal/i2c/default/assert.sv(705): Liveness property has safety component.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(807): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(989): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(1016): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(1191): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOBS002): /home/src2024/formal/i2c/default/assert.sv(1197): Weakly embedded unbounded sequence in a ASSERT directive.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
i2c_master_top
%% 
%% # Set clock and reset
%% clock wb_clk_i
%% #reset wb_rst_i 
%% reset -expr {wb_rst_i ~arst_i}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "wb_rst_i arst_i".
%% 
%% # Run formal verification
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 364 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 144 of 154 design flops, 0 of 0 design latches, 1143 of 1534 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_ctr_en_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_ctr_en_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_prer_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_prer_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_txr_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_txr_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_rxr_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_rxr_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_status_bits_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_status_bits_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_inta_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_inta_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_ctr_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_ctr_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_cr_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_cr_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_status_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_status_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_scl_sda_default_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_scl_sda_default_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arst_ctr_reset_1_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arst_ctr_reset_1_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.CR_ResetValue_Async_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.CR_ResetValue_Async_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.AsyncResetValue_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.AsyncResetValue_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_reserved_write_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_reserved_write_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_en_safety_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_en_safety_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ien_interrupt_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ien_interrupt_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.start_condition_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.start_condition_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.stop_condition_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.stop_condition_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.rxack_phase_aligned_assert_1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.rxack_phase_aligned_assert_1:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_ResetValue_v2_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_ResetValue_v2_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_ValidRWBit_v3_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_ValidRWBit_v3_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_StabilityDuringTransfer_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_StabilityDuringTransfer_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.ack_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.ack_reset_behavior_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_reset_behavior_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.valid_address_range_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.valid_address_range_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.valid_address_range_1_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.valid_address_range_1_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.unused_address_bits_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.unused_address_bits_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_counter_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_108" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst._assert_108:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.ctrl_reg_reserved_bits_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ctrl_reg_reserved_bits_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.cmd_reg_reserved_bits_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.cmd_reg_reserved_bits_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.inta_reset_sync_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_reset_sync_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.inta_reset_connectivity_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_reset_connectivity_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.inta_reset_combined_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_reset_combined_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_outputs_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_outputs_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.arbitration_lost_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arbitration_lost_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_data_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_data_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.scl_data_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.scl_data_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.sda_data_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.sda_data_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.CTR_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.CTR_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.PRER_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.PRER_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.SR_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.SR_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.CR_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.CR_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.RXR_Reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.RXR_Reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_reset_block_p_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_reset_block_p_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_reset_write_ack_p_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_reset_write_ack_p_assert:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 93 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.CR_ResetValue_Sync_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.CR_ResetValue_Sync_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_write_connectivity_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_write_connectivity_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_write_connectivity_ack_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_write_connectivity_ack_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_en_clear_safety_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_en_clear_safety_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_reset_sync_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_reset_sync_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_reset_async_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_reset_async_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_ctr_write_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_ctr_write_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.prer_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prer_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_alt_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_alt_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_alt_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_alt_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_rxr_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_rxr_reset_2_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_reset_2_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst._assert_59" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst._assert_59:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.sr_connectivity_1_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.sr_connectivity_1_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.tip_lifecycle_2_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.tip_lifecycle_2_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.iflag_comprehensive_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.iflag_comprehensive_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.rxack_phase_aligned_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.rxack_phase_aligned_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.rxack_phase_aligned_assert:precondition2" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_ResetValue_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_ResetValue_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.TXR_Connectivity_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_Connectivity_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.address_stability_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.address_stability_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.address_stability_2_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.address_stability_2_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.address_stability_1_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.address_stability_1_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_counter_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_period_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_period_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_period_assert:precondition2" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_dat_stable_until_ack_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_dat_stable_until_ack_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.inta_iack_clear_fixed_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_iack_clear_fixed_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.prer_stable_reset_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prer_stable_reset_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_reset_prescale_reg_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_reset_prescale_reg_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.p_reset_busy_flag_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_reset_busy_flag_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_input_stability_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_input_stability_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_stb_retention_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_stb_retention_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_we_stability_p_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_we_stability_p_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_v3_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_v3_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "i2c_master_top.i2c_assert_inst.wb_write_ack_p_v2_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_write_ack_p_v2_assert:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 69 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst._assert_107:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.data_stability_3_assert:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 101 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ACK_StableDuringRead_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prer_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.prescale_reset_val_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_reset_1_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst._assert_60" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.tip_lifecycle_1_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.iflag_comprehensive_1_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.tip_lifecycle_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.iflag_management_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.tup_active_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.iflag_set_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_NoWriteDuringTIP_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_Stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.TXR_Stability_v2_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_after_request_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_with_cyc_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.no_spurious_ack_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_one_cycle_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ack_cyc_relationship_assert" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_cyc_relationship_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.ack_causality_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 101 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_window_assert" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_window_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst._assert_105:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst._assert_106:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.cyc_until_ack_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.no_cyc_toggle_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.exact_2cycle_txn_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.cyc_stb_until_ack_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.input_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.addr_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.data_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.we_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_dat_i_stable_during_write_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.p_data_stability_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.reset_values_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.reset_values_1_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_functionality_assert" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_functionality_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_persistence_assert" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_persistence_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.arbitration_loss_interrupt_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_functionality_delayed_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.inta_arbitration_loss_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_stb_reset_inactive_assert" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_stb_reset_inactive_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_stb_cyc_connectivity_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_stb_ack_response_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_v2_assert:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_write_ack_p_assert:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_window_assert:precondition2" was proven unreachable in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.PRE: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_functionality_delayed_assert" in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 77 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 121
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 824549@Cadence_SERVER(local) jg_821614_Cadence_SERVER_2
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.input_stability_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_dat_i_stable_during_write_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_data_stability_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_we_stable_p_v2_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.NoRD_WR_Conflict_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.NoSTA_STO_Conflict_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.cmd_reg_reserved_bits_zero_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.p_cmd_reg_reserved_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.ReservedBitsZero_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prescale_reset_val_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.tip_lifecycle_1_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.tip_lifecycle_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.tup_active_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.ack_causality_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.ReservedBitsConnectivity_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert" in 0.00 s.
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.CommandAutoClear_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.cmd_reg_reserved_bits_zero_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.inta_iack_clear_timed_assert:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_cmd_reg_reserved_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.STA_AutoClear_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.STO_AutoClear_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "i2c_master_top.i2c_assert_inst.STO_AutoClear_assert" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.STO_AutoClear_assert" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.STO_AutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.STO_AutoClear_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.STO_AutoClear_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.RD_AutoClear_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "i2c_master_top.i2c_assert_inst.RD_AutoClear_assert" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.RD_AutoClear_assert" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.RD_AutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.RD_AutoClear_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.RD_AutoClear_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.WR_AutoClear_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "i2c_master_top.i2c_assert_inst.WR_AutoClear_assert" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.WR_AutoClear_assert" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.WR_AutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.WR_AutoClear_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.WR_AutoClear_assert"	[0.00 s].
0.0.Hp: Proofgrid shell started at 824550@Cadence_SERVER(local) jg_821614_Cadence_SERVER_2
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.IACK_AutoClear_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "i2c_master_top.i2c_assert_inst.IACK_AutoClear_assert" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.IACK_AutoClear_assert" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.IACK_AutoClear_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.IACK_AutoClear_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.iflag_clear_assert:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.IACK_AutoClear_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.IACK_ClearsInterrupt_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.IACK_AutoClear_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.IACK_AutoClear_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.IACK_ClearsInterrupt_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "i2c_master_top.i2c_assert_inst.IACK_ClearsInterrupt_assert" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.IACK_ClearsInterrupt_assert" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.IACK_ClearsInterrupt_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.IACK_ClearsInterrupt_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.IACK_ClearsInterrupt_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.NoRD_WR_Conflict_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.NoRD_WR_Conflict_assert" in 0.00 s.
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.NoRD_WR_Conflict_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.NoSTA_STO_Conflict_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.NoSTA_STO_Conflict_assert" in 0.00 s.
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.NoSTA_STO_Conflict_assert"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ACK_ValidDuringRead_assert" in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.ACK_ValidDuringRead_assert:precondition1" was covered in 1 cycles in 0.01 s.
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.ACK_StableDuringRead_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ACK_StableDuringRead_assert" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.prer_accessibility_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ACK_StableDuringRead_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.data_stability_4_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.ACK_StableDuringRead_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.ACK_StableDuringRead_assert"	[0.00 s].
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_assert:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert:precondition1" was covered in 1 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_assert" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_1_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_2_assert:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_3_assert:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_read_update_assert" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_read_update_assert:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.scl_high_during_start_assert" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.scl_high_during_start_assert:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.scl_high_during_stop_assert" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.scl_high_during_stop_assert:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.iflag_comprehensive_1_assert" in 0.02 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.iflag_set_assert" in 0.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.sr_connectivity_assert" in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.sr_connectivity_assert:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.PRERlo_read_2_assert" in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.PRERlo_read_2_assert:precondition1" was covered in 1 cycles in 0.03 s.
0.0.Ht: Proofgrid shell started at 824581@Cadence_SERVER(local) jg_821614_Cadence_SERVER_2
0.0.B: Proofgrid shell started at 824582@Cadence_SERVER(local) jg_821614_Cadence_SERVER_2
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.ack_after_request_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.no_spurious_ack_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.ack_one_cycle_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ack_causality_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_accessibility_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_accessibility_1_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.prer_accessibility_1_assert:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.prer_lo_connectivity_assert"	[0.00 s].
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.iflag_management_assert:precondition2" was covered in 1 cycles in 0.03 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.rxack_nack_assert" in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.rxack_nack_assert:precondition1" was covered in 1 cycles in 0.03 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.TXR_NoWriteDuringTIP_assert" in 0.03 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.TXR_Stability_assert" in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.TXR_Stability_v2_assert" in 0.04 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ack_with_cyc_assert" in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst._assert_105" in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst._assert_107" in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst._assert_106" in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_stb_cyc_connectivity_assert" in 0.04 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.ctrl_reg_reserved_bits_zero_assert" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.ctrl_reg_reserved_bits_zero_assert:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_ctrl_reg_reserved_assert" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.p_ctrl_reg_reserved_assert:precondition1" was covered in 1 cycles in 0.04 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.PRERlo_read_assert" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.PRERlo_read_assert:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.SR_read_assert" in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.CTR_read_1_assert" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.CTR_read_1_assert:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.SR_read_assert:precondition1" was covered in 1 cycles in 0.04 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.PRERhi_read_assert" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.PRERhi_read_assert:precondition1" was covered in 1 cycles in 0.04 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.CTR_read_assert" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.CTR_read_assert:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.RXR_read_assert" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.RXR_read_assert:precondition1" was covered in 1 cycles in 0.05 s.
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_assert" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_assert" in 0.00 s.
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.prer_hi_connectivity_assert"	[0.00 s].
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.PRERhi_read_1_assert:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.PRERlo_read_1_assert" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.PRERlo_read_1_assert:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.SR_read_1_assert" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.SR_read_1_assert:precondition1" was covered in 1 cycles in 0.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.PRERhi_read_1_assert" in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.RXR_read_1_assert" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.RXR_read_1_assert:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "i2c_master_top.i2c_assert_inst.arbitration_loss_interrupt_assert" in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.inta_deassert_assert:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Hp: A trace with 2 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_reset_1_assert" in 0.06 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.reset_values_assert" in 0.06 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.reset_values_1_assert" in 0.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert" in 0.07 s.
0.0.Hp: A trace with 2 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.prer_stability_assert" in 0.07 s.
0.0.Hp: A trace with 2 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_1_assert" in 0.07 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.rxack_validation_assert" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.rxack_validation_assert:precondition1" was covered in 2 cycles in 0.07 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_assert" in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_v2_assert:precondition1" was covered in 2 cycles in 0.07 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.data_stability_3_assert" in 0.07 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_2_assert" in 0.07 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_write_protect_3_assert" in 0.07 s.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert" in 0.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert" in 0.00 s.
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.sr_connectivity_2_assert" in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "i2c_master_top.i2c_assert_inst.sr_connectivity_2_assert:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.data_stability_4_assert" in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.iflag_management_assert" in 0.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.iflag_clear_assert" in 0.01 s.
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.cyc_stb_until_ack_assert" in 0.00 s by the incidental trace "i2c_master_top.i2c_assert_inst.cyc_stb_until_ack_assert".
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert"	[0.00 s].
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.prer_stability_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.prer_stability_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.prer_write_ignore_en_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.prer_stability_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.prer_stability_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: A trace with 2 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_v2_assert" in 0.08 s.
0.0.Hp: A trace with 2 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.cyc_until_ack_assert" in 0.09 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "i2c_master_top.i2c_assert_inst.no_cyc_toggle_assert" in 0.09 s.
0.0.Hp: Trace Attempt  3	[0.06 s]
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.exact_2cycle_txn_assert" in 0.09 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_stb_ack_response_assert" in 0.09 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.addr_stability_assert" in 0.09 s.
0.0.Hp: A trace with 3 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.data_stability_assert" in 0.10 s.
0.0.Hp: A trace with 3 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.we_stability_assert" in 0.10 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_write_ack_p_assert" in 0.10 s.
0.0.Ht: Trace Attempt  3	[0.04 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_iack_clear_timed_assert" in 0.02 s.
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_arbitration_loss_assert" in 0.03 s.
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert"	[0.00 s].
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert"	[0.00 s].
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert"	[0.00 s].
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_v2_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_v2_assert"	[0.00 s].
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_stability_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: A trace with 1+1 cycles was found (stem + loop). [0.00 s]
INFO (IPF069): 0.0.B: A counterexample (cex) with 1+1 cycles was found for the property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_stability_assert" in 0.00 s (stem + loop).
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_stability_assert"	[0.00 s].
0.0.N: A trace with 2 cycles was found. There may exist shorter traces (as short as 1 cycles) [0.00 s]
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert:precondition1".
INFO (IPF047): 0.0.N: The cover property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert:precondition1".
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_assert"	[0.02 s].
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.p_rxr_update_after_read_1_assert"	[0.02 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_v2_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.TXR_WriteConnectivity_v2_assert"	[0.00 s].
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_stability_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.wb_clk_toggle_stability_assert"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.08 s]
0.0.Hp: Trace Attempt  5	[0.09 s]
0.0.Ht: Trace Attempt 13	[0.07 s]
0.0.Ht: A trace with 13 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 13 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert" in 0.04 s.
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.12 s]
0.0.Ht: A trace with 13 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 13 cycles was found for the property "i2c_master_top.i2c_assert_inst.inta_deassert_assert" in 0.04 s.
0.0.Ht: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: All properties determined. [0.00 s]
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Ht: Exited with Success (@ 0.12 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert"	[0.00 s].
0.0.N: Trace Attempt 10	[0.01 s]
0.0.N: Interrupted. [0.01 s]
0.0.B: Stopped processing property "i2c_master_top.i2c_assert_inst.inta_reset_stable_assert"	[0.00 s].
0.0.B: Trace Attempt 11	[0.01 s]
0.0.B: Interrupted. [0.01 s]
0.0.Hp: Interrupted (multi)
0.0.B: Exited with Success (@ 0.13 s)
0.0.N: Exited with Success (@ 0.13 s)
0.0.Hp: Trace Attempt  8	[0.10 s]
0.0.Hp: Interrupted. [0.11 s]
0.0.Hp: Exited with Success (@ 0.13 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 68.39 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.12        0.00       80.82 %
     Hp        0.04        0.11        0.00       73.97 %
     Ht        0.05        0.06        0.00       54.91 %
      B        0.05        0.06        0.00       55.26 %
    all        0.04        0.09        0.00       68.39 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.16        0.35        0.00

    Data read    : 415.82 kiB
    Data written : 13.94 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 364
                 assertions                   : 181
                  - proven                    : 80 (44.1989%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 101 (55.8011%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 183
                  - unreachable               : 83 (45.3552%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 100 (54.6448%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
%% 
%% # Measure coverage
%% #  check_cov -measure -time_limit 2h
%% #  check_cov -report -no_return -report_file report.txt -force -exclude { reset waived } -checker COI
%% #  check_cov -report -no_return -report_file cover.html \
#      -html -force -exclude { reset waived } -checker COI
%% 
%% # Generate report
%% # report -summary -force -result -file i2c.fpv.rpt
%% 
%% # Exit JasperGold
%% # exit -force
%% 
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.559 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
