// Seed: 4114178257
module module_0 (
    output id_0,
    output id_1,
    input logic id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
  assign id_1 = 1;
  assign {1, {id_3}, 1} = 1;
  assign id_4 = 1;
  initial begin
    id_1 = id_4;
  end
  logic id_6, id_7;
  assign id_6 = id_3;
endmodule
