// Seed: 2121006552
module module_0 (
    output wire id_0,
    input wand id_1,
    output tri id_2,
    output uwire id_3,
    output tri1 id_4,
    output tri id_5,
    output wand id_6,
    output tri0 id_7,
    output uwire id_8,
    output supply0 id_9
);
  wire id_11;
  assign id_7 = 1;
  module_2 modCall_1 (
      id_1,
      id_7
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1,
    output tri  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.type_13 = 0;
endmodule
module module_2 (
    input  wire id_0
    , id_3,
    output wor  id_1
);
  assign id_3[1] = 1;
endmodule
