{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port rst_0 -pg 1 -lvl 0 -x -650 -y -120 -defaultsOSRD
preplace port clk_0 -pg 1 -lvl 0 -x -650 -y -60 -defaultsOSRD
preplace port full_0 -pg 1 -lvl 15 -x 6340 -y 220 -defaultsOSRD
preplace port empty_0 -pg 1 -lvl 15 -x 6340 -y 250 -defaultsOSRD
preplace port stall_0 -pg 1 -lvl 15 -x 6340 -y -20 -defaultsOSRD
preplace port v_rb_b_0 -pg 1 -lvl 15 -x 6340 -y -600 -defaultsOSRD
preplace port valid_b_0 -pg 1 -lvl 15 -x 6340 -y -210 -defaultsOSRD
preplace port v_ra_l_0 -pg 1 -lvl 15 -x 6340 -y 410 -defaultsOSRD
preplace port v_ra_b_0 -pg 1 -lvl 15 -x 6340 -y -380 -defaultsOSRD
preplace port v_rb_l_0 -pg 1 -lvl 15 -x 6340 -y 470 -defaultsOSRD
preplace port b_p_b_0 -pg 1 -lvl 15 -x 6340 -y -300 -defaultsOSRD
preplace port valid_l_0 -pg 1 -lvl 15 -x 6340 -y 620 -defaultsOSRD
preplace port wZ1_0 -pg 1 -lvl 15 -x 6340 -y 140 -defaultsOSRD
preplace port wC2_0 -pg 1 -lvl 15 -x 6340 -y 80 -defaultsOSRD
preplace port wC1_0 -pg 1 -lvl 15 -x 6340 -y 50 -defaultsOSRD
preplace port wZ2_0 -pg 1 -lvl 15 -x 6340 -y 110 -defaultsOSRD
preplace portBus Imm1_1_out_0 -pg 1 -lvl 15 -x 6340 -y -1180 -defaultsOSRD
preplace portBus Imm1_2_out_0 -pg 1 -lvl 15 -x 6340 -y -50 -defaultsOSRD
preplace portBus buffer_count_0 -pg 1 -lvl 15 -x 6340 -y 280 -defaultsOSRD
preplace portBus Imm2_l_0 -pg 1 -lvl 15 -x 6340 -y 500 -defaultsOSRD
preplace portBus ROB_tag_l_0 -pg 1 -lvl 15 -x 6340 -y 320 -defaultsOSRD
preplace portBus SEI1_l_0 -pg 1 -lvl 15 -x 6340 -y 530 -defaultsOSRD
preplace portBus SEI2_l_0 -pg 1 -lvl 15 -x 6340 -y 650 -defaultsOSRD
preplace portBus op_b_0 -pg 1 -lvl 15 -x 6340 -y -570 -defaultsOSRD
preplace portBus b_ctrl_b_0 -pg 1 -lvl 15 -x 6340 -y -240 -defaultsOSRD
preplace portBus SEI1_b_0 -pg 1 -lvl 15 -x 6340 -y -480 -defaultsOSRD
preplace portBus ROB_tag_b_0 -pg 1 -lvl 15 -x 6340 -y -540 -defaultsOSRD
preplace portBus SEI2_b_0 -pg 1 -lvl 15 -x 6340 -y -330 -defaultsOSRD
preplace portBus spec_tag_b_0 -pg 1 -lvl 15 -x 6340 -y -270 -defaultsOSRD
preplace portBus PC_l_0 -pg 1 -lvl 15 -x 6340 -y 350 -defaultsOSRD
preplace portBus ra_l_0 -pg 1 -lvl 15 -x 6340 -y 380 -defaultsOSRD
preplace portBus PC_b_0 -pg 1 -lvl 15 -x 6340 -y -510 -defaultsOSRD
preplace portBus spec_tag_l_0 -pg 1 -lvl 15 -x 6340 -y 560 -defaultsOSRD
preplace portBus ls_ctrl_l_0 -pg 1 -lvl 15 -x 6340 -y 590 -defaultsOSRD
preplace portBus ra_b_0 -pg 1 -lvl 15 -x 6340 -y -450 -defaultsOSRD
preplace portBus rb_l_0 -pg 1 -lvl 15 -x 6340 -y 440 -defaultsOSRD
preplace portBus rb_b_0 -pg 1 -lvl 15 -x 6340 -y -420 -defaultsOSRD
preplace portBus Busy_0 -pg 1 -lvl 15 -x 6340 -y 170 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x -410 -y 250 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 11 -x 4620 -y 990 -defaultsOSRD
preplace inst Issue_Unit_0 -pg 1 -lvl 12 -x 5110 -y -680 -defaultsOSRD
preplace inst PC_0 -pg 1 -lvl 1 -x -410 -y 30 -defaultsOSRD
preplace inst RegWrite_Ctrl_0 -pg 1 -lvl 7 -x 1890 -y 420 -defaultsOSRD
preplace inst Register_File_0 -pg 1 -lvl 8 -x 2440 -y -330 -defaultsOSRD
preplace inst Register_Interdepend_0 -pg 1 -lvl 7 -x 1890 -y -250 -defaultsOSRD
preplace inst Valid_instruction_ch_0 -pg 1 -lvl 3 -x 210 -y 10 -defaultsOSRD
preplace inst Write_back_signals_0 -pg 1 -lvl 14 -x 6120 -y 60 -defaultsOSRD
preplace inst decode_0 -pg 1 -lvl 5 -x 920 -y -20 -defaultsOSRD
preplace inst Instruction_Memory_0 -pg 1 -lvl 2 -x -80 -y 20 -defaultsOSRD
preplace inst Reorder_Buffer_0 -pg 1 -lvl 13 -x 5770 -y 70 -defaultsOSRD
preplace inst decode_buffer_0 -pg 1 -lvl 4 -x 560 -y 0 -defaultsOSRD
preplace inst DispatchBuffer_0 -pg 1 -lvl 6 -x 1300 -y -20 -defaultsOSRD
preplace inst Reservation_Station_0 -pg 1 -lvl 10 -x 3660 -y 70 -defaultsOSRD
preplace inst Control_Unit_0 -pg 1 -lvl 7 -x 1890 -y 90 -defaultsOSRD
preplace inst Allocate_unit_0 -pg 1 -lvl 9 -x 3040 -y -140 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 12 -x 5110 -y -260 -defaultsOSRD
preplace inst ALU_1 -pg 1 -lvl 12 -x 5110 -y 420 -defaultsOSRD
preplace netloc PC_0_PC_out 1 0 4 -600 -140 -220 -110 N -110 350
preplace netloc Instruction_Memory_0_instr1 1 2 2 60 100 380
preplace netloc Instruction_Memory_0_instr2 1 2 2 50 -80 340
preplace netloc Valid_instruction_ch_0_valid1 1 3 1 N 0
preplace netloc Valid_instruction_ch_0_valid2 1 3 1 N 20
preplace netloc xlconstant_0_dout 1 0 13 -590 -130 -240 -90 40 -90 360 -370 N -370 1110 -390 1550 -780 N -780 2860 -800 3330 950 4300 200 N 200 5360
preplace netloc decode_buffer_0_address_out1 1 4 1 N -70
preplace netloc decode_buffer_0_address_out2 1 4 1 N -50
preplace netloc decode_buffer_0_instr1_out 1 4 1 N -30
preplace netloc decode_buffer_0_instr2_out 1 4 1 N -10
preplace netloc decode_buffer_0_branch_predict1_out 1 4 1 N 10
preplace netloc decode_buffer_0_branch_predict2_out 1 4 1 N 30
preplace netloc decode_buffer_0_valid1_out 1 4 1 N 50
preplace netloc decode_buffer_0_valid2_out 1 4 1 N 70
preplace netloc decode_0_IA1_out 1 5 1 N -290
preplace netloc decode_0_IA2_out 1 5 1 N -270
preplace netloc decode_0_op1 1 5 1 N -250
preplace netloc decode_0_op2 1 5 1 N -230
preplace netloc decode_0_RA1 1 5 1 N -210
preplace netloc decode_0_RA2 1 5 1 N -190
preplace netloc decode_0_RB1 1 5 1 N -170
preplace netloc decode_0_RB2 1 5 1 N -150
preplace netloc decode_0_RC1 1 5 1 N -130
preplace netloc decode_0_RC2 1 5 1 N -110
preplace netloc decode_0_comp1 1 5 1 N -90
preplace netloc decode_0_comp2 1 5 1 N -70
preplace netloc decode_0_CZ1 1 5 1 N -50
preplace netloc decode_0_CZ2 1 5 1 N -30
preplace netloc decode_0_Imm1_1 1 5 1 N -10
preplace netloc decode_0_Imm1_2 1 5 1 N 10
preplace netloc decode_0_Imm2_1 1 5 1 N 30
preplace netloc decode_0_Imm2_2 1 5 1 N 50
preplace netloc decode_0_SEI1_1 1 5 1 N 70
preplace netloc decode_0_SEI1_2 1 5 1 N 90
preplace netloc decode_0_SEI2_1 1 5 1 N 110
preplace netloc decode_0_SEI2_2 1 5 1 N 130
preplace netloc decode_0_spec_tag1 1 5 1 N 150
preplace netloc decode_0_spec_tag2 1 5 1 N 170
preplace netloc decode_0_valid1_out 1 5 1 N 190
preplace netloc decode_0_valid2_out 1 5 1 N 210
preplace netloc decode_0_branch_predict1_out 1 5 1 N 230
preplace netloc decode_0_branch_predict2_out 1 5 1 N 250
preplace netloc RegWrite_Ctrl_0_RegWrite1 1 6 3 1730 -400 2040 -660 2800
preplace netloc RegWrite_Ctrl_0_RegWrite2 1 6 3 1710 -410 2060 -650 2790
preplace netloc DispatchBuffer_0_IA1_out 1 6 3 1470 -760 N -760 2840
preplace netloc DispatchBuffer_0_IA2_out 1 6 3 1480 -710 N -710 N
preplace netloc DispatchBuffer_0_op1_out 1 6 3 1620 -690 N -690 N
preplace netloc DispatchBuffer_0_op2_out 1 6 3 1630 -670 N -670 N
preplace netloc DispatchBuffer_0_comp1_out 1 6 1 1680 -110n
preplace netloc DispatchBuffer_0_comp2_out 1 6 1 1640 -90n
preplace netloc DispatchBuffer_0_CZ1_out 1 6 1 1610 -70n
preplace netloc DispatchBuffer_0_CZ2_out 1 6 1 1580 -50n
preplace netloc DispatchBuffer_0_valid_out1 1 6 3 1590 -750 N -750 2780
preplace netloc DispatchBuffer_0_valid_out2 1 6 3 1600 -720 N -720 2770
preplace netloc Control_Unit_0_b_ctrl1 1 7 2 N 20 2720
preplace netloc Control_Unit_0_b_ctrl2 1 7 2 N 40 2710
preplace netloc Control_Unit_0_a_ctrl1 1 7 2 N 60 2690
preplace netloc Control_Unit_0_a_ctrl2 1 7 2 N 80 2670
preplace netloc Control_Unit_0_ls_ctrl1 1 7 2 N 100 2650
preplace netloc Control_Unit_0_ls_ctrl2 1 7 2 N 120 2640
preplace netloc DispatchBuffer_0_spec_tag1_out 1 6 3 1570 250 N 250 2790
preplace netloc DispatchBuffer_0_spec_tag2_out 1 6 3 1520 260 N 260 2830
preplace netloc DispatchBuffer_0_branch_predict1_out 1 6 3 1490 270 N 270 N
preplace netloc DispatchBuffer_0_branch_predict2_out 1 6 3 1480 290 N 290 N
preplace netloc DispatchBuffer_0_Imm2_1_out 1 6 3 1650 -60 2050 50 2680
preplace netloc DispatchBuffer_0_Imm2_2_out 1 6 3 1690 -50 2070 10 2700
preplace netloc DispatchBuffer_0_SEI1_1_out 1 6 3 1670 -70 2090 30 2660
preplace netloc DispatchBuffer_0_SEI1_2_out 1 6 3 1660 -80 2080 70 2630
preplace netloc DispatchBuffer_0_SEI2_1_out 1 6 3 1700 -40 2020 90 2620
preplace netloc DispatchBuffer_0_SEI2_2_out 1 6 3 1510 310 N 310 2570
preplace netloc Register_Interdepend_0_WAR 1 7 1 N -250
preplace netloc Register_Interdepend_0_RAW 1 7 1 N -270
preplace netloc Register_Interdepend_0_WAW 1 7 1 N -230
preplace netloc DispatchBuffer_0_RA1_out 1 6 1 1510 -300n
preplace netloc DispatchBuffer_0_RA2_out 1 6 1 1520 -280n
preplace netloc DispatchBuffer_0_RB1_out 1 6 1 1530 -260n
preplace netloc DispatchBuffer_0_RB2_out 1 6 1 1540 -240n
preplace netloc DispatchBuffer_0_RC1_out 1 6 1 1570 -220n
preplace netloc DispatchBuffer_0_RC2_out 1 6 1 1580 -200n
preplace netloc Register_File_0_ra1 1 8 1 2760 -440n
preplace netloc Register_File_0_ra2 1 8 1 2750 -420n
preplace netloc Register_File_0_rb1 1 8 1 2740 -400n
preplace netloc Register_File_0_rb2 1 8 1 2690 -380n
preplace netloc Register_File_0_rc1 1 8 1 2680 -360n
preplace netloc Register_File_0_rc2 1 8 1 2670 -340n
preplace netloc Register_File_0_v_ra1 1 8 1 2660 -320n
preplace netloc Register_File_0_v_ra2 1 8 1 2650 -300n
preplace netloc Register_File_0_v_rb1 1 8 1 2630 -280n
preplace netloc Register_File_0_v_rb2 1 8 1 2620 -260n
preplace netloc Register_File_0_v_rc1 1 8 1 2600 -240n
preplace netloc Register_File_0_v_rc2 1 8 1 2580 -220n
preplace netloc Control_Unit_0_FU_bits1 1 6 3 1720 230 2030 230 2600
preplace netloc Control_Unit_0_FU_bits2 1 6 3 1740 220 2020 220 2610
preplace netloc Reorder_Buffer_0_head 1 8 6 2860 1050 NJ 1050 N 1050 N 1050 N 1050 5940
preplace netloc Reorder_Buffer_0_tail 1 8 6 2880 970 NJ 970 4330 930 N 930 N 930 5920
preplace netloc Reservation_Station_0_Busy 1 8 3 2870 -910 NJ -910 3810
preplace netloc Allocate_unit_0_valid1_out 1 7 6 2120 -1000 N -1000 3410 -730 4090 80 N 80 5430
preplace netloc Allocate_unit_0_valid2_out 1 7 6 2130 -990 N -990 3380 -760 3850 90 N 90 5540
preplace netloc Allocate_unit_0_RegWrite1_out 1 7 3 2210 -930 N -930 3230
preplace netloc Allocate_unit_0_RegWrite2_out 1 7 3 2220 -920 NJ -920 3220
preplace netloc Allocate_unit_0_RA1_out 1 7 3 2270 -680 2810J -850 3210
preplace netloc Allocate_unit_0_RA2_out 1 7 3 2240 -700 2850J -790 3200
preplace netloc Allocate_unit_0_RB1_out 1 7 3 2170 -10 2570J -840 3270
preplace netloc Allocate_unit_0_RB2_out 1 7 3 2180 0 2590J -830 3260
preplace netloc Allocate_unit_0_RC1_out 1 7 3 2230 -740 2820J -820 3250
preplace netloc Allocate_unit_0_RC2_out 1 7 3 2200 -770 2830J -810 3240
preplace netloc Allocate_unit_0_FU_bits1_out 1 7 3 2160 -1010 NJ -1010 3290
preplace netloc Allocate_unit_0_FU_bits2_out 1 7 3 2190 -940 NJ -940 3280
preplace netloc Allocate_unit_0_ROB_tag1 1 7 6 2250 -870 NJ -870 3310 -750 4110 60 N 60 5440
preplace netloc Allocate_unit_0_ROB_tag2 1 7 6 2260 -860 NJ -860 3300 -740 3830 70 N 70 5500
preplace netloc Issue_Unit_0_valid_issue_b 1 9 4 3500 -980 N -980 4840 -990 5560
preplace netloc Issue_Unit_0_valid_issue_a 1 9 4 3470 -990 N -990 4830 -1000 5570
preplace netloc Issue_Unit_0_valid_issue_ls 1 9 4 3480 -970 N -970 4850 -980 5520
preplace netloc Issue_Unit_0_Issue_RS_b 1 9 4 3510 -1000 N -1000 4820 -1010 5260
preplace netloc Issue_Unit_0_Issue_RS_a 1 9 4 3460 -1070 N -1070 4750 -1080 5510
preplace netloc Issue_Unit_0_Issue_RS_ls 1 9 4 3450 -1040 N -1040 4780 -1050 5490
preplace netloc Allocate_unit_0_RS_tag1 1 9 1 3340 -140n
preplace netloc Allocate_unit_0_RS_tag2 1 9 1 3320 -120n
preplace netloc Allocate_unit_0_RS_input1 1 9 1 3360 -160n
preplace netloc Allocate_unit_0_RS_input2 1 9 1 3400 -140n
preplace netloc ALU_0_valid_out 1 9 4 3470 880 4200 140 N 140 5420
preplace netloc ALU_0_ROB_tag_out 1 9 4 3490 920 4240 160 N 160 5350
preplace netloc ALU_0_alu_out 1 9 4 3500 870 4210 150 N 150 5410
preplace netloc Reservation_Station_0_c_a 1 10 2 4080 -310 N
preplace netloc Reservation_Station_0_z_a 1 10 2 3810 -280 4920
preplace netloc Reservation_Station_0_PC_a 1 10 2 4040 -390 N
preplace netloc Reservation_Station_0_ra_a 1 10 2 4050 -370 N
preplace netloc Reservation_Station_0_rb_a 1 10 2 4060 -350 N
preplace netloc Reservation_Station_0_rc_a 1 10 2 4070 -330 N
preplace netloc Reservation_Station_0_v_ra_a 1 10 2 3820 -260 4930
preplace netloc Reservation_Station_0_v_rb_a 1 10 2 4120 -240 4930
preplace netloc Reservation_Station_0_v_rc_a 1 10 2 4130 -220 4930
preplace netloc Reservation_Station_0_v_c_a 1 10 2 4140 -210 N
preplace netloc Reservation_Station_0_v_z_a 1 10 2 4150 -180 4930
preplace netloc Reservation_Station_0_spec_tag_a 1 10 2 4160 -160 4930
preplace netloc Reservation_Station_0_a_ctrl_a 1 10 2 4170 -140 4930
preplace netloc Reservation_Station_0_SEI1_a 1 10 2 4180 -130 N
preplace netloc Reservation_Station_0_valid_a 1 10 2 4190 -100 4930
preplace netloc Reservation_Station_0_ROB_tag_a 1 10 2 4030 -410 N
preplace netloc Reservation_Station_0_FU_bits0 1 10 2 3820 -840 N
preplace netloc Reservation_Station_0_FU_bits1 1 10 2 3840 -820 N
preplace netloc Reservation_Station_0_FU_bits2 1 10 2 3860 -800 N
preplace netloc Reservation_Station_0_FU_bits3 1 10 2 3870 -780 N
preplace netloc Reservation_Station_0_FU_bits4 1 10 2 3880 -760 N
preplace netloc Reservation_Station_0_FU_bits5 1 10 2 3890 -740 N
preplace netloc Reservation_Station_0_FU_bits6 1 10 2 3900 -720 N
preplace netloc Reservation_Station_0_FU_bits7 1 10 2 3910 -700 N
preplace netloc Reservation_Station_0_Ready 1 10 2 4020 -520 N
preplace netloc Allocate_unit_0_ROB_input1 1 9 4 3350J -1090 NJ -1090 4730 -1100 5620
preplace netloc Allocate_unit_0_ROB_input2 1 9 4 3390J -1050 NJ -1050 4770 -1060 5610
preplace netloc ALU_0_PC_out 1 12 1 5460 -230n
preplace netloc Reorder_Buffer_0_wb1 1 13 1 6010 -30n
preplace netloc Reorder_Buffer_0_wb2 1 13 1 6000 -10n
preplace netloc Write_back_signals_0_wR1 1 7 8 2140 -980 NJ -980 3430J -920 3820J -910 4910 -920 NJ -920 NJ -920 6220
preplace netloc Write_back_signals_0_wR2 1 7 8 2150 -970 NJ -970 3420J -940 NJ -940 4880 -950 NJ -950 NJ -950 6230
preplace netloc Reorder_Buffer_0_reg_data1 1 7 7 2100 -960 NJ -960 NJ -960 NJ -960 4860 -970 NJ -970 5930
preplace netloc Reorder_Buffer_0_reg_data2 1 7 7 2110 -950 NJ -950 NJ -950 NJ -950 4870 -960 NJ -960 5920
preplace netloc Reorder_Buffer_0_RD1 1 7 7 2070 -1100 NJ -1100 NJ -1100 NJ -1100 4720 -1110 NJ -1110 5990
preplace netloc Reorder_Buffer_0_RD2 1 7 7 2080 -1060 NJ -1060 NJ -1060 NJ -1060 4760 -1070 NJ -1070 5950
preplace netloc Reservation_Station_0_PC_a2 1 10 2 N 290 N
preplace netloc Reservation_Station_0_ra_a2 1 10 2 N 310 N
preplace netloc Reservation_Station_0_ROB_tag_a2 1 10 2 N 270 N
preplace netloc Reservation_Station_0_rb_a2 1 10 2 N 330 N
preplace netloc Reservation_Station_0_rc_a2 1 10 2 N 350 N
preplace netloc Reservation_Station_0_c_a2 1 10 2 N 370 N
preplace netloc Reservation_Station_0_z_a2 1 10 2 N 390 N
preplace netloc Reservation_Station_0_v_ra_a2 1 10 2 N 410 N
preplace netloc Reservation_Station_0_v_rb_a2 1 10 2 N 430 N
preplace netloc Reservation_Station_0_v_rc_a2 1 10 2 N 450 N
preplace netloc Reservation_Station_0_v_c_a2 1 10 2 N 470 N
preplace netloc Reservation_Station_0_v_z_a2 1 10 2 N 490 N
preplace netloc Reservation_Station_0_spec_tag_a2 1 10 2 N 510 N
preplace netloc Reservation_Station_0_a_ctrl_a2 1 10 2 N 530 N
preplace netloc Reservation_Station_0_SEI1_a2 1 10 2 N 550 N
preplace netloc Reservation_Station_0_valid_a2 1 10 2 N 570 N
preplace netloc ALU_1_valid_out 1 9 4 3460 930 4290 190 N 190 5370
preplace netloc ALU_1_ROB_tag_out 1 9 4 3510 890 4230 170 N 170 5390
preplace netloc ALU_1_alu_out 1 9 4 3480 900 4250 180 N 180 5380
preplace netloc ALU_1_PC_out 1 12 1 5440 120n
preplace netloc Issue_Unit_0_PC_bi 1 12 1 5550 -730n
preplace netloc Issue_Unit_0_PC_ai 1 12 1 5530 -710n
preplace netloc Issue_Unit_0_PC_a2i 1 12 1 5510 -690n
preplace netloc Issue_Unit_0_PC_lsi 1 12 1 5490 -670n
preplace netloc Issue_Unit_0_Issue_RS_a2 1 9 4 3490 -1010 NJ -1010 4810 -1020 5270
preplace netloc Issue_Unit_0_valid_issue_a2 1 9 4 3440 -1020 N -1020 4800 -1030 5580
preplace netloc Reorder_Buffer_0_ROB1 1 7 7 2090 -1030 NJ -1030 NJ -1030 NJ -1030 4790 -1040 NJ -1040 5940
preplace netloc Reorder_Buffer_0_ROB2 1 7 7 2270 960 NJ 960 NJ 960 4320J 920 N 920 NJ 920 5930
preplace netloc rst_0_1 1 0 13 -630 -120 -230 -100 60 -100 380 -140 740 -350 1090 -570 N -570 2050 -890 N -890 3420 -890 N -890 4930 -900 5590
preplace netloc clk_0_1 1 0 13 -620 -150 N -150 N -150 370 -150 730 -360 1080 -590 N -590 2030 -900 N -900 3430 -900 N -900 4920 -910 5600
preplace netloc xlconstant_1_dout 1 0 13 -610 -380 N -380 N -380 N -380 N -380 1100 -560 N -560 2020 -730 2730 -880 N -880 N -880 4750 100 5450
preplace netloc DispatchBuffer_0_full 1 6 9 1560J 240 NJ 240 2590J 910 NJ 910 4320J 670 N 670 NJ 670 5960J 220 NJ
preplace netloc DispatchBuffer_0_empty 1 6 9 1470J 280 NJ 280 2580J 510 3210J 940 4310J 260 4910 210 5400J 460 5950J 250 NJ
preplace netloc DispatchBuffer_0_Imm1_1_out 1 6 9 1490J -1120 NJ -1120 NJ -1120 NJ -1120 NJ -1120 4700 -1180 NJ -1180 NJ -1180 NJ
preplace netloc DispatchBuffer_0_Imm1_2_out 1 6 9 1500J -1080 NJ -1080 NJ -1080 NJ -1080 NJ -1080 4740 -1090 NJ -1090 NJ -1090 6290J
preplace netloc DispatchBuffer_0_buffer_count 1 14 1 NJ 280
preplace netloc Allocate_unit_0_stall 1 9 6 3370J -1110 NJ -1110 4710 -1120 NJ -1120 NJ -1120 6300J
preplace netloc Reservation_Station_0_PC0 1 10 2 3930 -680 N
preplace netloc Reservation_Station_0_PC1 1 10 2 3950 -660 N
preplace netloc Reservation_Station_0_PC2 1 10 2 3960 -640 N
preplace netloc Reservation_Station_0_PC3 1 10 2 3970 -620 N
preplace netloc Reservation_Station_0_PC4 1 10 2 3980 -600 N
preplace netloc Reservation_Station_0_PC5 1 10 2 3990 -580 N
preplace netloc Reservation_Station_0_PC6 1 10 2 4000 -560 N
preplace netloc Reservation_Station_0_PC7 1 10 2 4010 -540 N
preplace netloc Reservation_Station_0_Imm2_l 1 10 5 NJ 710 N 710 5450J 500 NJ 500 NJ
preplace netloc Reservation_Station_0_v_rb_b 1 10 5 3940J -920 4900 -930 NJ -930 NJ -930 6310J
preplace netloc Reservation_Station_0_ROB_tag_l 1 10 5 NJ 590 4720 720 NJ 720 5990J 320 NJ
preplace netloc Reservation_Station_0_valid_b 1 10 5 NJ -70 4790 -50 5310J -320 NJ -320 6240J
preplace netloc Reservation_Station_0_SEI1_l 1 10 5 NJ 730 N 730 5600J 530 NJ 530 NJ
preplace netloc Reservation_Station_0_SEI2_l 1 10 5 4280J 680 N 680 NJ 680 6020J 650 NJ
preplace netloc Reservation_Station_0_op_b 1 10 5 3920J -930 4890 -940 NJ -940 NJ -940 6320J
preplace netloc Reservation_Station_0_b_ctrl_b 1 10 5 NJ -90 4800 -40 5300J -360 NJ -360 6260J
preplace netloc Reservation_Station_0_SEI1_b 1 10 5 NJ -170 4830 -10 5270J -480 NJ -480 NJ
preplace netloc Reservation_Station_0_ROB_tag_b 1 10 5 NJ -290 4890 0 5260J -540 NJ -540 NJ
preplace netloc Reservation_Station_0_v_ra_l 1 10 5 4160J 690 N 690 NJ 690 6000J 410 NJ
preplace netloc Reservation_Station_0_SEI2_b 1 10 5 NJ -150 4810 -20 5320J -340 NJ -340 6270J
preplace netloc Reservation_Station_0_spec_tag_b 1 10 5 4100J -120 4710 20 5470J -330 NJ -330 6250J
preplace netloc Reservation_Station_0_v_ra_b 1 10 5 4100J -200 4870 -30 5290J -380 NJ -380 NJ
preplace netloc Reservation_Station_0_PC_l 1 10 5 NJ 610 4710 640 NJ 640 5970J 350 NJ
preplace netloc Reservation_Station_0_v_rb_l 1 10 5 3820J 700 N 700 5360J 470 NJ 470 NJ
preplace netloc Reservation_Station_0_ra_l 1 10 5 4010J 740 N 740 NJ 740 6010J 380 NJ
preplace netloc Reservation_Station_0_PC_b 1 10 5 NJ -270 4850 10 5280J -510 NJ -510 NJ
preplace netloc Reservation_Station_0_spec_tag_l 1 10 5 NJ 770 4910 750 NJ 750 NJ 750 6270J
preplace netloc Reservation_Station_0_ls_ctrl_l 1 10 5 4260J 650 N 650 5390J 590 NJ 590 NJ
preplace netloc Reservation_Station_0_ra_b 1 10 5 NJ -250 4780 40 5330J -450 NJ -450 NJ
preplace netloc Reservation_Station_0_rb_l 1 10 5 4220J 640 4700 630 5300J 480 5980J 440 NJ
preplace netloc Reservation_Station_0_rb_b 1 10 5 NJ -230 4760 30 5340J -420 NJ -420 NJ
preplace netloc Reservation_Station_0_b_p_b 1 10 5 NJ -110 4700 50 5480J -350 NJ -350 6280J
preplace netloc Reservation_Station_0_valid_l 1 10 5 4270J 660 N 660 5520J 620 NJ 620 NJ
preplace netloc Reorder_Buffer_0_Busy 1 13 2 6000J 170 NJ
preplace netloc Write_back_signals_0_wZ1 1 14 1 6270J 90n
preplace netloc Write_back_signals_0_wC2 1 14 1 6270J 70n
preplace netloc Write_back_signals_0_wC1 1 14 1 NJ 50
preplace netloc Write_back_signals_0_wZ2 1 14 1 NJ 110
levelinfo -pg 1 -650 -410 -80 210 560 920 1300 1890 2440 3040 3660 4620 5110 5770 6120 6340
pagesize -pg 1 -db -bbox -sgen -730 -1200 6510 1410
"
}
0
