#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Mon Oct 31 13:03:52 2022
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/rom.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/rom.v
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/rom.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/gpio.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/gpio.v
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/csr_reg.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/csr_reg.v
I: Verilog-0002: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_tx.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Analyzing module ifu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_mem.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_mem.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Analyzing module exu_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_alu_datapath.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_alu_datapath.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Analyzing module exu_alu_datapath (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_alu_datapath.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/ram.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/ram.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/ram.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/sys_bus/rib.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/sys_bus/rib.v
I: Verilog-0002: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/sys_bus/rib.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_commit.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_commit.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Analyzing module exu_commit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_commit.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu_idu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu_idu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Analyzing module ifu_idu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu_idu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu_exu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu_exu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Analyzing module idu_exu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu_exu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_ram.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_ram.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_ram.v(line number: 20)] Analyzing module gen_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/gpr_reg.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/gpr_reg.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Analyzing module gpr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/gpr_reg.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/vld_rdy.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/vld_rdy.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Analyzing module vld_rdy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/vld_rdy.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 55)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_dm.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Analyzing module idu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/tinyriscv_core.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/tinyriscv_core.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Analyzing module tinyriscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/tinyriscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_rx.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_buf.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/divider.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/divider.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Analyzing module divider (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/divider.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/timer.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/timer.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/uart.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/uart.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/uart.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/rst_ctrl.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/rst_ctrl.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Analyzing module rst_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/rst_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/pipe_ctrl.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Analyzing module pipe_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_dff.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Analyzing module gen_en_dffnr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_dispatch.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_dispatch.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Analyzing module exu_dispatch (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_dispatch.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_muldiv.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_muldiv.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Analyzing module exu_muldiv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_muldiv.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/clint.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/clint.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/clint.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_driver.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 42)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 46)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 50)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 67)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 68)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 69)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 88)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Analyzing module exu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/ram1.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/ram1.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Analyzing module ram1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/ram2.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/ram2.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Analyzing module ram2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram1 (library work)
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 140)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 144)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 148)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 149)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 152)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 153)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 156)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 157)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 160)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 161)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 164)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 165)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 168)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 169)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 172)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 173)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 176)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 177)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 180)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 181)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 184)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 185)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 188)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 189)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 192)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 193)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 197)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 198)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 201)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 202)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 206)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 207)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 214)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 215)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram2 (library work)
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 140)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 144)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 148)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 149)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 152)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 153)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 156)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 157)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 160)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 161)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 164)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 165)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 168)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 169)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 172)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 173)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 176)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 177)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 180)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 181)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 184)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 185)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 188)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 189)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 192)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 193)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 197)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 198)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 201)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 202)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 206)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 207)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 214)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 215)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v successfully.
Start rtl-elaborate.
I: Module "tinyriscv_soc_top" is set as top module.
I: Verilog-0003: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0003: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Elaborating module rst_ctrl
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Elaborating module gen_ticks_sync
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Elaborating module tinyriscv_core
I: Verilog-0003: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Elaborating module ifu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
W: Verilog-2024: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Give an initial value for the no drive output pin inst_valid_o in graph of sdm module ifu
I: Verilog-0003: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Elaborating module pipe_ctrl
I: Verilog-0003: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Elaborating module gpr_reg
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0003: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Elaborating module ifu_idu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Elaborating module idu
W: Verilog-2039: [D:/panguprj/tinydram/source/core/idu.v(line number: 268)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Elaborating module idu_exu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Elaborating module exu
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Elaborating module exu_dispatch
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Elaborating module exu_alu_datapath
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Elaborating module exu_mem
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Elaborating module exu_muldiv
I: Verilog-0003: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Elaborating module divider
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Elaborating module exu_commit
I: Verilog-0003: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Elaborating module clint
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 58)] Net if_int_flag_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 62)] Net id_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 76)] Net ie_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 113)] Net csr_clint_data_o in module tinyriscv_core does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Elaborating module ram1
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram1
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
I: Verilog-0003: [D:/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 87)] Net clk_en in module ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 88)] Net addr_strobe in module ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 91)] Net rd_oce in module ram1 does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Elaborating module ram2
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram2
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 87)] Net clk_en in module ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 88)] Net addr_strobe in module ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 91)] Net rd_oce in module ram2 does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Elaborating module timer
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Elaborating module uart
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
W: Verilog-2021: [D:/panguprj/tinydram/source/perips/uart.v(line number: 61)] Net rx_done in module uart does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Elaborating module gpio
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Elaborating module jtag_top
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Elaborating module jtag_driver
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Elaborating module jtag_dm
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
W: Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 66)] Net dm_halt_req_o in module jtag_top does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 67)] Net dm_reset_req_o in module jtag_top does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Elaborating module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_req_rdy_o in graph of sdm module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_rsp_vld_o in graph of sdm module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_data_o in graph of sdm module rib
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 143)] Net if_m_num_2.m_addr in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 144)] Net if_m_num_2.m_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 145)] Net if_m_num_2.m_sel in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 171)] Net if_m_num_4.m_addr in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 172)] Net if_m_num_4.m_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 173)] Net if_m_num_4.m_sel in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 237)] Net if_s_num_2.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 246)] Net if_s_num_3.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 255)] Net if_s_num_4.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 302)] Net jtag_reg_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 330)] Net m3_addr_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 330)] Net m3_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 330)] Net m3_sel_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 330)] Net m3_req_vld_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 330)] Net m3_rsp_rdy_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 330)] Net m3_we_i connected to input port of module instance has no driver, tie it to 0
Executing : rtl-elaborate successfully.
Start rtl-prep.
Executing : rtl-prep successfully.
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[5], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[6], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[6], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[7], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[7], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[30], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
Start FSM inference.
I: FSM state[3:0]_fsm[3:0] inferred.
I: FSM csr_state[4:0]_fsm[4:0] inferred.
I: FSM state[3:0]_fsm[3:0] inferred.
I: FSM jtag_state[3:0]_fsm[3:0] inferred.
I: FSM state[2:0]_fsm[2:0] inferred.
I: FSM state[1:0]_fsm[1:0] inferred.
I: FSM state[2:0]_fsm[2:0] inferred.
Executing : FSM inference successfully.
Start sdm2adm.
I: Constant propagation done on N152 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
I: Constant propagation done on N282_0 (bmsREDAND).
I: Constant propagation done on N305_1 (bmsREDAND).
I: Constant propagation done on N286_1 (bmsREDAND).
I: Constant propagation done on N291_1 (bmsREDAND).
I: Constant propagation done on N295_2 (bmsREDAND).
I: Constant propagation done on N291_0 (bmsREDAND).
I: Constant propagation done on N300_2 (bmsREDAND).
I: Constant propagation done on N300_0 (bmsREDAND).
Executing : sdm2adm successfully.
Saving design to DB.
Action compile: Real time elapsed is 9.000 sec
Action compile: CPU time elapsed is 3.781 sec
Current time: Mon Oct 31 13:03:59 2022
Action compile: Peak memory pool usage is 156,876,800 bytes
