// Seed: 1942095772
`timescale 1ps / 1ps
module module_0 (
    output logic id_0
);
  logic id_1;
  assign id_0 = id_1 == 1'b0;
  logic id_2;
  logic id_4;
  assign id_4 = 1 + id_1;
endmodule
