 @
 @******************************************************************************
 @
 @  (C)Copyright 2005 - 2011 Marvell. All Rights Reserved.
 @
 @  THIS IS UNPUBLISHED PROPRIETARY SOURCE CODE OF MARVELL.
 @  The copyright notice above does not evidence any actual or intended
 @  publication of such source code.
 @  This Module contains Proprietary Information of Marvell and should be
 @  treated as Confidential.
 @  The information in this file is provided for the exclusive use of the
 @  licensees of Marvell.
 @  Such users have the right to use, modify, and incorporate this code into
 @  products for purposes authorized by the license agreement provided they
 @  include this notice and the associated copyright notice with any such
 @  product.
 @  The information in this file is provided "AS IS" without warranty.
 @******************************************************************************

@******************************************************************************
@**
@**  FILENAME:  bl_StartUp_ttc._s
@**
@**  PURPOSE:   Contain BootLoader StartUp Definitions
@**
@******************************************************************************

        .macro        .equ        $s, $v
        @NOT SUPPORTED: GBLA        "$s"
$s      SETAv
        .endm
@;;;;;;;;; Version Information ;;;;;;;;;;;

 .equ MajorMinor,   					0x33333031   @ Version 3.3.01
 .equ BuildNumber,  					0x00000001   @ Build Number
 .equ Date,         					0x06172011   @ Date

@;;;;;;;;;; Stack Related ;;;;;;;;;;;
 .equ IrqStackSize,      			0x1100     
 .equ SvcStackSize,      			0x1400    @ Dynamic Stack Space

@;;;;;;;;;; Platform defs ;;;;;;;;;;;
 .equ Mode_USR,                  	0xD0
 .equ Mode_FIQ,                  	0xD1
 .equ Mode_IRQ,                  	0xD2
 .equ Mode_SVC,                  	0xD3
 .equ Mode_Abort,                	0xD7
 .equ Mode_Undef,                	0xDB
 .equ Mode_System,               	0xDF
 .equ MmuControlMmuEnable,           0x00000001
 .equ MmuControlAlignFaultEnable,    0x00000002
 .equ MmuControlDCacheEnable,        0x00000004
 .equ MmuControlWriteBufferEnable,   0x00000008
 .equ MmuControlMandatory,           0x00000070
 .equ MmuControlBigEndianEnable,     0x00000080
 .equ MmuControlSystemEnable,        0x00000100
 .equ MmuControlRomEnable,           0x00000200
 .equ MmuControlBtbEnable,           0x00000800
 .equ MmuControlICacheEnable,        0x00001000
 .equ MmuControlIntVectorAdjust,     0x00002000
 .equ MmuEnableCp0Access,            0x00000001
 .equ ConcanEnableCp1Access,         0x00000002
 .equ InterruptEnableCp6Access,      0x00000040
 .equ CotullaProductID,              0x500
 .equ SabinalProductID,              0x520
 .equ BulverdeProductID,             0x110
 .equ DimeboxProductID,              0x130
 .equ MmuConfig, (MmuControlAlignFaultEnable + MmuControlMandatory + MmuControlRomEnable + MmuControlICacheEnable + MmuControlBtbEnable)
 .equ InitUartBaudRate,      		115200
 .equ BaseRegisters,         		0x40000000
 .equ BasePeripherals,       		BaseRegisters

@ New Defs
 .equ ResetVector,              		0x00000000
 .equ UndefInstrVector,          	0x00000004
 .equ SwiVector,                 	0x00000008
 .equ PrefAbortVector,           	0x0000000C
 .equ DataAbortVector,           	0x00000010
 .equ ReservedVector,            	0x00000014
 .equ IrqVector,                 	0x00000018
 .equ FiqVector,                 	0x0000001C
 .equ FlagN,                     	0x80000000
 .equ FlagZ,                     	0x40000000
 .equ FlagC,                     	0x20000000
 .equ FlagV,                     	0x10000000
 .equ MaskCC,                    	0xF0000000
 .equ IrqDisable,                	0x00000080
 .equ FiqDisable,                	0x00000040
 .equ IntsDisable,               	IrqDisable + FiqDisable
 .equ MaskInts,                  	0x000000C0
 .equ UserMode,                  	0x10
 .equ FIQMode,                   	0x11
 .equ IRQMode,                   	0x12
 .equ SVCMode,                   	0x13
 .equ AbortMode,                 	0x17
 .equ UndefMode,                 	0x1B
 .equ SystemMode,                	0x1F
 .equ MaskMode,                  	0x1F

@ Interrupts @ D428.2000
 .equ IntsIcip,              		0x00
 .equ IntsIcmr,              		0x04
 .equ IntsIclr,              		0x08

@ Device base registers @ 4000.0000
 .equ InterruptsBase,        		0xD4282000

	
 

