Info (10281): Verilog HDL Declaration information at traffic_light_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/gshimabuko/Documents/Estudo/Coursera/Expanded_Nios_Training/Traffic_Lights/DE10_LITE_PROJECT/traffic_light/synthesis/submodules/traffic_light_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at traffic_light_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/gshimabuko/Documents/Estudo/Coursera/Expanded_Nios_Training/Traffic_Lights/DE10_LITE_PROJECT/traffic_light/synthesis/submodules/traffic_light_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at traffic_light_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/gshimabuko/Documents/Estudo/Coursera/Expanded_Nios_Training/Traffic_Lights/DE10_LITE_PROJECT/traffic_light/synthesis/submodules/traffic_light_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at traffic_light_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/gshimabuko/Documents/Estudo/Coursera/Expanded_Nios_Training/Traffic_Lights/DE10_LITE_PROJECT/traffic_light/synthesis/submodules/traffic_light_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at traffic_light_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/gshimabuko/Documents/Estudo/Coursera/Expanded_Nios_Training/Traffic_Lights/DE10_LITE_PROJECT/traffic_light/synthesis/submodules/traffic_light_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at traffic_light_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/gshimabuko/Documents/Estudo/Coursera/Expanded_Nios_Training/Traffic_Lights/DE10_LITE_PROJECT/traffic_light/synthesis/submodules/traffic_light_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at traffic_light_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/gshimabuko/Documents/Estudo/Coursera/Expanded_Nios_Training/Traffic_Lights/DE10_LITE_PROJECT/traffic_light/synthesis/submodules/traffic_light_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at traffic_light_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/gshimabuko/Documents/Estudo/Coursera/Expanded_Nios_Training/Traffic_Lights/DE10_LITE_PROJECT/traffic_light/synthesis/submodules/traffic_light_mm_interconnect_0_router.sv Line: 49
