
ArmuroL432.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006500  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08006690  08006690  00007690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006728  08006728  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  08006728  08006728  00007728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006730  08006730  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006730  08006730  00007730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006734  08006734  00007734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006738  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  20000060  08006798  00008060  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  08006798  000083a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000158a6  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ff1  00000000  00000000  0001d936  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a8  00000000  00000000  00020928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f35  00000000  00000000  00021cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a02  00000000  00000000  00022c05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000177c0  00000000  00000000  00045607  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8cf3  00000000  00000000  0005cdc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135aba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057c8  00000000  00000000  00135b00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0013b2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006678 	.word	0x08006678

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08006678 	.word	0x08006678

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b086      	sub	sp, #24
 8000564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000566:	463b      	mov	r3, r7
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]
 8000572:	611a      	str	r2, [r3, #16]
 8000574:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000576:	4b4d      	ldr	r3, [pc, #308]	@ (80006ac <MX_ADC1_Init+0x14c>)
 8000578:	4a4d      	ldr	r2, [pc, #308]	@ (80006b0 <MX_ADC1_Init+0x150>)
 800057a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800057c:	4b4b      	ldr	r3, [pc, #300]	@ (80006ac <MX_ADC1_Init+0x14c>)
 800057e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000582:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000584:	4b49      	ldr	r3, [pc, #292]	@ (80006ac <MX_ADC1_Init+0x14c>)
 8000586:	2200      	movs	r2, #0
 8000588:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800058a:	4b48      	ldr	r3, [pc, #288]	@ (80006ac <MX_ADC1_Init+0x14c>)
 800058c:	2200      	movs	r2, #0
 800058e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000590:	4b46      	ldr	r3, [pc, #280]	@ (80006ac <MX_ADC1_Init+0x14c>)
 8000592:	2201      	movs	r2, #1
 8000594:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000596:	4b45      	ldr	r3, [pc, #276]	@ (80006ac <MX_ADC1_Init+0x14c>)
 8000598:	2208      	movs	r2, #8
 800059a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800059c:	4b43      	ldr	r3, [pc, #268]	@ (80006ac <MX_ADC1_Init+0x14c>)
 800059e:	2200      	movs	r2, #0
 80005a0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005a2:	4b42      	ldr	r3, [pc, #264]	@ (80006ac <MX_ADC1_Init+0x14c>)
 80005a4:	2201      	movs	r2, #1
 80005a6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 80005a8:	4b40      	ldr	r3, [pc, #256]	@ (80006ac <MX_ADC1_Init+0x14c>)
 80005aa:	2206      	movs	r2, #6
 80005ac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005ae:	4b3f      	ldr	r3, [pc, #252]	@ (80006ac <MX_ADC1_Init+0x14c>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005b6:	4b3d      	ldr	r3, [pc, #244]	@ (80006ac <MX_ADC1_Init+0x14c>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005bc:	4b3b      	ldr	r3, [pc, #236]	@ (80006ac <MX_ADC1_Init+0x14c>)
 80005be:	2200      	movs	r2, #0
 80005c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005c2:	4b3a      	ldr	r3, [pc, #232]	@ (80006ac <MX_ADC1_Init+0x14c>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005ca:	4b38      	ldr	r3, [pc, #224]	@ (80006ac <MX_ADC1_Init+0x14c>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80005d0:	4b36      	ldr	r3, [pc, #216]	@ (80006ac <MX_ADC1_Init+0x14c>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005d8:	4834      	ldr	r0, [pc, #208]	@ (80006ac <MX_ADC1_Init+0x14c>)
 80005da:	f001 f947 	bl	800186c <HAL_ADC_Init>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80005e4:	f000 fc60 	bl	8000ea8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80005e8:	4b32      	ldr	r3, [pc, #200]	@ (80006b4 <MX_ADC1_Init+0x154>)
 80005ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005ec:	2306      	movs	r3, #6
 80005ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005f0:	2300      	movs	r3, #0
 80005f2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005f4:	237f      	movs	r3, #127	@ 0x7f
 80005f6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005f8:	2304      	movs	r3, #4
 80005fa:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000600:	463b      	mov	r3, r7
 8000602:	4619      	mov	r1, r3
 8000604:	4829      	ldr	r0, [pc, #164]	@ (80006ac <MX_ADC1_Init+0x14c>)
 8000606:	f001 fb11 	bl	8001c2c <HAL_ADC_ConfigChannel>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8000610:	f000 fc4a 	bl	8000ea8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000614:	4b28      	ldr	r3, [pc, #160]	@ (80006b8 <MX_ADC1_Init+0x158>)
 8000616:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000618:	230c      	movs	r3, #12
 800061a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800061c:	463b      	mov	r3, r7
 800061e:	4619      	mov	r1, r3
 8000620:	4822      	ldr	r0, [pc, #136]	@ (80006ac <MX_ADC1_Init+0x14c>)
 8000622:	f001 fb03 	bl	8001c2c <HAL_ADC_ConfigChannel>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 800062c:	f000 fc3c 	bl	8000ea8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000630:	4b22      	ldr	r3, [pc, #136]	@ (80006bc <MX_ADC1_Init+0x15c>)
 8000632:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000634:	2312      	movs	r3, #18
 8000636:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000638:	463b      	mov	r3, r7
 800063a:	4619      	mov	r1, r3
 800063c:	481b      	ldr	r0, [pc, #108]	@ (80006ac <MX_ADC1_Init+0x14c>)
 800063e:	f001 faf5 	bl	8001c2c <HAL_ADC_ConfigChannel>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8000648:	f000 fc2e 	bl	8000ea8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800064c:	4b1c      	ldr	r3, [pc, #112]	@ (80006c0 <MX_ADC1_Init+0x160>)
 800064e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000650:	2318      	movs	r3, #24
 8000652:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000654:	463b      	mov	r3, r7
 8000656:	4619      	mov	r1, r3
 8000658:	4814      	ldr	r0, [pc, #80]	@ (80006ac <MX_ADC1_Init+0x14c>)
 800065a:	f001 fae7 	bl	8001c2c <HAL_ADC_ConfigChannel>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8000664:	f000 fc20 	bl	8000ea8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000668:	4b16      	ldr	r3, [pc, #88]	@ (80006c4 <MX_ADC1_Init+0x164>)
 800066a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800066c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000670:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000672:	463b      	mov	r3, r7
 8000674:	4619      	mov	r1, r3
 8000676:	480d      	ldr	r0, [pc, #52]	@ (80006ac <MX_ADC1_Init+0x14c>)
 8000678:	f001 fad8 	bl	8001c2c <HAL_ADC_ConfigChannel>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8000682:	f000 fc11 	bl	8000ea8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000686:	4b10      	ldr	r3, [pc, #64]	@ (80006c8 <MX_ADC1_Init+0x168>)
 8000688:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800068a:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800068e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000690:	463b      	mov	r3, r7
 8000692:	4619      	mov	r1, r3
 8000694:	4805      	ldr	r0, [pc, #20]	@ (80006ac <MX_ADC1_Init+0x14c>)
 8000696:	f001 fac9 	bl	8001c2c <HAL_ADC_ConfigChannel>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <MX_ADC1_Init+0x144>
  {
    Error_Handler();
 80006a0:	f000 fc02 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006a4:	bf00      	nop
 80006a6:	3718      	adds	r7, #24
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	2000007c 	.word	0x2000007c
 80006b0:	50040000 	.word	0x50040000
 80006b4:	14f00020 	.word	0x14f00020
 80006b8:	19200040 	.word	0x19200040
 80006bc:	21800100 	.word	0x21800100
 80006c0:	25b00200 	.word	0x25b00200
 80006c4:	2a000400 	.word	0x2a000400
 80006c8:	32601000 	.word	0x32601000

080006cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b09e      	sub	sp, #120	@ 0x78
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
 80006e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006e4:	f107 0310 	add.w	r3, r7, #16
 80006e8:	2254      	movs	r2, #84	@ 0x54
 80006ea:	2100      	movs	r1, #0
 80006ec:	4618      	mov	r0, r3
 80006ee:	f005 fb43 	bl	8005d78 <memset>
  if(adcHandle->Instance==ADC1)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a3b      	ldr	r2, [pc, #236]	@ (80007e4 <HAL_ADC_MspInit+0x118>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d16e      	bne.n	80007da <HAL_ADC_MspInit+0x10e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000700:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000702:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000706:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000708:	2301      	movs	r3, #1
 800070a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800070c:	2301      	movs	r3, #1
 800070e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000710:	2310      	movs	r3, #16
 8000712:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000714:	2307      	movs	r3, #7
 8000716:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000718:	2302      	movs	r3, #2
 800071a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800071c:	2302      	movs	r3, #2
 800071e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000720:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000724:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000726:	f107 0310 	add.w	r3, r7, #16
 800072a:	4618      	mov	r0, r3
 800072c:	f003 fb9c 	bl	8003e68 <HAL_RCCEx_PeriphCLKConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8000736:	f000 fbb7 	bl	8000ea8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800073a:	4b2b      	ldr	r3, [pc, #172]	@ (80007e8 <HAL_ADC_MspInit+0x11c>)
 800073c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073e:	4a2a      	ldr	r2, [pc, #168]	@ (80007e8 <HAL_ADC_MspInit+0x11c>)
 8000740:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000744:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000746:	4b28      	ldr	r3, [pc, #160]	@ (80007e8 <HAL_ADC_MspInit+0x11c>)
 8000748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000752:	4b25      	ldr	r3, [pc, #148]	@ (80007e8 <HAL_ADC_MspInit+0x11c>)
 8000754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000756:	4a24      	ldr	r2, [pc, #144]	@ (80007e8 <HAL_ADC_MspInit+0x11c>)
 8000758:	f043 0301 	orr.w	r3, r3, #1
 800075c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800075e:	4b22      	ldr	r3, [pc, #136]	@ (80007e8 <HAL_ADC_MspInit+0x11c>)
 8000760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000762:	f003 0301 	and.w	r3, r3, #1
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN8
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA7     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = lineSensor_middle_Pin|encoder_left_Pin|lineSensor_right_Pin|battery_Pin
 800076a:	23bb      	movs	r3, #187	@ 0xbb
 800076c:	667b      	str	r3, [r7, #100]	@ 0x64
                          |encoder_right_Pin|lineSensor_left_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800076e:	230b      	movs	r3, #11
 8000770:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000776:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800077a:	4619      	mov	r1, r3
 800077c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000780:	f002 fb44 	bl	8002e0c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000784:	4b19      	ldr	r3, [pc, #100]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 8000786:	4a1a      	ldr	r2, [pc, #104]	@ (80007f0 <HAL_ADC_MspInit+0x124>)
 8000788:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800078a:	4b18      	ldr	r3, [pc, #96]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 800078c:	2200      	movs	r2, #0
 800078e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000790:	4b16      	ldr	r3, [pc, #88]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 8000792:	2200      	movs	r2, #0
 8000794:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000796:	4b15      	ldr	r3, [pc, #84]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 8000798:	2200      	movs	r2, #0
 800079a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800079c:	4b13      	ldr	r3, [pc, #76]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 800079e:	2280      	movs	r2, #128	@ 0x80
 80007a0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80007a2:	4b12      	ldr	r3, [pc, #72]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 80007a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007a8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80007aa:	4b10      	ldr	r3, [pc, #64]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 80007ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80007b0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007b2:	4b0e      	ldr	r3, [pc, #56]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 80007b4:	2220      	movs	r2, #32
 80007b6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007b8:	4b0c      	ldr	r3, [pc, #48]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007be:	480b      	ldr	r0, [pc, #44]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 80007c0:	f002 f92c 	bl	8002a1c <HAL_DMA_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <HAL_ADC_MspInit+0x102>
    {
      Error_Handler();
 80007ca:	f000 fb6d 	bl	8000ea8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4a06      	ldr	r2, [pc, #24]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 80007d2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80007d4:	4a05      	ldr	r2, [pc, #20]	@ (80007ec <HAL_ADC_MspInit+0x120>)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007da:	bf00      	nop
 80007dc:	3778      	adds	r7, #120	@ 0x78
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	50040000 	.word	0x50040000
 80007e8:	40021000 	.word	0x40021000
 80007ec:	200000e0 	.word	0x200000e0
 80007f0:	40020008 	.word	0x40020008

080007f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007fa:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <MX_DMA_Init+0x38>)
 80007fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007fe:	4a0b      	ldr	r2, [pc, #44]	@ (800082c <MX_DMA_Init+0x38>)
 8000800:	f043 0301 	orr.w	r3, r3, #1
 8000804:	6493      	str	r3, [r2, #72]	@ 0x48
 8000806:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_DMA_Init+0x38>)
 8000808:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800080a:	f003 0301 	and.w	r3, r3, #1
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000812:	2200      	movs	r2, #0
 8000814:	2100      	movs	r1, #0
 8000816:	200b      	movs	r0, #11
 8000818:	f002 f8c9 	bl	80029ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800081c:	200b      	movs	r0, #11
 800081e:	f002 f8e2 	bl	80029e6 <HAL_NVIC_EnableIRQ>

}
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40021000 	.word	0x40021000

08000830 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b088      	sub	sp, #32
 8000834:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000836:	f107 030c 	add.w	r3, r7, #12
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]
 8000842:	60da      	str	r2, [r3, #12]
 8000844:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000846:	4b30      	ldr	r3, [pc, #192]	@ (8000908 <MX_GPIO_Init+0xd8>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	4a2f      	ldr	r2, [pc, #188]	@ (8000908 <MX_GPIO_Init+0xd8>)
 800084c:	f043 0304 	orr.w	r3, r3, #4
 8000850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000852:	4b2d      	ldr	r3, [pc, #180]	@ (8000908 <MX_GPIO_Init+0xd8>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	f003 0304 	and.w	r3, r3, #4
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085e:	4b2a      	ldr	r3, [pc, #168]	@ (8000908 <MX_GPIO_Init+0xd8>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000862:	4a29      	ldr	r2, [pc, #164]	@ (8000908 <MX_GPIO_Init+0xd8>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800086a:	4b27      	ldr	r3, [pc, #156]	@ (8000908 <MX_GPIO_Init+0xd8>)
 800086c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000876:	4b24      	ldr	r3, [pc, #144]	@ (8000908 <MX_GPIO_Init+0xd8>)
 8000878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087a:	4a23      	ldr	r2, [pc, #140]	@ (8000908 <MX_GPIO_Init+0xd8>)
 800087c:	f043 0302 	orr.w	r3, r3, #2
 8000880:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000882:	4b21      	ldr	r3, [pc, #132]	@ (8000908 <MX_GPIO_Init+0xd8>)
 8000884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED5_Pin|phase2_L_Pin, GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8000894:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000898:	f002 fc22 	bl	80030e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LED_right_Pin|LED_left_Pin|phase2_R_Pin, GPIO_PIN_RESET);
 800089c:	2200      	movs	r2, #0
 800089e:	2178      	movs	r1, #120	@ 0x78
 80008a0:	481a      	ldr	r0, [pc, #104]	@ (800090c <MX_GPIO_Init+0xdc>)
 80008a2:	f002 fc1d 	bl	80030e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = switch_right_Pin|switch_middle_Pin|switch_left_Pin;
 80008a6:	f44f 6330 	mov.w	r3, #2816	@ 0xb00
 80008aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ac:	2300      	movs	r3, #0
 80008ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b4:	f107 030c 	add.w	r3, r7, #12
 80008b8:	4619      	mov	r1, r3
 80008ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008be:	f002 faa5 	bl	8002e0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED5_Pin|phase2_L_Pin;
 80008c2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c8:	2301      	movs	r3, #1
 80008ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d0:	2300      	movs	r3, #0
 80008d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d4:	f107 030c 	add.w	r3, r7, #12
 80008d8:	4619      	mov	r1, r3
 80008da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008de:	f002 fa95 	bl	8002e0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LED_right_Pin|LED_left_Pin|phase2_R_Pin;
 80008e2:	2378      	movs	r3, #120	@ 0x78
 80008e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e6:	2301      	movs	r3, #1
 80008e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f2:	f107 030c 	add.w	r3, r7, #12
 80008f6:	4619      	mov	r1, r3
 80008f8:	4804      	ldr	r0, [pc, #16]	@ (800090c <MX_GPIO_Init+0xdc>)
 80008fa:	f002 fa87 	bl	8002e0c <HAL_GPIO_Init>

}
 80008fe:	bf00      	nop
 8000900:	3720      	adds	r7, #32
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	40021000 	.word	0x40021000
 800090c:	48000400 	.word	0x48000400

08000910 <format_encoderValue_to_csv>:

/**
 * Assignment 5 Question 1
 */
void format_encoderValue_to_csv(volatile uint32_t *adc_values, char *buffer,
		uint16_t *length) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	60f8      	str	r0, [r7, #12]
 8000918:	60b9      	str	r1, [r7, #8]
 800091a:	607a      	str	r2, [r7, #4]
	*length = 0;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2200      	movs	r2, #0
 8000920:	801a      	strh	r2, [r3, #0]
	*length += sprintf((char*) (buffer + *length), "%lu,", adc_values[1]);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	881b      	ldrh	r3, [r3, #0]
 8000926:	461a      	mov	r2, r3
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	1898      	adds	r0, r3, r2
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	3304      	adds	r3, #4
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	461a      	mov	r2, r3
 8000934:	4911      	ldr	r1, [pc, #68]	@ (800097c <format_encoderValue_to_csv+0x6c>)
 8000936:	f005 f9ff 	bl	8005d38 <siprintf>
 800093a:	4601      	mov	r1, r0
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	881a      	ldrh	r2, [r3, #0]
 8000940:	b28b      	uxth	r3, r1
 8000942:	4413      	add	r3, r2
 8000944:	b29a      	uxth	r2, r3
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	801a      	strh	r2, [r3, #0]
	*length += sprintf((char*) (buffer + *length), "%lu\n", adc_values[4]);
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	881b      	ldrh	r3, [r3, #0]
 800094e:	461a      	mov	r2, r3
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	1898      	adds	r0, r3, r2
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	3310      	adds	r3, #16
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	461a      	mov	r2, r3
 800095c:	4908      	ldr	r1, [pc, #32]	@ (8000980 <format_encoderValue_to_csv+0x70>)
 800095e:	f005 f9eb 	bl	8005d38 <siprintf>
 8000962:	4601      	mov	r1, r0
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	881a      	ldrh	r2, [r3, #0]
 8000968:	b28b      	uxth	r3, r1
 800096a:	4413      	add	r3, r2
 800096c:	b29a      	uxth	r2, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	801a      	strh	r2, [r3, #0]
}
 8000972:	bf00      	nop
 8000974:	3710      	adds	r7, #16
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	08006690 	.word	0x08006690
 8000980:	08006698 	.word	0x08006698

08000984 <schmidtTrigger>:

/**
 * Assignment 5 Question 1
 */
void schmidtTrigger(volatile uint32_t *adc_values) {
 8000984:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000988:	b085      	sub	sp, #20
 800098a:	af00      	add	r7, sp, #0
 800098c:	60f8      	str	r0, [r7, #12]

	switch (STATE_LEFT) {
 800098e:	4b2e      	ldr	r3, [pc, #184]	@ (8000a48 <schmidtTrigger+0xc4>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d115      	bne.n	80009c2 <schmidtTrigger+0x3e>
	case 0:
		if (adc_values[1] >= SW_HIGH) {
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	3304      	adds	r3, #4
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80009a0:	d30f      	bcc.n	80009c2 <schmidtTrigger+0x3e>
			numberOfEncoderTicks_LEFT++;
 80009a2:	4b2a      	ldr	r3, [pc, #168]	@ (8000a4c <schmidtTrigger+0xc8>)
 80009a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009a8:	1c51      	adds	r1, r2, #1
 80009aa:	6039      	str	r1, [r7, #0]
 80009ac:	f143 0300 	adc.w	r3, r3, #0
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	4b26      	ldr	r3, [pc, #152]	@ (8000a4c <schmidtTrigger+0xc8>)
 80009b4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80009b8:	e9c3 1200 	strd	r1, r2, [r3]
			STATE_LEFT = 1;
 80009bc:	4b22      	ldr	r3, [pc, #136]	@ (8000a48 <schmidtTrigger+0xc4>)
 80009be:	2201      	movs	r2, #1
 80009c0:	601a      	str	r2, [r3, #0]
		}
	default:
		if (adc_values[1] <= SW_LOW) {
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	3304      	adds	r3, #4
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80009cc:	d80c      	bhi.n	80009e8 <schmidtTrigger+0x64>

			numberOfEncoderTicks_LEFT++;
 80009ce:	4b1f      	ldr	r3, [pc, #124]	@ (8000a4c <schmidtTrigger+0xc8>)
 80009d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009d4:	f112 0a01 	adds.w	sl, r2, #1
 80009d8:	f143 0b00 	adc.w	fp, r3, #0
 80009dc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a4c <schmidtTrigger+0xc8>)
 80009de:	e9c3 ab00 	strd	sl, fp, [r3]
			STATE_LEFT = 0;
 80009e2:	4b19      	ldr	r3, [pc, #100]	@ (8000a48 <schmidtTrigger+0xc4>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
		}
	}

	switch (STATE_RIGHT) {
 80009e8:	4b19      	ldr	r3, [pc, #100]	@ (8000a50 <schmidtTrigger+0xcc>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d112      	bne.n	8000a16 <schmidtTrigger+0x92>
	case 0:
		if (adc_values[4] >= SW_HIGH) {
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	3310      	adds	r3, #16
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80009fa:	d30c      	bcc.n	8000a16 <schmidtTrigger+0x92>
			numberOfEncoderTicks_RIGHT++;
 80009fc:	4b15      	ldr	r3, [pc, #84]	@ (8000a54 <schmidtTrigger+0xd0>)
 80009fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a02:	f112 0801 	adds.w	r8, r2, #1
 8000a06:	f143 0900 	adc.w	r9, r3, #0
 8000a0a:	4b12      	ldr	r3, [pc, #72]	@ (8000a54 <schmidtTrigger+0xd0>)
 8000a0c:	e9c3 8900 	strd	r8, r9, [r3]
			STATE_RIGHT = 1;
 8000a10:	4b0f      	ldr	r3, [pc, #60]	@ (8000a50 <schmidtTrigger+0xcc>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	601a      	str	r2, [r3, #0]
		}
	default:
		if (adc_values[4] <= SW_LOW) {
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	3310      	adds	r3, #16
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a20:	d80b      	bhi.n	8000a3a <schmidtTrigger+0xb6>

			numberOfEncoderTicks_RIGHT++;
 8000a22:	4b0c      	ldr	r3, [pc, #48]	@ (8000a54 <schmidtTrigger+0xd0>)
 8000a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a28:	1c54      	adds	r4, r2, #1
 8000a2a:	f143 0500 	adc.w	r5, r3, #0
 8000a2e:	4b09      	ldr	r3, [pc, #36]	@ (8000a54 <schmidtTrigger+0xd0>)
 8000a30:	e9c3 4500 	strd	r4, r5, [r3]
			STATE_RIGHT = 0;
 8000a34:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <schmidtTrigger+0xcc>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000a3a:	bf00      	nop
 8000a3c:	3714      	adds	r7, #20
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	20000128 	.word	0x20000128
 8000a4c:	20000130 	.word	0x20000130
 8000a50:	2000012c 	.word	0x2000012c
 8000a54:	20000138 	.word	0x20000138

08000a58 <checkSpeedBoundary>:
	}
	// Add a newline character at the end of the CSV line
	*length += sprintf((char*) (buffer + *length), "\n");
}

int checkSpeedBoundary(int speed) {
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
	if (speed > MAX_SPEED) {
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a66:	dd02      	ble.n	8000a6e <checkSpeedBoundary+0x16>
		return MAX_SPEED;
 8000a68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a6c:	e006      	b.n	8000a7c <checkSpeedBoundary+0x24>
	}else if(speed < - MAX_SPEED){
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	f113 1f01 	cmn.w	r3, #65537	@ 0x10001
 8000a74:	dc01      	bgt.n	8000a7a <checkSpeedBoundary+0x22>
		return -MAX_SPEED;
 8000a76:	4b04      	ldr	r3, [pc, #16]	@ (8000a88 <checkSpeedBoundary+0x30>)
 8000a78:	e000      	b.n	8000a7c <checkSpeedBoundary+0x24>
	}else{
		return speed;
 8000a7a:	687b      	ldr	r3, [r7, #4]
	}
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	ffff0000 	.word	0xffff0000

08000a8c <driveLeft>:

void driveLeft(int spd, int direction) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b084      	sub	sp, #16
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
	int speed = checkSpeedBoundary(spd);
 8000a96:	6878      	ldr	r0, [r7, #4]
 8000a98:	f7ff ffde 	bl	8000a58 <checkSpeedBoundary>
 8000a9c:	60f8      	str	r0, [r7, #12]
	if (speed <= 0) {
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	dc0a      	bgt.n	8000aba <driveLeft+0x2e>
		// stop
		HAL_GPIO_WritePin(GPIOA, phase2_L_Pin, GPIO_PIN_RESET);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000aaa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aae:	f002 fb17 	bl	80030e0 <HAL_GPIO_WritePin>
		TIM1->CCR2 = 0;
 8000ab2:	4b10      	ldr	r3, [pc, #64]	@ (8000af4 <driveLeft+0x68>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	639a      	str	r2, [r3, #56]	@ 0x38
		return;
 8000ab8:	e019      	b.n	8000aee <driveLeft+0x62>
	}

	if (direction > 0) {
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	dd0c      	ble.n	8000ada <driveLeft+0x4e>
		//forward
		HAL_GPIO_WritePin(GPIOA, phase2_L_Pin, GPIO_PIN_SET);
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ac6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aca:	f002 fb09 	bl	80030e0 <HAL_GPIO_WritePin>

		TIM1->CCR2 = MAX_SPEED - speed;
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8000ad4:	4b07      	ldr	r3, [pc, #28]	@ (8000af4 <driveLeft+0x68>)
 8000ad6:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ad8:	e009      	b.n	8000aee <driveLeft+0x62>
	} else {
		//reverse
		HAL_GPIO_WritePin(GPIOA, phase2_L_Pin, GPIO_PIN_RESET);
 8000ada:	2200      	movs	r2, #0
 8000adc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ae0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ae4:	f002 fafc 	bl	80030e0 <HAL_GPIO_WritePin>
		TIM1->CCR2 = speed;
 8000ae8:	4a02      	ldr	r2, [pc, #8]	@ (8000af4 <driveLeft+0x68>)
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	6393      	str	r3, [r2, #56]	@ 0x38
	}
}
 8000aee:	3710      	adds	r7, #16
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40012c00 	.word	0x40012c00

08000af8 <driveRight>:

void driveRight(int speed, int direction) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]

	checkSpeedBoundary(speed);
 8000b02:	6878      	ldr	r0, [r7, #4]
 8000b04:	f7ff ffa8 	bl	8000a58 <checkSpeedBoundary>
	if (speed <= 0) {
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	dc08      	bgt.n	8000b20 <driveRight+0x28>
		// stop
		HAL_GPIO_WritePin(GPIOB, phase2_R_Pin, GPIO_PIN_RESET);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2140      	movs	r1, #64	@ 0x40
 8000b12:	4810      	ldr	r0, [pc, #64]	@ (8000b54 <driveRight+0x5c>)
 8000b14:	f002 fae4 	bl	80030e0 <HAL_GPIO_WritePin>

		TIM1->CCR3 = 0;
 8000b18:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <driveRight+0x60>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	63da      	str	r2, [r3, #60]	@ 0x3c
		return;
 8000b1e:	e015      	b.n	8000b4c <driveRight+0x54>
	}

	if (direction > 0) {
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	dd08      	ble.n	8000b38 <driveRight+0x40>
		//forward
		HAL_GPIO_WritePin(GPIOB, phase2_R_Pin, GPIO_PIN_RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	2140      	movs	r1, #64	@ 0x40
 8000b2a:	480a      	ldr	r0, [pc, #40]	@ (8000b54 <driveRight+0x5c>)
 8000b2c:	f002 fad8 	bl	80030e0 <HAL_GPIO_WritePin>

		TIM1->CCR3 = speed;
 8000b30:	4a09      	ldr	r2, [pc, #36]	@ (8000b58 <driveRight+0x60>)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000b36:	e009      	b.n	8000b4c <driveRight+0x54>

	} else {
		//reverse
		HAL_GPIO_WritePin(GPIOB, phase2_R_Pin, GPIO_PIN_SET);
 8000b38:	2201      	movs	r2, #1
 8000b3a:	2140      	movs	r1, #64	@ 0x40
 8000b3c:	4805      	ldr	r0, [pc, #20]	@ (8000b54 <driveRight+0x5c>)
 8000b3e:	f002 facf 	bl	80030e0 <HAL_GPIO_WritePin>

		TIM1->CCR3 = MAX_SPEED - speed;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8000b48:	4b03      	ldr	r3, [pc, #12]	@ (8000b58 <driveRight+0x60>)
 8000b4a:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
}
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	48000400 	.word	0x48000400
 8000b58:	40012c00 	.word	0x40012c00

08000b5c <drive>:

void drive(int speed) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
	if (speed > 0) {
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	dd08      	ble.n	8000b7c <drive+0x20>
		driveRight(speed, 1);
 8000b6a:	2101      	movs	r1, #1
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f7ff ffc3 	bl	8000af8 <driveRight>
		driveLeft(speed, 1);
 8000b72:	2101      	movs	r1, #1
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f7ff ff89 	bl	8000a8c <driveLeft>
	} else {

		driveRight(-speed, 0);
		driveLeft(-speed, 0);
	}
}
 8000b7a:	e00b      	b.n	8000b94 <drive+0x38>
		driveRight(-speed, 0);
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	425b      	negs	r3, r3
 8000b80:	2100      	movs	r1, #0
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff ffb8 	bl	8000af8 <driveRight>
		driveLeft(-speed, 0);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	425b      	negs	r3, r3
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff ff7c 	bl	8000a8c <driveLeft>
}
 8000b94:	bf00      	nop
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <HAL_ADC_ConvCpltCallback>:
//}

volatile uint32_t adc[6];
uint32_t buffer[6];
volatile uint8_t conversion_done_flag = 1;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
 8000b9c:	b480      	push	{r7}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 6; i++) {
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	e00a      	b.n	8000bc0 <HAL_ADC_ConvCpltCallback+0x24>
		adc[i] = buffer[i];
 8000baa:	4a0b      	ldr	r2, [pc, #44]	@ (8000bd8 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bb2:	490a      	ldr	r1, [pc, #40]	@ (8000bdc <HAL_ADC_ConvCpltCallback+0x40>)
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < 6; i++) {
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	2b05      	cmp	r3, #5
 8000bc4:	ddf1      	ble.n	8000baa <HAL_ADC_ConvCpltCallback+0xe>
	}
	conversion_done_flag = 1;
 8000bc6:	4b06      	ldr	r3, [pc, #24]	@ (8000be0 <HAL_ADC_ConvCpltCallback+0x44>)
 8000bc8:	2201      	movs	r2, #1
 8000bca:	701a      	strb	r2, [r3, #0]
}
 8000bcc:	bf00      	nop
 8000bce:	3714      	adds	r7, #20
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr
 8000bd8:	20000158 	.word	0x20000158
 8000bdc:	20000140 	.word	0x20000140
 8000be0:	20000000 	.word	0x20000000

08000be4 <schmidtToCsv>:

void schmidtToCsv() {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b09a      	sub	sp, #104	@ 0x68
 8000be8:	af00      	add	r7, sp, #0
	if (conversion_done_flag) {
 8000bea:	4b11      	ldr	r3, [pc, #68]	@ (8000c30 <schmidtToCsv+0x4c>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d007      	beq.n	8000c04 <schmidtToCsv+0x20>
		conversion_done_flag = 0;
 8000bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c30 <schmidtToCsv+0x4c>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, buffer, 6);
 8000bfa:	2206      	movs	r2, #6
 8000bfc:	490d      	ldr	r1, [pc, #52]	@ (8000c34 <schmidtToCsv+0x50>)
 8000bfe:	480e      	ldr	r0, [pc, #56]	@ (8000c38 <schmidtToCsv+0x54>)
 8000c00:	f000 ff7c 	bl	8001afc <HAL_ADC_Start_DMA>
	}
	// into CSV format
	char string_buf[100];
	uint16_t len = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	807b      	strh	r3, [r7, #2]
	schmidtTrigger(adc);
 8000c08:	480c      	ldr	r0, [pc, #48]	@ (8000c3c <schmidtToCsv+0x58>)
 8000c0a:	f7ff febb 	bl	8000984 <schmidtTrigger>
	format_encoderValue_to_csv(adc, string_buf, &len);
 8000c0e:	1cba      	adds	r2, r7, #2
 8000c10:	1d3b      	adds	r3, r7, #4
 8000c12:	4619      	mov	r1, r3
 8000c14:	4809      	ldr	r0, [pc, #36]	@ (8000c3c <schmidtToCsv+0x58>)
 8000c16:	f7ff fe7b 	bl	8000910 <format_encoderValue_to_csv>

	HAL_UART_Transmit(&huart2, (uint8_t*) string_buf, len, 1000000);
 8000c1a:	887a      	ldrh	r2, [r7, #2]
 8000c1c:	1d39      	adds	r1, r7, #4
 8000c1e:	4b08      	ldr	r3, [pc, #32]	@ (8000c40 <schmidtToCsv+0x5c>)
 8000c20:	4808      	ldr	r0, [pc, #32]	@ (8000c44 <schmidtToCsv+0x60>)
 8000c22:	f004 fc1a 	bl	800545a <HAL_UART_Transmit>
}
 8000c26:	bf00      	nop
 8000c28:	3768      	adds	r7, #104	@ 0x68
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	20000000 	.word	0x20000000
 8000c34:	20000158 	.word	0x20000158
 8000c38:	2000007c 	.word	0x2000007c
 8000c3c:	20000140 	.word	0x20000140
 8000c40:	000f4240 	.word	0x000f4240
 8000c44:	200001d8 	.word	0x200001d8

08000c48 <regulateSpeed>:
	}
}

uint64_t startTime = 0;

void regulateSpeed(int speed, int direction) {
 8000c48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000c4c:	b090      	sub	sp, #64	@ 0x40
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	61f8      	str	r0, [r7, #28]
 8000c52:	61b9      	str	r1, [r7, #24]
	int current_time = HAL_GetTick();
 8000c54:	f000 fc10 	bl	8001478 <HAL_GetTick>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if (current_time - startTime < 500) {
 8000c5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c5e:	17da      	asrs	r2, r3, #31
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	617a      	str	r2, [r7, #20]
 8000c64:	4b36      	ldr	r3, [pc, #216]	@ (8000d40 <regulateSpeed+0xf8>)
 8000c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c6a:	6939      	ldr	r1, [r7, #16]
 8000c6c:	ebb1 0802 	subs.w	r8, r1, r2
 8000c70:	6979      	ldr	r1, [r7, #20]
 8000c72:	eb61 0903 	sbc.w	r9, r1, r3
 8000c76:	f5b8 7ffa 	cmp.w	r8, #500	@ 0x1f4
 8000c7a:	f179 0300 	sbcs.w	r3, r9, #0
 8000c7e:	d358      	bcc.n	8000d32 <regulateSpeed+0xea>
		return;
	}

	int left = numberOfEncoderTicks_LEFT;
 8000c80:	4b30      	ldr	r3, [pc, #192]	@ (8000d44 <regulateSpeed+0xfc>)
 8000c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c86:	4613      	mov	r3, r2
 8000c88:	63bb      	str	r3, [r7, #56]	@ 0x38
	int right = numberOfEncoderTicks_RIGHT;
 8000c8a:	4b2f      	ldr	r3, [pc, #188]	@ (8000d48 <regulateSpeed+0x100>)
 8000c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c90:	4613      	mov	r3, r2
 8000c92:	637b      	str	r3, [r7, #52]	@ 0x34

	int64_t dif = left - right;
 8000c94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	17da      	asrs	r2, r3, #31
 8000c9c:	603b      	str	r3, [r7, #0]
 8000c9e:	607a      	str	r2, [r7, #4]
 8000ca0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ca4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	int64_t difference = dif / 2;
 8000ca8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000cac:	0fd9      	lsrs	r1, r3, #31
 8000cae:	2000      	movs	r0, #0
 8000cb0:	468a      	mov	sl, r1
 8000cb2:	4683      	mov	fp, r0
 8000cb4:	eb1a 0402 	adds.w	r4, sl, r2
 8000cb8:	eb4b 0503 	adc.w	r5, fp, r3
 8000cbc:	f04f 0200 	mov.w	r2, #0
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	0862      	lsrs	r2, r4, #1
 8000cc6:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 8000cca:	106b      	asrs	r3, r5, #1
 8000ccc:	e9c7 2308 	strd	r2, r3, [r7, #32]

	if (difference == 0) {
 8000cd0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	d02e      	beq.n	8000d36 <regulateSpeed+0xee>
		return;
	} else if (difference < 0) { // right is faster
 8000cd8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	da0e      	bge.n	8000cfe <regulateSpeed+0xb6>
		driveLeft(speed - difference, direction);
 8000ce0:	69fa      	ldr	r2, [r7, #28]
 8000ce2:	6a3b      	ldr	r3, [r7, #32]
 8000ce4:	1ad3      	subs	r3, r2, r3
 8000ce6:	69b9      	ldr	r1, [r7, #24]
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff fecf 	bl	8000a8c <driveLeft>
		driveRight(speed + difference, direction);
 8000cee:	6a3a      	ldr	r2, [r7, #32]
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	69b9      	ldr	r1, [r7, #24]
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff fefe 	bl	8000af8 <driveRight>
 8000cfc:	e00d      	b.n	8000d1a <regulateSpeed+0xd2>
	} else { // left is faster
		driveRight(speed + difference, direction);
 8000cfe:	6a3a      	ldr	r2, [r7, #32]
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	4413      	add	r3, r2
 8000d04:	69b9      	ldr	r1, [r7, #24]
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff fef6 	bl	8000af8 <driveRight>
		driveLeft(speed - difference, direction);
 8000d0c:	69fa      	ldr	r2, [r7, #28]
 8000d0e:	6a3b      	ldr	r3, [r7, #32]
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	69b9      	ldr	r1, [r7, #24]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff feb9 	bl	8000a8c <driveLeft>
	}

	startTime = HAL_GetTick();
 8000d1a:	f000 fbad 	bl	8001478 <HAL_GetTick>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2200      	movs	r2, #0
 8000d22:	60bb      	str	r3, [r7, #8]
 8000d24:	60fa      	str	r2, [r7, #12]
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <regulateSpeed+0xf8>)
 8000d28:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000d2c:	e9c3 1200 	strd	r1, r2, [r3]
 8000d30:	e002      	b.n	8000d38 <regulateSpeed+0xf0>
		return;
 8000d32:	bf00      	nop
 8000d34:	e000      	b.n	8000d38 <regulateSpeed+0xf0>
		return;
 8000d36:	bf00      	nop
}
 8000d38:	3740      	adds	r7, #64	@ 0x40
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000d40:	20000180 	.word	0x20000180
 8000d44:	20000130 	.word	0x20000130
 8000d48:	20000138 	.word	0x20000138

08000d4c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000d4c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000d50:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000d52:	f000 fb28 	bl	80013a6 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000d56:	f000 f845 	bl	8000de4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000d5a:	f7ff fd69 	bl	8000830 <MX_GPIO_Init>
	MX_DMA_Init();
 8000d5e:	f7ff fd49 	bl	80007f4 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000d62:	f000 fa5d 	bl	8001220 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8000d66:	f7ff fbfb 	bl	8000560 <MX_ADC1_Init>
	MX_TIM1_Init();
 8000d6a:	f000 f949 	bl	8001000 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */

	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000d6e:	2104      	movs	r1, #4
 8000d70:	4817      	ldr	r0, [pc, #92]	@ (8000dd0 <main+0x84>)
 8000d72:	f004 f983 	bl	800507c <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8000d76:	2108      	movs	r1, #8
 8000d78:	4815      	ldr	r0, [pc, #84]	@ (8000dd0 <main+0x84>)
 8000d7a:	f004 f97f 	bl	800507c <HAL_TIMEx_PWMN_Start>

//	Assignment 5 Question 1
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000d7e:	217f      	movs	r1, #127	@ 0x7f
 8000d80:	4814      	ldr	r0, [pc, #80]	@ (8000dd4 <main+0x88>)
 8000d82:	f001 fcd9 	bl	8002738 <HAL_ADCEx_Calibration_Start>

// 	Assignment 5 Question 4.4
// 	init taskLED_timeout and taskLED_state
	taskLED_state = eStateA;
 8000d86:	4b14      	ldr	r3, [pc, #80]	@ (8000dd8 <main+0x8c>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	701a      	strb	r2, [r3, #0]
	taskLED_timeout = HAL_GetTick() + 500;
 8000d8c:	f000 fb74 	bl	8001478 <HAL_GetTick>
 8000d90:	4603      	mov	r3, r0
 8000d92:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000d96:	2200      	movs	r2, #0
 8000d98:	4698      	mov	r8, r3
 8000d9a:	4691      	mov	r9, r2
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ddc <main+0x90>)
 8000d9e:	e9c3 8900 	strd	r8, r9, [r3]

	drive(MAX_SPEED / 2);
 8000da2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000da6:	f7ff fed9 	bl	8000b5c <drive>
//	driveLeft(MAX_SPEED / 2, 1);
	startTime = HAL_GetTick();
 8000daa:	f000 fb65 	bl	8001478 <HAL_GetTick>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2200      	movs	r2, #0
 8000db2:	461c      	mov	r4, r3
 8000db4:	4615      	mov	r5, r2
 8000db6:	4b0a      	ldr	r3, [pc, #40]	@ (8000de0 <main+0x94>)
 8000db8:	e9c3 4500 	strd	r4, r5, [r3]

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		schmidtToCsv();
 8000dbc:	f7ff ff12 	bl	8000be4 <schmidtToCsv>
		regulateSpeed(MAX_SPEED / 2, 1);
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000dc6:	f7ff ff3f 	bl	8000c48 <regulateSpeed>
		schmidtToCsv();
 8000dca:	bf00      	nop
 8000dcc:	e7f6      	b.n	8000dbc <main+0x70>
 8000dce:	bf00      	nop
 8000dd0:	2000018c 	.word	0x2000018c
 8000dd4:	2000007c 	.word	0x2000007c
 8000dd8:	20000170 	.word	0x20000170
 8000ddc:	20000178 	.word	0x20000178
 8000de0:	20000180 	.word	0x20000180

08000de4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b096      	sub	sp, #88	@ 0x58
 8000de8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000dea:	f107 0314 	add.w	r3, r7, #20
 8000dee:	2244      	movs	r2, #68	@ 0x44
 8000df0:	2100      	movs	r1, #0
 8000df2:	4618      	mov	r0, r3
 8000df4:	f004 ffc0 	bl	8005d78 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000df8:	463b      	mov	r3, r7
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
 8000e04:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e06:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e0a:	f002 f99f 	bl	800314c <HAL_PWREx_ControlVoltageScaling>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 8000e14:	f000 f848 	bl	8000ea8 <Error_Handler>
	}

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8000e18:	f002 f97a 	bl	8003110 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000e1c:	4b21      	ldr	r3, [pc, #132]	@ (8000ea4 <SystemClock_Config+0xc0>)
 8000e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e22:	4a20      	ldr	r2, [pc, #128]	@ (8000ea4 <SystemClock_Config+0xc0>)
 8000e24:	f023 0318 	bic.w	r3, r3, #24
 8000e28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE
 8000e2c:	2314      	movs	r3, #20
 8000e2e:	617b      	str	r3, [r7, #20]
			| RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000e30:	2301      	movs	r3, #1
 8000e32:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000e34:	2301      	movs	r3, #1
 8000e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000e3c:	2360      	movs	r3, #96	@ 0x60
 8000e3e:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e40:	2302      	movs	r3, #2
 8000e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000e44:	2301      	movs	r3, #1
 8000e46:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 16;
 8000e4c:	2310      	movs	r3, #16
 8000e4e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000e50:	2307      	movs	r3, #7
 8000e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e54:	2302      	movs	r3, #2
 8000e56:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	4618      	mov	r0, r3
 8000e62:	f002 f9c9 	bl	80031f8 <HAL_RCC_OscConfig>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <SystemClock_Config+0x8c>
		Error_Handler();
 8000e6c:	f000 f81c 	bl	8000ea8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000e70:	230f      	movs	r3, #15
 8000e72:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e74:	2303      	movs	r3, #3
 8000e76:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e80:	2300      	movs	r3, #0
 8000e82:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000e84:	463b      	mov	r3, r7
 8000e86:	2101      	movs	r1, #1
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f002 fdc9 	bl	8003a20 <HAL_RCC_ClockConfig>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <SystemClock_Config+0xb4>
		Error_Handler();
 8000e94:	f000 f808 	bl	8000ea8 <Error_Handler>
	}

	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 8000e98:	f003 f9dc 	bl	8004254 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000e9c:	bf00      	nop
 8000e9e:	3758      	adds	r7, #88	@ 0x58
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40021000 	.word	0x40021000

08000ea8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eac:	b672      	cpsid	i
}
 8000eae:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <Error_Handler+0x8>

08000eb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eba:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ebe:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed2:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed6:	4a08      	ldr	r2, [pc, #32]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000edc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ede:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee6:	603b      	str	r3, [r7, #0]
 8000ee8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	40021000 	.word	0x40021000

08000efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f00:	bf00      	nop
 8000f02:	e7fd      	b.n	8000f00 <NMI_Handler+0x4>

08000f04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <HardFault_Handler+0x4>

08000f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <MemManage_Handler+0x4>

08000f14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <BusFault_Handler+0x4>

08000f1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <UsageFault_Handler+0x4>

08000f24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr

08000f32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f52:	f000 fa7d 	bl	8001450 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
	...

08000f5c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000f60:	4802      	ldr	r0, [pc, #8]	@ (8000f6c <DMA1_Channel1_IRQHandler+0x10>)
 8000f62:	f001 fe73 	bl	8002c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	200000e0 	.word	0x200000e0

08000f70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f78:	4a14      	ldr	r2, [pc, #80]	@ (8000fcc <_sbrk+0x5c>)
 8000f7a:	4b15      	ldr	r3, [pc, #84]	@ (8000fd0 <_sbrk+0x60>)
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f84:	4b13      	ldr	r3, [pc, #76]	@ (8000fd4 <_sbrk+0x64>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d102      	bne.n	8000f92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f8c:	4b11      	ldr	r3, [pc, #68]	@ (8000fd4 <_sbrk+0x64>)
 8000f8e:	4a12      	ldr	r2, [pc, #72]	@ (8000fd8 <_sbrk+0x68>)
 8000f90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f92:	4b10      	ldr	r3, [pc, #64]	@ (8000fd4 <_sbrk+0x64>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4413      	add	r3, r2
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d207      	bcs.n	8000fb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fa0:	f004 fef2 	bl	8005d88 <__errno>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	220c      	movs	r2, #12
 8000fa8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000faa:	f04f 33ff 	mov.w	r3, #4294967295
 8000fae:	e009      	b.n	8000fc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fb0:	4b08      	ldr	r3, [pc, #32]	@ (8000fd4 <_sbrk+0x64>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fb6:	4b07      	ldr	r3, [pc, #28]	@ (8000fd4 <_sbrk+0x64>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	4a05      	ldr	r2, [pc, #20]	@ (8000fd4 <_sbrk+0x64>)
 8000fc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fc2:	68fb      	ldr	r3, [r7, #12]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3718      	adds	r7, #24
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	20010000 	.word	0x20010000
 8000fd0:	00000400 	.word	0x00000400
 8000fd4:	20000188 	.word	0x20000188
 8000fd8:	200003a8 	.word	0x200003a8

08000fdc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000fe0:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <SystemInit+0x20>)
 8000fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fe6:	4a05      	ldr	r2, [pc, #20]	@ (8000ffc <SystemInit+0x20>)
 8000fe8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	e000ed00 	.word	0xe000ed00

08001000 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b09a      	sub	sp, #104	@ 0x68
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001006:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001014:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001020:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
 800102c:	60da      	str	r2, [r3, #12]
 800102e:	611a      	str	r2, [r3, #16]
 8001030:	615a      	str	r2, [r3, #20]
 8001032:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001034:	1d3b      	adds	r3, r7, #4
 8001036:	222c      	movs	r2, #44	@ 0x2c
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f004 fe9c 	bl	8005d78 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001040:	4b49      	ldr	r3, [pc, #292]	@ (8001168 <MX_TIM1_Init+0x168>)
 8001042:	4a4a      	ldr	r2, [pc, #296]	@ (800116c <MX_TIM1_Init+0x16c>)
 8001044:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001046:	4b48      	ldr	r3, [pc, #288]	@ (8001168 <MX_TIM1_Init+0x168>)
 8001048:	2200      	movs	r2, #0
 800104a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800104c:	4b46      	ldr	r3, [pc, #280]	@ (8001168 <MX_TIM1_Init+0x168>)
 800104e:	2200      	movs	r2, #0
 8001050:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001052:	4b45      	ldr	r3, [pc, #276]	@ (8001168 <MX_TIM1_Init+0x168>)
 8001054:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001058:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800105a:	4b43      	ldr	r3, [pc, #268]	@ (8001168 <MX_TIM1_Init+0x168>)
 800105c:	2200      	movs	r2, #0
 800105e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001060:	4b41      	ldr	r3, [pc, #260]	@ (8001168 <MX_TIM1_Init+0x168>)
 8001062:	2200      	movs	r2, #0
 8001064:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001066:	4b40      	ldr	r3, [pc, #256]	@ (8001168 <MX_TIM1_Init+0x168>)
 8001068:	2280      	movs	r2, #128	@ 0x80
 800106a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800106c:	483e      	ldr	r0, [pc, #248]	@ (8001168 <MX_TIM1_Init+0x168>)
 800106e:	f003 f9f3 	bl	8004458 <HAL_TIM_Base_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001078:	f7ff ff16 	bl	8000ea8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800107c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001080:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001082:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001086:	4619      	mov	r1, r3
 8001088:	4837      	ldr	r0, [pc, #220]	@ (8001168 <MX_TIM1_Init+0x168>)
 800108a:	f003 fbb1 	bl	80047f0 <HAL_TIM_ConfigClockSource>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001094:	f7ff ff08 	bl	8000ea8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001098:	4833      	ldr	r0, [pc, #204]	@ (8001168 <MX_TIM1_Init+0x168>)
 800109a:	f003 fa34 	bl	8004506 <HAL_TIM_PWM_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80010a4:	f7ff ff00 	bl	8000ea8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010a8:	2300      	movs	r3, #0
 80010aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010ac:	2300      	movs	r3, #0
 80010ae:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010b0:	2300      	movs	r3, #0
 80010b2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010b4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80010b8:	4619      	mov	r1, r3
 80010ba:	482b      	ldr	r0, [pc, #172]	@ (8001168 <MX_TIM1_Init+0x168>)
 80010bc:	f004 f87c 	bl	80051b8 <HAL_TIMEx_MasterConfigSynchronization>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80010c6:	f7ff feef 	bl	8000ea8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010ca:	2360      	movs	r3, #96	@ 0x60
 80010cc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010d2:	2300      	movs	r3, #0
 80010d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010d6:	2300      	movs	r3, #0
 80010d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010da:	2300      	movs	r3, #0
 80010dc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010de:	2300      	movs	r3, #0
 80010e0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010e2:	2300      	movs	r3, #0
 80010e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010ea:	2204      	movs	r2, #4
 80010ec:	4619      	mov	r1, r3
 80010ee:	481e      	ldr	r0, [pc, #120]	@ (8001168 <MX_TIM1_Init+0x168>)
 80010f0:	f003 fa6a 	bl	80045c8 <HAL_TIM_PWM_ConfigChannel>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80010fa:	f7ff fed5 	bl	8000ea8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010fe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001102:	2208      	movs	r2, #8
 8001104:	4619      	mov	r1, r3
 8001106:	4818      	ldr	r0, [pc, #96]	@ (8001168 <MX_TIM1_Init+0x168>)
 8001108:	f003 fa5e 	bl	80045c8 <HAL_TIM_PWM_ConfigChannel>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001112:	f7ff fec9 	bl	8000ea8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001116:	2300      	movs	r3, #0
 8001118:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800111a:	2300      	movs	r3, #0
 800111c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800112a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800112e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001134:	2300      	movs	r3, #0
 8001136:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001138:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800113c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800113e:	2300      	movs	r3, #0
 8001140:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001142:	2300      	movs	r3, #0
 8001144:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	4619      	mov	r1, r3
 800114a:	4807      	ldr	r0, [pc, #28]	@ (8001168 <MX_TIM1_Init+0x168>)
 800114c:	f004 f89a 	bl	8005284 <HAL_TIMEx_ConfigBreakDeadTime>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001156:	f7ff fea7 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800115a:	4803      	ldr	r0, [pc, #12]	@ (8001168 <MX_TIM1_Init+0x168>)
 800115c:	f000 f828 	bl	80011b0 <HAL_TIM_MspPostInit>

}
 8001160:	bf00      	nop
 8001162:	3768      	adds	r7, #104	@ 0x68
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	2000018c 	.word	0x2000018c
 800116c:	40012c00 	.word	0x40012c00

08001170 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a0a      	ldr	r2, [pc, #40]	@ (80011a8 <HAL_TIM_Base_MspInit+0x38>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d10b      	bne.n	800119a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001182:	4b0a      	ldr	r3, [pc, #40]	@ (80011ac <HAL_TIM_Base_MspInit+0x3c>)
 8001184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001186:	4a09      	ldr	r2, [pc, #36]	@ (80011ac <HAL_TIM_Base_MspInit+0x3c>)
 8001188:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800118c:	6613      	str	r3, [r2, #96]	@ 0x60
 800118e:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <HAL_TIM_Base_MspInit+0x3c>)
 8001190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001192:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800119a:	bf00      	nop
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	40012c00 	.word	0x40012c00
 80011ac:	40021000 	.word	0x40021000

080011b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b088      	sub	sp, #32
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b8:	f107 030c 	add.w	r3, r7, #12
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
 80011c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a11      	ldr	r2, [pc, #68]	@ (8001214 <HAL_TIM_MspPostInit+0x64>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d11b      	bne.n	800120a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d2:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <HAL_TIM_MspPostInit+0x68>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d6:	4a10      	ldr	r2, [pc, #64]	@ (8001218 <HAL_TIM_MspPostInit+0x68>)
 80011d8:	f043 0302 	orr.w	r3, r3, #2
 80011dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011de:	4b0e      	ldr	r3, [pc, #56]	@ (8001218 <HAL_TIM_MspPostInit+0x68>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	60bb      	str	r3, [r7, #8]
 80011e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB0     ------> TIM1_CH2N
    PB1     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = Phase1_L_CH2N_Pin|Phase1_R_CH3N_Pin;
 80011ea:	2303      	movs	r3, #3
 80011ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ee:	2302      	movs	r3, #2
 80011f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f6:	2300      	movs	r3, #0
 80011f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80011fa:	2301      	movs	r3, #1
 80011fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	4619      	mov	r1, r3
 8001204:	4805      	ldr	r0, [pc, #20]	@ (800121c <HAL_TIM_MspPostInit+0x6c>)
 8001206:	f001 fe01 	bl	8002e0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800120a:	bf00      	nop
 800120c:	3720      	adds	r7, #32
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40012c00 	.word	0x40012c00
 8001218:	40021000 	.word	0x40021000
 800121c:	48000400 	.word	0x48000400

08001220 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 1 */


  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001224:	4b14      	ldr	r3, [pc, #80]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001226:	4a15      	ldr	r2, [pc, #84]	@ (800127c <MX_USART2_UART_Init+0x5c>)
 8001228:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800122a:	4b13      	ldr	r3, [pc, #76]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 800122c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001230:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001232:	4b11      	ldr	r3, [pc, #68]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001238:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 800123a:	2200      	movs	r2, #0
 800123c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800123e:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001244:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001246:	220c      	movs	r2, #12
 8001248:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124a:	4b0b      	ldr	r3, [pc, #44]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001256:	4b08      	ldr	r3, [pc, #32]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001258:	2200      	movs	r2, #0
 800125a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800125c:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 800125e:	2200      	movs	r2, #0
 8001260:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001262:	4805      	ldr	r0, [pc, #20]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001264:	f004 f8ab 	bl	80053be <HAL_UART_Init>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800126e:	f7ff fe1b 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	200001d8 	.word	0x200001d8
 800127c:	40004400 	.word	0x40004400

08001280 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b09e      	sub	sp, #120	@ 0x78
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
 8001296:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001298:	f107 0310 	add.w	r3, r7, #16
 800129c:	2254      	movs	r2, #84	@ 0x54
 800129e:	2100      	movs	r1, #0
 80012a0:	4618      	mov	r0, r3
 80012a2:	f004 fd69 	bl	8005d78 <memset>
  if(uartHandle->Instance==USART2)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a28      	ldr	r2, [pc, #160]	@ (800134c <HAL_UART_MspInit+0xcc>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d148      	bne.n	8001342 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012b0:	2302      	movs	r3, #2
 80012b2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80012b4:	2300      	movs	r3, #0
 80012b6:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b8:	f107 0310 	add.w	r3, r7, #16
 80012bc:	4618      	mov	r0, r3
 80012be:	f002 fdd3 	bl	8003e68 <HAL_RCCEx_PeriphCLKConfig>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012c8:	f7ff fdee 	bl	8000ea8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012cc:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <HAL_UART_MspInit+0xd0>)
 80012ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012d0:	4a1f      	ldr	r2, [pc, #124]	@ (8001350 <HAL_UART_MspInit+0xd0>)
 80012d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80012d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001350 <HAL_UART_MspInit+0xd0>)
 80012da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e0:	60fb      	str	r3, [r7, #12]
 80012e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001350 <HAL_UART_MspInit+0xd0>)
 80012e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e8:	4a19      	ldr	r2, [pc, #100]	@ (8001350 <HAL_UART_MspInit+0xd0>)
 80012ea:	f043 0301 	orr.w	r3, r3, #1
 80012ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012f0:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <HAL_UART_MspInit+0xd0>)
 80012f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f4:	f003 0301 	and.w	r3, r3, #1
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80012fc:	2304      	movs	r3, #4
 80012fe:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001300:	2302      	movs	r3, #2
 8001302:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001308:	2303      	movs	r3, #3
 800130a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800130c:	2307      	movs	r3, #7
 800130e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001310:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001314:	4619      	mov	r1, r3
 8001316:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800131a:	f001 fd77 	bl	8002e0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800131e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001322:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001324:	2302      	movs	r3, #2
 8001326:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800132c:	2303      	movs	r3, #3
 800132e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001330:	2303      	movs	r3, #3
 8001332:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001334:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001338:	4619      	mov	r1, r3
 800133a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800133e:	f001 fd65 	bl	8002e0c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001342:	bf00      	nop
 8001344:	3778      	adds	r7, #120	@ 0x78
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	40004400 	.word	0x40004400
 8001350:	40021000 	.word	0x40021000

08001354 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001354:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800138c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001358:	f7ff fe40 	bl	8000fdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800135c:	480c      	ldr	r0, [pc, #48]	@ (8001390 <LoopForever+0x6>)
  ldr r1, =_edata
 800135e:	490d      	ldr	r1, [pc, #52]	@ (8001394 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001360:	4a0d      	ldr	r2, [pc, #52]	@ (8001398 <LoopForever+0xe>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001364:	e002      	b.n	800136c <LoopCopyDataInit>

08001366 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001366:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001368:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800136a:	3304      	adds	r3, #4

0800136c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800136c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800136e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001370:	d3f9      	bcc.n	8001366 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001372:	4a0a      	ldr	r2, [pc, #40]	@ (800139c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001374:	4c0a      	ldr	r4, [pc, #40]	@ (80013a0 <LoopForever+0x16>)
  movs r3, #0
 8001376:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001378:	e001      	b.n	800137e <LoopFillZerobss>

0800137a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800137a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800137c:	3204      	adds	r2, #4

0800137e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800137e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001380:	d3fb      	bcc.n	800137a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001382:	f004 fd07 	bl	8005d94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001386:	f7ff fce1 	bl	8000d4c <main>

0800138a <LoopForever>:

LoopForever:
    b LoopForever
 800138a:	e7fe      	b.n	800138a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800138c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001394:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001398:	08006738 	.word	0x08006738
  ldr r2, =_sbss
 800139c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80013a0:	200003a8 	.word	0x200003a8

080013a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013a4:	e7fe      	b.n	80013a4 <ADC1_IRQHandler>

080013a6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b082      	sub	sp, #8
 80013aa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013ac:	2300      	movs	r3, #0
 80013ae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013b0:	2003      	movs	r0, #3
 80013b2:	f001 faf1 	bl	8002998 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013b6:	2000      	movs	r0, #0
 80013b8:	f000 f80e 	bl	80013d8 <HAL_InitTick>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d002      	beq.n	80013c8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	71fb      	strb	r3, [r7, #7]
 80013c6:	e001      	b.n	80013cc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013c8:	f7ff fd74 	bl	8000eb4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013cc:	79fb      	ldrb	r3, [r7, #7]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80013e4:	4b17      	ldr	r3, [pc, #92]	@ (8001444 <HAL_InitTick+0x6c>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d023      	beq.n	8001434 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80013ec:	4b16      	ldr	r3, [pc, #88]	@ (8001448 <HAL_InitTick+0x70>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	4b14      	ldr	r3, [pc, #80]	@ (8001444 <HAL_InitTick+0x6c>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	4619      	mov	r1, r3
 80013f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80013fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001402:	4618      	mov	r0, r3
 8001404:	f001 fafd 	bl	8002a02 <HAL_SYSTICK_Config>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d10f      	bne.n	800142e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2b0f      	cmp	r3, #15
 8001412:	d809      	bhi.n	8001428 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001414:	2200      	movs	r2, #0
 8001416:	6879      	ldr	r1, [r7, #4]
 8001418:	f04f 30ff 	mov.w	r0, #4294967295
 800141c:	f001 fac7 	bl	80029ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001420:	4a0a      	ldr	r2, [pc, #40]	@ (800144c <HAL_InitTick+0x74>)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6013      	str	r3, [r2, #0]
 8001426:	e007      	b.n	8001438 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	73fb      	strb	r3, [r7, #15]
 800142c:	e004      	b.n	8001438 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	73fb      	strb	r3, [r7, #15]
 8001432:	e001      	b.n	8001438 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001438:	7bfb      	ldrb	r3, [r7, #15]
}
 800143a:	4618      	mov	r0, r3
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	2000000c 	.word	0x2000000c
 8001448:	20000004 	.word	0x20000004
 800144c:	20000008 	.word	0x20000008

08001450 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001454:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <HAL_IncTick+0x20>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	461a      	mov	r2, r3
 800145a:	4b06      	ldr	r3, [pc, #24]	@ (8001474 <HAL_IncTick+0x24>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4413      	add	r3, r2
 8001460:	4a04      	ldr	r2, [pc, #16]	@ (8001474 <HAL_IncTick+0x24>)
 8001462:	6013      	str	r3, [r2, #0]
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	2000000c 	.word	0x2000000c
 8001474:	2000025c 	.word	0x2000025c

08001478 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  return uwTick;
 800147c:	4b03      	ldr	r3, [pc, #12]	@ (800148c <HAL_GetTick+0x14>)
 800147e:	681b      	ldr	r3, [r3, #0]
}
 8001480:	4618      	mov	r0, r3
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	2000025c 	.word	0x2000025c

08001490 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	431a      	orrs	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	609a      	str	r2, [r3, #8]
}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80014b6:	b480      	push	{r7}
 80014b8:	b083      	sub	sp, #12
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
 80014be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	431a      	orrs	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	609a      	str	r2, [r3, #8]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b087      	sub	sp, #28
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
 8001504:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	3360      	adds	r3, #96	@ 0x60
 800150a:	461a      	mov	r2, r3
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	4413      	add	r3, r2
 8001512:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	4b08      	ldr	r3, [pc, #32]	@ (800153c <LL_ADC_SetOffset+0x44>)
 800151a:	4013      	ands	r3, r2
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001522:	683a      	ldr	r2, [r7, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	4313      	orrs	r3, r2
 8001528:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001530:	bf00      	nop
 8001532:	371c      	adds	r7, #28
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	03fff000 	.word	0x03fff000

08001540 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001540:	b480      	push	{r7}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	3360      	adds	r3, #96	@ 0x60
 800154e:	461a      	mov	r2, r3
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4413      	add	r3, r2
 8001556:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001560:	4618      	mov	r0, r3
 8001562:	3714      	adds	r7, #20
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800156c:	b480      	push	{r7}
 800156e:	b087      	sub	sp, #28
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	60b9      	str	r1, [r7, #8]
 8001576:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	3360      	adds	r3, #96	@ 0x60
 800157c:	461a      	mov	r2, r3
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	431a      	orrs	r2, r3
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001596:	bf00      	nop
 8001598:	371c      	adds	r7, #28
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80015a2:	b480      	push	{r7}
 80015a4:	b083      	sub	sp, #12
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80015b6:	2301      	movs	r3, #1
 80015b8:	e000      	b.n	80015bc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b087      	sub	sp, #28
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	3330      	adds	r3, #48	@ 0x30
 80015d8:	461a      	mov	r2, r3
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	0a1b      	lsrs	r3, r3, #8
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	f003 030c 	and.w	r3, r3, #12
 80015e4:	4413      	add	r3, r2
 80015e6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	f003 031f 	and.w	r3, r3, #31
 80015f2:	211f      	movs	r1, #31
 80015f4:	fa01 f303 	lsl.w	r3, r1, r3
 80015f8:	43db      	mvns	r3, r3
 80015fa:	401a      	ands	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	0e9b      	lsrs	r3, r3, #26
 8001600:	f003 011f 	and.w	r1, r3, #31
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	f003 031f 	and.w	r3, r3, #31
 800160a:	fa01 f303 	lsl.w	r3, r1, r3
 800160e:	431a      	orrs	r2, r3
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001614:	bf00      	nop
 8001616:	371c      	adds	r7, #28
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001620:	b480      	push	{r7}
 8001622:	b087      	sub	sp, #28
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	3314      	adds	r3, #20
 8001630:	461a      	mov	r2, r3
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	0e5b      	lsrs	r3, r3, #25
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	4413      	add	r3, r2
 800163e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	0d1b      	lsrs	r3, r3, #20
 8001648:	f003 031f 	and.w	r3, r3, #31
 800164c:	2107      	movs	r1, #7
 800164e:	fa01 f303 	lsl.w	r3, r1, r3
 8001652:	43db      	mvns	r3, r3
 8001654:	401a      	ands	r2, r3
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	0d1b      	lsrs	r3, r3, #20
 800165a:	f003 031f 	and.w	r3, r3, #31
 800165e:	6879      	ldr	r1, [r7, #4]
 8001660:	fa01 f303 	lsl.w	r3, r1, r3
 8001664:	431a      	orrs	r2, r3
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800166a:	bf00      	nop
 800166c:	371c      	adds	r7, #28
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
	...

08001678 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001690:	43db      	mvns	r3, r3
 8001692:	401a      	ands	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f003 0318 	and.w	r3, r3, #24
 800169a:	4908      	ldr	r1, [pc, #32]	@ (80016bc <LL_ADC_SetChannelSingleDiff+0x44>)
 800169c:	40d9      	lsrs	r1, r3
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	400b      	ands	r3, r1
 80016a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016a6:	431a      	orrs	r2, r3
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80016ae:	bf00      	nop
 80016b0:	3714      	adds	r7, #20
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	0007ffff 	.word	0x0007ffff

080016c0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80016d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	6093      	str	r3, [r2, #8]
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80016f8:	d101      	bne.n	80016fe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80016fa:	2301      	movs	r3, #1
 80016fc:	e000      	b.n	8001700 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80016fe:	2300      	movs	r3, #0
}
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800171c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001720:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001744:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001748:	d101      	bne.n	800174e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800174a:	2301      	movs	r3, #1
 800174c:	e000      	b.n	8001750 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800174e:	2300      	movs	r3, #0
}
 8001750:	4618      	mov	r0, r3
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800176c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001770:	f043 0201 	orr.w	r2, r3, #1
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001794:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001798:	f043 0202 	orr.w	r2, r3, #2
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	f003 0301 	and.w	r3, r3, #1
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d101      	bne.n	80017c4 <LL_ADC_IsEnabled+0x18>
 80017c0:	2301      	movs	r3, #1
 80017c2:	e000      	b.n	80017c6 <LL_ADC_IsEnabled+0x1a>
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80017d2:	b480      	push	{r7}
 80017d4:	b083      	sub	sp, #12
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	f003 0302 	and.w	r3, r3, #2
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d101      	bne.n	80017ea <LL_ADC_IsDisableOngoing+0x18>
 80017e6:	2301      	movs	r3, #1
 80017e8:	e000      	b.n	80017ec <LL_ADC_IsDisableOngoing+0x1a>
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001808:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800180c:	f043 0204 	orr.w	r2, r3, #4
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f003 0304 	and.w	r3, r3, #4
 8001830:	2b04      	cmp	r3, #4
 8001832:	d101      	bne.n	8001838 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001834:	2301      	movs	r3, #1
 8001836:	e000      	b.n	800183a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001846:	b480      	push	{r7}
 8001848:	b083      	sub	sp, #12
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f003 0308 	and.w	r3, r3, #8
 8001856:	2b08      	cmp	r3, #8
 8001858:	d101      	bne.n	800185e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800185a:	2301      	movs	r3, #1
 800185c:	e000      	b.n	8001860 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001874:	2300      	movs	r3, #0
 8001876:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001878:	2300      	movs	r3, #0
 800187a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e12c      	b.n	8001ae0 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	691b      	ldr	r3, [r3, #16]
 800188a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001890:	2b00      	cmp	r3, #0
 8001892:	d109      	bne.n	80018a8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7fe ff19 	bl	80006cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff ff19 	bl	80016e4 <LL_ADC_IsDeepPowerDownEnabled>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d004      	beq.n	80018c2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff feff 	bl	80016c0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff ff34 	bl	8001734 <LL_ADC_IsInternalRegulatorEnabled>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d115      	bne.n	80018fe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff ff18 	bl	800170c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80018dc:	4b82      	ldr	r3, [pc, #520]	@ (8001ae8 <HAL_ADC_Init+0x27c>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	099b      	lsrs	r3, r3, #6
 80018e2:	4a82      	ldr	r2, [pc, #520]	@ (8001aec <HAL_ADC_Init+0x280>)
 80018e4:	fba2 2303 	umull	r2, r3, r2, r3
 80018e8:	099b      	lsrs	r3, r3, #6
 80018ea:	3301      	adds	r3, #1
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80018f0:	e002      	b.n	80018f8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	3b01      	subs	r3, #1
 80018f6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f9      	bne.n	80018f2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff ff16 	bl	8001734 <LL_ADC_IsInternalRegulatorEnabled>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d10d      	bne.n	800192a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001912:	f043 0210 	orr.w	r2, r3, #16
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191e:	f043 0201 	orr.w	r2, r3, #1
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff ff76 	bl	8001820 <LL_ADC_REG_IsConversionOngoing>
 8001934:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800193a:	f003 0310 	and.w	r3, r3, #16
 800193e:	2b00      	cmp	r3, #0
 8001940:	f040 80c5 	bne.w	8001ace <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	2b00      	cmp	r3, #0
 8001948:	f040 80c1 	bne.w	8001ace <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001950:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001954:	f043 0202 	orr.w	r2, r3, #2
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff ff23 	bl	80017ac <LL_ADC_IsEnabled>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d10b      	bne.n	8001984 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800196c:	4860      	ldr	r0, [pc, #384]	@ (8001af0 <HAL_ADC_Init+0x284>)
 800196e:	f7ff ff1d 	bl	80017ac <LL_ADC_IsEnabled>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d105      	bne.n	8001984 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	4619      	mov	r1, r3
 800197e:	485d      	ldr	r0, [pc, #372]	@ (8001af4 <HAL_ADC_Init+0x288>)
 8001980:	f7ff fd86 	bl	8001490 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	7e5b      	ldrb	r3, [r3, #25]
 8001988:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800198e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001994:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800199a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019a2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019a4:	4313      	orrs	r3, r2
 80019a6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d106      	bne.n	80019c0 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b6:	3b01      	subs	r3, #1
 80019b8:	045b      	lsls	r3, r3, #17
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	4313      	orrs	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d009      	beq.n	80019dc <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019cc:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019d4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80019d6:	69ba      	ldr	r2, [r7, #24]
 80019d8:	4313      	orrs	r3, r2
 80019da:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	68da      	ldr	r2, [r3, #12]
 80019e2:	4b45      	ldr	r3, [pc, #276]	@ (8001af8 <HAL_ADC_Init+0x28c>)
 80019e4:	4013      	ands	r3, r2
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	6812      	ldr	r2, [r2, #0]
 80019ea:	69b9      	ldr	r1, [r7, #24]
 80019ec:	430b      	orrs	r3, r1
 80019ee:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff13 	bl	8001820 <LL_ADC_REG_IsConversionOngoing>
 80019fa:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff ff20 	bl	8001846 <LL_ADC_INJ_IsConversionOngoing>
 8001a06:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d13d      	bne.n	8001a8a <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d13a      	bne.n	8001a8a <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a18:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001a20:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a22:	4313      	orrs	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001a30:	f023 0302 	bic.w	r3, r3, #2
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	6812      	ldr	r2, [r2, #0]
 8001a38:	69b9      	ldr	r1, [r7, #24]
 8001a3a:	430b      	orrs	r3, r1
 8001a3c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d118      	bne.n	8001a7a <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001a52:	f023 0304 	bic.w	r3, r3, #4
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001a5e:	4311      	orrs	r1, r2
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001a64:	4311      	orrs	r1, r2
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f042 0201 	orr.w	r2, r2, #1
 8001a76:	611a      	str	r2, [r3, #16]
 8001a78:	e007      	b.n	8001a8a <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	691a      	ldr	r2, [r3, #16]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0201 	bic.w	r2, r2, #1
 8001a88:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d10c      	bne.n	8001aac <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a98:	f023 010f 	bic.w	r1, r3, #15
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	69db      	ldr	r3, [r3, #28]
 8001aa0:	1e5a      	subs	r2, r3, #1
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	631a      	str	r2, [r3, #48]	@ 0x30
 8001aaa:	e007      	b.n	8001abc <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f022 020f 	bic.w	r2, r2, #15
 8001aba:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ac0:	f023 0303 	bic.w	r3, r3, #3
 8001ac4:	f043 0201 	orr.w	r2, r3, #1
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	655a      	str	r2, [r3, #84]	@ 0x54
 8001acc:	e007      	b.n	8001ade <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ad2:	f043 0210 	orr.w	r2, r3, #16
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ade:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3720      	adds	r7, #32
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20000004 	.word	0x20000004
 8001aec:	053e2d63 	.word	0x053e2d63
 8001af0:	50040000 	.word	0x50040000
 8001af4:	50040300 	.word	0x50040300
 8001af8:	fff0c007 	.word	0xfff0c007

08001afc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff fe87 	bl	8001820 <LL_ADC_REG_IsConversionOngoing>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d167      	bne.n	8001be8 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d101      	bne.n	8001b26 <HAL_ADC_Start_DMA+0x2a>
 8001b22:	2302      	movs	r3, #2
 8001b24:	e063      	b.n	8001bee <HAL_ADC_Start_DMA+0xf2>
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001b2e:	68f8      	ldr	r0, [r7, #12]
 8001b30:	f000 fc5c 	bl	80023ec <ADC_Enable>
 8001b34:	4603      	mov	r3, r0
 8001b36:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001b38:	7dfb      	ldrb	r3, [r7, #23]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d14f      	bne.n	8001bde <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b42:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001b46:	f023 0301 	bic.w	r3, r3, #1
 8001b4a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	655a      	str	r2, [r3, #84]	@ 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d006      	beq.n	8001b6c <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b62:	f023 0206 	bic.w	r2, r3, #6
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	659a      	str	r2, [r3, #88]	@ 0x58
 8001b6a:	e002      	b.n	8001b72 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b76:	4a20      	ldr	r2, [pc, #128]	@ (8001bf8 <HAL_ADC_Start_DMA+0xfc>)
 8001b78:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7e:	4a1f      	ldr	r2, [pc, #124]	@ (8001bfc <HAL_ADC_Start_DMA+0x100>)
 8001b80:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b86:	4a1e      	ldr	r2, [pc, #120]	@ (8001c00 <HAL_ADC_Start_DMA+0x104>)
 8001b88:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	221c      	movs	r2, #28
 8001b90:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f042 0210 	orr.w	r2, r2, #16
 8001ba8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	68da      	ldr	r2, [r3, #12]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f042 0201 	orr.w	r2, r2, #1
 8001bb8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	3340      	adds	r3, #64	@ 0x40
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	68ba      	ldr	r2, [r7, #8]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f000 ffdf 	bl	8002b8c <HAL_DMA_Start_IT>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7ff fe0e 	bl	80017f8 <LL_ADC_REG_StartConversion>
 8001bdc:	e006      	b.n	8001bec <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001be6:	e001      	b.n	8001bec <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001be8:	2302      	movs	r3, #2
 8001bea:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bec:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3718      	adds	r7, #24
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	080025b7 	.word	0x080025b7
 8001bfc:	0800268f 	.word	0x0800268f
 8001c00:	080026ab 	.word	0x080026ab

08001c04 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001c20:	bf00      	nop
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b0b6      	sub	sp, #216	@ 0xd8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c36:	2300      	movs	r3, #0
 8001c38:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d101      	bne.n	8001c4e <HAL_ADC_ConfigChannel+0x22>
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	e3b9      	b.n	80023c2 <HAL_ADC_ConfigChannel+0x796>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2201      	movs	r2, #1
 8001c52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff fde0 	bl	8001820 <LL_ADC_REG_IsConversionOngoing>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f040 839e 	bne.w	80023a4 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	2b05      	cmp	r3, #5
 8001c6e:	d824      	bhi.n	8001cba <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	3b02      	subs	r3, #2
 8001c76:	2b03      	cmp	r3, #3
 8001c78:	d81b      	bhi.n	8001cb2 <HAL_ADC_ConfigChannel+0x86>
 8001c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c80 <HAL_ADC_ConfigChannel+0x54>)
 8001c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c80:	08001c91 	.word	0x08001c91
 8001c84:	08001c99 	.word	0x08001c99
 8001c88:	08001ca1 	.word	0x08001ca1
 8001c8c:	08001ca9 	.word	0x08001ca9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	220c      	movs	r2, #12
 8001c94:	605a      	str	r2, [r3, #4]
          break;
 8001c96:	e010      	b.n	8001cba <HAL_ADC_ConfigChannel+0x8e>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	2212      	movs	r2, #18
 8001c9c:	605a      	str	r2, [r3, #4]
          break;
 8001c9e:	e00c      	b.n	8001cba <HAL_ADC_ConfigChannel+0x8e>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	2218      	movs	r2, #24
 8001ca4:	605a      	str	r2, [r3, #4]
          break;
 8001ca6:	e008      	b.n	8001cba <HAL_ADC_ConfigChannel+0x8e>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cae:	605a      	str	r2, [r3, #4]
          break;
 8001cb0:	e003      	b.n	8001cba <HAL_ADC_ConfigChannel+0x8e>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	2206      	movs	r2, #6
 8001cb6:	605a      	str	r2, [r3, #4]
          break;
 8001cb8:	bf00      	nop
      }
    }
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6818      	ldr	r0, [r3, #0]
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	6859      	ldr	r1, [r3, #4]
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	f7ff fc7e 	bl	80015c8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff fda5 	bl	8001820 <LL_ADC_REG_IsConversionOngoing>
 8001cd6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fdb1 	bl	8001846 <LL_ADC_INJ_IsConversionOngoing>
 8001ce4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ce8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	f040 81a6 	bne.w	800203e <HAL_ADC_ConfigChannel+0x412>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001cf2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f040 81a1 	bne.w	800203e <HAL_ADC_ConfigChannel+0x412>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6818      	ldr	r0, [r3, #0]
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	6819      	ldr	r1, [r3, #0]
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	f7ff fc89 	bl	8001620 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	695a      	ldr	r2, [r3, #20]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	08db      	lsrs	r3, r3, #3
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	2b04      	cmp	r3, #4
 8001d2e:	d00a      	beq.n	8001d46 <HAL_ADC_ConfigChannel+0x11a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6818      	ldr	r0, [r3, #0]
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	6919      	ldr	r1, [r3, #16]
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001d40:	f7ff fbda 	bl	80014f8 <LL_ADC_SetOffset>
 8001d44:	e17b      	b.n	800203e <HAL_ADC_ConfigChannel+0x412>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff fbf7 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001d52:	4603      	mov	r3, r0
 8001d54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d10a      	bne.n	8001d72 <HAL_ADC_ConfigChannel+0x146>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2100      	movs	r1, #0
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff fbec 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	0e9b      	lsrs	r3, r3, #26
 8001d6c:	f003 021f 	and.w	r2, r3, #31
 8001d70:	e01e      	b.n	8001db0 <HAL_ADC_ConfigChannel+0x184>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2100      	movs	r1, #0
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff fbe1 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001d88:	fa93 f3a3 	rbit	r3, r3
 8001d8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d90:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001d94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d98:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
 8001da0:	2320      	movs	r3, #32
 8001da2:	e004      	b.n	8001dae <HAL_ADC_ConfigChannel+0x182>
  }
  return __builtin_clz(value);
 8001da4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001da8:	fab3 f383 	clz	r3, r3
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d105      	bne.n	8001dc8 <HAL_ADC_ConfigChannel+0x19c>
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	0e9b      	lsrs	r3, r3, #26
 8001dc2:	f003 031f 	and.w	r3, r3, #31
 8001dc6:	e018      	b.n	8001dfa <HAL_ADC_ConfigChannel+0x1ce>
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001dd4:	fa93 f3a3 	rbit	r3, r3
 8001dd8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001ddc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001de0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001de4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d101      	bne.n	8001df0 <HAL_ADC_ConfigChannel+0x1c4>
    return 32U;
 8001dec:	2320      	movs	r3, #32
 8001dee:	e004      	b.n	8001dfa <HAL_ADC_ConfigChannel+0x1ce>
  return __builtin_clz(value);
 8001df0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001df4:	fab3 f383 	clz	r3, r3
 8001df8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d106      	bne.n	8001e0c <HAL_ADC_ConfigChannel+0x1e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2200      	movs	r2, #0
 8001e04:	2100      	movs	r1, #0
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff fbb0 	bl	800156c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2101      	movs	r1, #1
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff fb94 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d10a      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x20c>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2101      	movs	r1, #1
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff fb89 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	0e9b      	lsrs	r3, r3, #26
 8001e32:	f003 021f 	and.w	r2, r3, #31
 8001e36:	e01e      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x24a>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff fb7e 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001e44:	4603      	mov	r3, r0
 8001e46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e4e:	fa93 f3a3 	rbit	r3, r3
 8001e52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001e56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001e5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001e5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d101      	bne.n	8001e6a <HAL_ADC_ConfigChannel+0x23e>
    return 32U;
 8001e66:	2320      	movs	r3, #32
 8001e68:	e004      	b.n	8001e74 <HAL_ADC_ConfigChannel+0x248>
  return __builtin_clz(value);
 8001e6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001e6e:	fab3 f383 	clz	r3, r3
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d105      	bne.n	8001e8e <HAL_ADC_ConfigChannel+0x262>
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	0e9b      	lsrs	r3, r3, #26
 8001e88:	f003 031f 	and.w	r3, r3, #31
 8001e8c:	e018      	b.n	8001ec0 <HAL_ADC_ConfigChannel+0x294>
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e96:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e9a:	fa93 f3a3 	rbit	r3, r3
 8001e9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001ea2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001ea6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001eaa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d101      	bne.n	8001eb6 <HAL_ADC_ConfigChannel+0x28a>
    return 32U;
 8001eb2:	2320      	movs	r3, #32
 8001eb4:	e004      	b.n	8001ec0 <HAL_ADC_ConfigChannel+0x294>
  return __builtin_clz(value);
 8001eb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001eba:	fab3 f383 	clz	r3, r3
 8001ebe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d106      	bne.n	8001ed2 <HAL_ADC_ConfigChannel+0x2a6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2101      	movs	r1, #1
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff fb4d 	bl	800156c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2102      	movs	r1, #2
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff fb31 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d10a      	bne.n	8001efe <HAL_ADC_ConfigChannel+0x2d2>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2102      	movs	r1, #2
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fb26 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	0e9b      	lsrs	r3, r3, #26
 8001ef8:	f003 021f 	and.w	r2, r3, #31
 8001efc:	e01e      	b.n	8001f3c <HAL_ADC_ConfigChannel+0x310>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2102      	movs	r1, #2
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff fb1b 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f14:	fa93 f3a3 	rbit	r3, r3
 8001f18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001f1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001f24:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d101      	bne.n	8001f30 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8001f2c:	2320      	movs	r3, #32
 8001f2e:	e004      	b.n	8001f3a <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8001f30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f34:	fab3 f383 	clz	r3, r3
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d105      	bne.n	8001f54 <HAL_ADC_ConfigChannel+0x328>
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	0e9b      	lsrs	r3, r3, #26
 8001f4e:	f003 031f 	and.w	r3, r3, #31
 8001f52:	e016      	b.n	8001f82 <HAL_ADC_ConfigChannel+0x356>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f60:	fa93 f3a3 	rbit	r3, r3
 8001f64:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001f66:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001f68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001f6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <HAL_ADC_ConfigChannel+0x34c>
    return 32U;
 8001f74:	2320      	movs	r3, #32
 8001f76:	e004      	b.n	8001f82 <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 8001f78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f7c:	fab3 f383 	clz	r3, r3
 8001f80:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d106      	bne.n	8001f94 <HAL_ADC_ConfigChannel+0x368>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2102      	movs	r1, #2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7ff faec 	bl	800156c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2103      	movs	r1, #3
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff fad0 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10a      	bne.n	8001fc0 <HAL_ADC_ConfigChannel+0x394>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2103      	movs	r1, #3
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff fac5 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	0e9b      	lsrs	r3, r3, #26
 8001fba:	f003 021f 	and.w	r2, r3, #31
 8001fbe:	e017      	b.n	8001ff0 <HAL_ADC_ConfigChannel+0x3c4>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	2103      	movs	r1, #3
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff faba 	bl	8001540 <LL_ADC_GetOffsetChannel>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001fd2:	fa93 f3a3 	rbit	r3, r3
 8001fd6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001fd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001fda:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001fdc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_ADC_ConfigChannel+0x3ba>
    return 32U;
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	e003      	b.n	8001fee <HAL_ADC_ConfigChannel+0x3c2>
  return __builtin_clz(value);
 8001fe6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001fe8:	fab3 f383 	clz	r3, r3
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d105      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x3dc>
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	0e9b      	lsrs	r3, r3, #26
 8002002:	f003 031f 	and.w	r3, r3, #31
 8002006:	e011      	b.n	800202c <HAL_ADC_ConfigChannel+0x400>
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002010:	fa93 f3a3 	rbit	r3, r3
 8002014:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002016:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002018:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800201a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <HAL_ADC_ConfigChannel+0x3f8>
    return 32U;
 8002020:	2320      	movs	r3, #32
 8002022:	e003      	b.n	800202c <HAL_ADC_ConfigChannel+0x400>
  return __builtin_clz(value);
 8002024:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002026:	fab3 f383 	clz	r3, r3
 800202a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800202c:	429a      	cmp	r2, r3
 800202e:	d106      	bne.n	800203e <HAL_ADC_ConfigChannel+0x412>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2200      	movs	r2, #0
 8002036:	2103      	movs	r1, #3
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff fa97 	bl	800156c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff fbb2 	bl	80017ac <LL_ADC_IsEnabled>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	f040 8140 	bne.w	80022d0 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6818      	ldr	r0, [r3, #0]
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	6819      	ldr	r1, [r3, #0]
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	461a      	mov	r2, r3
 800205e:	f7ff fb0b 	bl	8001678 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	4a8f      	ldr	r2, [pc, #572]	@ (80022a4 <HAL_ADC_ConfigChannel+0x678>)
 8002068:	4293      	cmp	r3, r2
 800206a:	f040 8131 	bne.w	80022d0 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800207a:	2b00      	cmp	r3, #0
 800207c:	d10b      	bne.n	8002096 <HAL_ADC_ConfigChannel+0x46a>
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	0e9b      	lsrs	r3, r3, #26
 8002084:	3301      	adds	r3, #1
 8002086:	f003 031f 	and.w	r3, r3, #31
 800208a:	2b09      	cmp	r3, #9
 800208c:	bf94      	ite	ls
 800208e:	2301      	movls	r3, #1
 8002090:	2300      	movhi	r3, #0
 8002092:	b2db      	uxtb	r3, r3
 8002094:	e019      	b.n	80020ca <HAL_ADC_ConfigChannel+0x49e>
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800209e:	fa93 f3a3 	rbit	r3, r3
 80020a2:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80020a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020a6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80020a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <HAL_ADC_ConfigChannel+0x486>
    return 32U;
 80020ae:	2320      	movs	r3, #32
 80020b0:	e003      	b.n	80020ba <HAL_ADC_ConfigChannel+0x48e>
  return __builtin_clz(value);
 80020b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020b4:	fab3 f383 	clz	r3, r3
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	3301      	adds	r3, #1
 80020bc:	f003 031f 	and.w	r3, r3, #31
 80020c0:	2b09      	cmp	r3, #9
 80020c2:	bf94      	ite	ls
 80020c4:	2301      	movls	r3, #1
 80020c6:	2300      	movhi	r3, #0
 80020c8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d079      	beq.n	80021c2 <HAL_ADC_ConfigChannel+0x596>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d107      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x4be>
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	0e9b      	lsrs	r3, r3, #26
 80020e0:	3301      	adds	r3, #1
 80020e2:	069b      	lsls	r3, r3, #26
 80020e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020e8:	e015      	b.n	8002116 <HAL_ADC_ConfigChannel+0x4ea>
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80020f2:	fa93 f3a3 	rbit	r3, r3
 80020f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80020f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020fa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80020fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d101      	bne.n	8002106 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8002102:	2320      	movs	r3, #32
 8002104:	e003      	b.n	800210e <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8002106:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002108:	fab3 f383 	clz	r3, r3
 800210c:	b2db      	uxtb	r3, r3
 800210e:	3301      	adds	r3, #1
 8002110:	069b      	lsls	r3, r3, #26
 8002112:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800211e:	2b00      	cmp	r3, #0
 8002120:	d109      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x50a>
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	0e9b      	lsrs	r3, r3, #26
 8002128:	3301      	adds	r3, #1
 800212a:	f003 031f 	and.w	r3, r3, #31
 800212e:	2101      	movs	r1, #1
 8002130:	fa01 f303 	lsl.w	r3, r1, r3
 8002134:	e017      	b.n	8002166 <HAL_ADC_ConfigChannel+0x53a>
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800213c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800213e:	fa93 f3a3 	rbit	r3, r3
 8002142:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002144:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002146:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002148:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_ADC_ConfigChannel+0x526>
    return 32U;
 800214e:	2320      	movs	r3, #32
 8002150:	e003      	b.n	800215a <HAL_ADC_ConfigChannel+0x52e>
  return __builtin_clz(value);
 8002152:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002154:	fab3 f383 	clz	r3, r3
 8002158:	b2db      	uxtb	r3, r3
 800215a:	3301      	adds	r3, #1
 800215c:	f003 031f 	and.w	r3, r3, #31
 8002160:	2101      	movs	r1, #1
 8002162:	fa01 f303 	lsl.w	r3, r1, r3
 8002166:	ea42 0103 	orr.w	r1, r2, r3
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002172:	2b00      	cmp	r3, #0
 8002174:	d10a      	bne.n	800218c <HAL_ADC_ConfigChannel+0x560>
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	0e9b      	lsrs	r3, r3, #26
 800217c:	3301      	adds	r3, #1
 800217e:	f003 021f 	and.w	r2, r3, #31
 8002182:	4613      	mov	r3, r2
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	4413      	add	r3, r2
 8002188:	051b      	lsls	r3, r3, #20
 800218a:	e018      	b.n	80021be <HAL_ADC_ConfigChannel+0x592>
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002194:	fa93 f3a3 	rbit	r3, r3
 8002198:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800219a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800219c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800219e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d101      	bne.n	80021a8 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 80021a4:	2320      	movs	r3, #32
 80021a6:	e003      	b.n	80021b0 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 80021a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021aa:	fab3 f383 	clz	r3, r3
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	3301      	adds	r3, #1
 80021b2:	f003 021f 	and.w	r2, r3, #31
 80021b6:	4613      	mov	r3, r2
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	4413      	add	r3, r2
 80021bc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021be:	430b      	orrs	r3, r1
 80021c0:	e081      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d107      	bne.n	80021de <HAL_ADC_ConfigChannel+0x5b2>
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	0e9b      	lsrs	r3, r3, #26
 80021d4:	3301      	adds	r3, #1
 80021d6:	069b      	lsls	r3, r3, #26
 80021d8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021dc:	e015      	b.n	800220a <HAL_ADC_ConfigChannel+0x5de>
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021e6:	fa93 f3a3 	rbit	r3, r3
 80021ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80021ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ee:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80021f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x5ce>
    return 32U;
 80021f6:	2320      	movs	r3, #32
 80021f8:	e003      	b.n	8002202 <HAL_ADC_ConfigChannel+0x5d6>
  return __builtin_clz(value);
 80021fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021fc:	fab3 f383 	clz	r3, r3
 8002200:	b2db      	uxtb	r3, r3
 8002202:	3301      	adds	r3, #1
 8002204:	069b      	lsls	r3, r3, #26
 8002206:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002212:	2b00      	cmp	r3, #0
 8002214:	d109      	bne.n	800222a <HAL_ADC_ConfigChannel+0x5fe>
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	0e9b      	lsrs	r3, r3, #26
 800221c:	3301      	adds	r3, #1
 800221e:	f003 031f 	and.w	r3, r3, #31
 8002222:	2101      	movs	r1, #1
 8002224:	fa01 f303 	lsl.w	r3, r1, r3
 8002228:	e017      	b.n	800225a <HAL_ADC_ConfigChannel+0x62e>
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002230:	6a3b      	ldr	r3, [r7, #32]
 8002232:	fa93 f3a3 	rbit	r3, r3
 8002236:	61fb      	str	r3, [r7, #28]
  return result;
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800223c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223e:	2b00      	cmp	r3, #0
 8002240:	d101      	bne.n	8002246 <HAL_ADC_ConfigChannel+0x61a>
    return 32U;
 8002242:	2320      	movs	r3, #32
 8002244:	e003      	b.n	800224e <HAL_ADC_ConfigChannel+0x622>
  return __builtin_clz(value);
 8002246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002248:	fab3 f383 	clz	r3, r3
 800224c:	b2db      	uxtb	r3, r3
 800224e:	3301      	adds	r3, #1
 8002250:	f003 031f 	and.w	r3, r3, #31
 8002254:	2101      	movs	r1, #1
 8002256:	fa01 f303 	lsl.w	r3, r1, r3
 800225a:	ea42 0103 	orr.w	r1, r2, r3
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10d      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x65a>
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	0e9b      	lsrs	r3, r3, #26
 8002270:	3301      	adds	r3, #1
 8002272:	f003 021f 	and.w	r2, r3, #31
 8002276:	4613      	mov	r3, r2
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	4413      	add	r3, r2
 800227c:	3b1e      	subs	r3, #30
 800227e:	051b      	lsls	r3, r3, #20
 8002280:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002284:	e01e      	b.n	80022c4 <HAL_ADC_ConfigChannel+0x698>
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	fa93 f3a3 	rbit	r3, r3
 8002292:	613b      	str	r3, [r7, #16]
  return result;
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d104      	bne.n	80022a8 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 800229e:	2320      	movs	r3, #32
 80022a0:	e006      	b.n	80022b0 <HAL_ADC_ConfigChannel+0x684>
 80022a2:	bf00      	nop
 80022a4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80022a8:	69bb      	ldr	r3, [r7, #24]
 80022aa:	fab3 f383 	clz	r3, r3
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	3301      	adds	r3, #1
 80022b2:	f003 021f 	and.w	r2, r3, #31
 80022b6:	4613      	mov	r3, r2
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4413      	add	r3, r2
 80022bc:	3b1e      	subs	r3, #30
 80022be:	051b      	lsls	r3, r3, #20
 80022c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022c4:	430b      	orrs	r3, r1
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	6892      	ldr	r2, [r2, #8]
 80022ca:	4619      	mov	r1, r3
 80022cc:	f7ff f9a8 	bl	8001620 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4b3d      	ldr	r3, [pc, #244]	@ (80023cc <HAL_ADC_ConfigChannel+0x7a0>)
 80022d6:	4013      	ands	r3, r2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d06c      	beq.n	80023b6 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022dc:	483c      	ldr	r0, [pc, #240]	@ (80023d0 <HAL_ADC_ConfigChannel+0x7a4>)
 80022de:	f7ff f8fd 	bl	80014dc <LL_ADC_GetCommonPathInternalCh>
 80022e2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a3a      	ldr	r2, [pc, #232]	@ (80023d4 <HAL_ADC_ConfigChannel+0x7a8>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d127      	bne.n	8002340 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80022f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d121      	bne.n	8002340 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a35      	ldr	r2, [pc, #212]	@ (80023d8 <HAL_ADC_ConfigChannel+0x7ac>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d157      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002306:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800230a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800230e:	4619      	mov	r1, r3
 8002310:	482f      	ldr	r0, [pc, #188]	@ (80023d0 <HAL_ADC_ConfigChannel+0x7a4>)
 8002312:	f7ff f8d0 	bl	80014b6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002316:	4b31      	ldr	r3, [pc, #196]	@ (80023dc <HAL_ADC_ConfigChannel+0x7b0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	099b      	lsrs	r3, r3, #6
 800231c:	4a30      	ldr	r2, [pc, #192]	@ (80023e0 <HAL_ADC_ConfigChannel+0x7b4>)
 800231e:	fba2 2303 	umull	r2, r3, r2, r3
 8002322:	099b      	lsrs	r3, r3, #6
 8002324:	1c5a      	adds	r2, r3, #1
 8002326:	4613      	mov	r3, r2
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	4413      	add	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002330:	e002      	b.n	8002338 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	3b01      	subs	r3, #1
 8002336:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1f9      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800233e:	e03a      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a27      	ldr	r2, [pc, #156]	@ (80023e4 <HAL_ADC_ConfigChannel+0x7b8>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d113      	bne.n	8002372 <HAL_ADC_ConfigChannel+0x746>
 800234a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800234e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d10d      	bne.n	8002372 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a1f      	ldr	r2, [pc, #124]	@ (80023d8 <HAL_ADC_ConfigChannel+0x7ac>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d12a      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002360:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002364:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002368:	4619      	mov	r1, r3
 800236a:	4819      	ldr	r0, [pc, #100]	@ (80023d0 <HAL_ADC_ConfigChannel+0x7a4>)
 800236c:	f7ff f8a3 	bl	80014b6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002370:	e021      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a1c      	ldr	r2, [pc, #112]	@ (80023e8 <HAL_ADC_ConfigChannel+0x7bc>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d11c      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800237c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002380:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d116      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a12      	ldr	r2, [pc, #72]	@ (80023d8 <HAL_ADC_ConfigChannel+0x7ac>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d111      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002392:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002396:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800239a:	4619      	mov	r1, r3
 800239c:	480c      	ldr	r0, [pc, #48]	@ (80023d0 <HAL_ADC_ConfigChannel+0x7a4>)
 800239e:	f7ff f88a 	bl	80014b6 <LL_ADC_SetCommonPathInternalCh>
 80023a2:	e008      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023a8:	f043 0220 	orr.w	r2, r3, #32
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80023be:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	37d8      	adds	r7, #216	@ 0xd8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	80080000 	.word	0x80080000
 80023d0:	50040300 	.word	0x50040300
 80023d4:	c7520000 	.word	0xc7520000
 80023d8:	50040000 	.word	0x50040000
 80023dc:	20000004 	.word	0x20000004
 80023e0:	053e2d63 	.word	0x053e2d63
 80023e4:	cb840000 	.word	0xcb840000
 80023e8:	80000001 	.word	0x80000001

080023ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80023f4:	2300      	movs	r3, #0
 80023f6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff f9d5 	bl	80017ac <LL_ADC_IsEnabled>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d169      	bne.n	80024dc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	4b36      	ldr	r3, [pc, #216]	@ (80024e8 <ADC_Enable+0xfc>)
 8002410:	4013      	ands	r3, r2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00d      	beq.n	8002432 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800241a:	f043 0210 	orr.w	r2, r3, #16
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002426:	f043 0201 	orr.w	r2, r3, #1
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e055      	b.n	80024de <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff f990 	bl	800175c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800243c:	482b      	ldr	r0, [pc, #172]	@ (80024ec <ADC_Enable+0x100>)
 800243e:	f7ff f84d 	bl	80014dc <LL_ADC_GetCommonPathInternalCh>
 8002442:	4603      	mov	r3, r0
 8002444:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d013      	beq.n	8002474 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800244c:	4b28      	ldr	r3, [pc, #160]	@ (80024f0 <ADC_Enable+0x104>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	099b      	lsrs	r3, r3, #6
 8002452:	4a28      	ldr	r2, [pc, #160]	@ (80024f4 <ADC_Enable+0x108>)
 8002454:	fba2 2303 	umull	r2, r3, r2, r3
 8002458:	099b      	lsrs	r3, r3, #6
 800245a:	1c5a      	adds	r2, r3, #1
 800245c:	4613      	mov	r3, r2
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	4413      	add	r3, r2
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002466:	e002      	b.n	800246e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	3b01      	subs	r3, #1
 800246c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d1f9      	bne.n	8002468 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002474:	f7ff f800 	bl	8001478 <HAL_GetTick>
 8002478:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800247a:	e028      	b.n	80024ce <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff f993 	bl	80017ac <LL_ADC_IsEnabled>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d104      	bne.n	8002496 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff f963 	bl	800175c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002496:	f7fe ffef 	bl	8001478 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d914      	bls.n	80024ce <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d00d      	beq.n	80024ce <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b6:	f043 0210 	orr.w	r2, r3, #16
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024c2:	f043 0201 	orr.w	r2, r3, #1
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e007      	b.n	80024de <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0301 	and.w	r3, r3, #1
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d1cf      	bne.n	800247c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	8000003f 	.word	0x8000003f
 80024ec:	50040300 	.word	0x50040300
 80024f0:	20000004 	.word	0x20000004
 80024f4:	053e2d63 	.word	0x053e2d63

080024f8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4618      	mov	r0, r3
 8002506:	f7ff f964 	bl	80017d2 <LL_ADC_IsDisableOngoing>
 800250a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff f94b 	bl	80017ac <LL_ADC_IsEnabled>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d047      	beq.n	80025ac <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d144      	bne.n	80025ac <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f003 030d 	and.w	r3, r3, #13
 800252c:	2b01      	cmp	r3, #1
 800252e:	d10c      	bne.n	800254a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff f925 	bl	8001784 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2203      	movs	r2, #3
 8002540:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002542:	f7fe ff99 	bl	8001478 <HAL_GetTick>
 8002546:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002548:	e029      	b.n	800259e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800254e:	f043 0210 	orr.w	r2, r3, #16
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800255a:	f043 0201 	orr.w	r2, r3, #1
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e023      	b.n	80025ae <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002566:	f7fe ff87 	bl	8001478 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d914      	bls.n	800259e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00d      	beq.n	800259e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002586:	f043 0210 	orr.w	r2, r3, #16
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002592:	f043 0201 	orr.w	r2, r3, #1
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e007      	b.n	80025ae <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1dc      	bne.n	8002566 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b084      	sub	sp, #16
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d14b      	bne.n	8002668 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0308 	and.w	r3, r3, #8
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d021      	beq.n	800262e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7fe ffd7 	bl	80015a2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d032      	beq.n	8002660 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d12b      	bne.n	8002660 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800260c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002618:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d11f      	bne.n	8002660 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002624:	f043 0201 	orr.w	r2, r3, #1
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	655a      	str	r2, [r3, #84]	@ 0x54
 800262c:	e018      	b.n	8002660 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d111      	bne.n	8002660 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002640:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800264c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d105      	bne.n	8002660 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002658:	f043 0201 	orr.w	r2, r3, #1
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002660:	68f8      	ldr	r0, [r7, #12]
 8002662:	f7fe fa9b 	bl	8000b9c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002666:	e00e      	b.n	8002686 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800266c:	f003 0310 	and.w	r3, r3, #16
 8002670:	2b00      	cmp	r3, #0
 8002672:	d003      	beq.n	800267c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002674:	68f8      	ldr	r0, [r7, #12]
 8002676:	f7ff facf 	bl	8001c18 <HAL_ADC_ErrorCallback>
}
 800267a:	e004      	b.n	8002686 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	4798      	blx	r3
}
 8002686:	bf00      	nop
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b084      	sub	sp, #16
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800269a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f7ff fab1 	bl	8001c04 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026a2:	bf00      	nop
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b084      	sub	sp, #16
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026bc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c8:	f043 0204 	orr.w	r2, r3, #4
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80026d0:	68f8      	ldr	r0, [r7, #12]
 80026d2:	f7ff faa1 	bl	8001c18 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026d6:	bf00      	nop
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <LL_ADC_StartCalibration>:
{
 80026de:	b480      	push	{r7}
 80026e0:	b083      	sub	sp, #12
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
 80026e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80026f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80026fa:	4313      	orrs	r3, r2
 80026fc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	609a      	str	r2, [r3, #8]
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <LL_ADC_IsCalibrationOnGoing>:
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002720:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002724:	d101      	bne.n	800272a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002726:	2301      	movs	r3, #1
 8002728:	e000      	b.n	800272c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800272a:	2300      	movs	r3, #0
}
 800272c:	4618      	mov	r0, r3
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002742:	2300      	movs	r3, #0
 8002744:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800274c:	2b01      	cmp	r3, #1
 800274e:	d101      	bne.n	8002754 <HAL_ADCEx_Calibration_Start+0x1c>
 8002750:	2302      	movs	r3, #2
 8002752:	e04d      	b.n	80027f0 <HAL_ADCEx_Calibration_Start+0xb8>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f7ff fecb 	bl	80024f8 <ADC_Disable>
 8002762:	4603      	mov	r3, r0
 8002764:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002766:	7bfb      	ldrb	r3, [r7, #15]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d136      	bne.n	80027da <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002770:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002774:	f023 0302 	bic.w	r3, r3, #2
 8002778:	f043 0202 	orr.w	r2, r3, #2
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	6839      	ldr	r1, [r7, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff ffa9 	bl	80026de <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800278c:	e014      	b.n	80027b8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	3301      	adds	r3, #1
 8002792:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800279a:	d30d      	bcc.n	80027b8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027a0:	f023 0312 	bic.w	r3, r3, #18
 80027a4:	f043 0210 	orr.w	r2, r3, #16
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e01b      	b.n	80027f0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff ffa7 	bl	8002710 <LL_ADC_IsCalibrationOnGoing>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1e2      	bne.n	800278e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027cc:	f023 0303 	bic.w	r3, r3, #3
 80027d0:	f043 0201 	orr.w	r2, r3, #1
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	655a      	str	r2, [r3, #84]	@ 0x54
 80027d8:	e005      	b.n	80027e6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027de:	f043 0210 	orr.w	r2, r3, #16
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80027ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3710      	adds	r7, #16
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f003 0307 	and.w	r3, r3, #7
 8002806:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002808:	4b0c      	ldr	r3, [pc, #48]	@ (800283c <__NVIC_SetPriorityGrouping+0x44>)
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800280e:	68ba      	ldr	r2, [r7, #8]
 8002810:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002814:	4013      	ands	r3, r2
 8002816:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002820:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002824:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002828:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800282a:	4a04      	ldr	r2, [pc, #16]	@ (800283c <__NVIC_SetPriorityGrouping+0x44>)
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	60d3      	str	r3, [r2, #12]
}
 8002830:	bf00      	nop
 8002832:	3714      	adds	r7, #20
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	e000ed00 	.word	0xe000ed00

08002840 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002844:	4b04      	ldr	r3, [pc, #16]	@ (8002858 <__NVIC_GetPriorityGrouping+0x18>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	0a1b      	lsrs	r3, r3, #8
 800284a:	f003 0307 	and.w	r3, r3, #7
}
 800284e:	4618      	mov	r0, r3
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	e000ed00 	.word	0xe000ed00

0800285c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	4603      	mov	r3, r0
 8002864:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286a:	2b00      	cmp	r3, #0
 800286c:	db0b      	blt.n	8002886 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800286e:	79fb      	ldrb	r3, [r7, #7]
 8002870:	f003 021f 	and.w	r2, r3, #31
 8002874:	4907      	ldr	r1, [pc, #28]	@ (8002894 <__NVIC_EnableIRQ+0x38>)
 8002876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287a:	095b      	lsrs	r3, r3, #5
 800287c:	2001      	movs	r0, #1
 800287e:	fa00 f202 	lsl.w	r2, r0, r2
 8002882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002886:	bf00      	nop
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	e000e100 	.word	0xe000e100

08002898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	4603      	mov	r3, r0
 80028a0:	6039      	str	r1, [r7, #0]
 80028a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	db0a      	blt.n	80028c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	490c      	ldr	r1, [pc, #48]	@ (80028e4 <__NVIC_SetPriority+0x4c>)
 80028b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b6:	0112      	lsls	r2, r2, #4
 80028b8:	b2d2      	uxtb	r2, r2
 80028ba:	440b      	add	r3, r1
 80028bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028c0:	e00a      	b.n	80028d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	b2da      	uxtb	r2, r3
 80028c6:	4908      	ldr	r1, [pc, #32]	@ (80028e8 <__NVIC_SetPriority+0x50>)
 80028c8:	79fb      	ldrb	r3, [r7, #7]
 80028ca:	f003 030f 	and.w	r3, r3, #15
 80028ce:	3b04      	subs	r3, #4
 80028d0:	0112      	lsls	r2, r2, #4
 80028d2:	b2d2      	uxtb	r2, r2
 80028d4:	440b      	add	r3, r1
 80028d6:	761a      	strb	r2, [r3, #24]
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	e000e100 	.word	0xe000e100
 80028e8:	e000ed00 	.word	0xe000ed00

080028ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b089      	sub	sp, #36	@ 0x24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	f1c3 0307 	rsb	r3, r3, #7
 8002906:	2b04      	cmp	r3, #4
 8002908:	bf28      	it	cs
 800290a:	2304      	movcs	r3, #4
 800290c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	3304      	adds	r3, #4
 8002912:	2b06      	cmp	r3, #6
 8002914:	d902      	bls.n	800291c <NVIC_EncodePriority+0x30>
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	3b03      	subs	r3, #3
 800291a:	e000      	b.n	800291e <NVIC_EncodePriority+0x32>
 800291c:	2300      	movs	r3, #0
 800291e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002920:	f04f 32ff 	mov.w	r2, #4294967295
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	43da      	mvns	r2, r3
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	401a      	ands	r2, r3
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002934:	f04f 31ff 	mov.w	r1, #4294967295
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	fa01 f303 	lsl.w	r3, r1, r3
 800293e:	43d9      	mvns	r1, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002944:	4313      	orrs	r3, r2
         );
}
 8002946:	4618      	mov	r0, r3
 8002948:	3724      	adds	r7, #36	@ 0x24
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
	...

08002954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3b01      	subs	r3, #1
 8002960:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002964:	d301      	bcc.n	800296a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002966:	2301      	movs	r3, #1
 8002968:	e00f      	b.n	800298a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800296a:	4a0a      	ldr	r2, [pc, #40]	@ (8002994 <SysTick_Config+0x40>)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3b01      	subs	r3, #1
 8002970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002972:	210f      	movs	r1, #15
 8002974:	f04f 30ff 	mov.w	r0, #4294967295
 8002978:	f7ff ff8e 	bl	8002898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800297c:	4b05      	ldr	r3, [pc, #20]	@ (8002994 <SysTick_Config+0x40>)
 800297e:	2200      	movs	r2, #0
 8002980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002982:	4b04      	ldr	r3, [pc, #16]	@ (8002994 <SysTick_Config+0x40>)
 8002984:	2207      	movs	r2, #7
 8002986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	e000e010 	.word	0xe000e010

08002998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f7ff ff29 	bl	80027f8 <__NVIC_SetPriorityGrouping>
}
 80029a6:	bf00      	nop
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b086      	sub	sp, #24
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	4603      	mov	r3, r0
 80029b6:	60b9      	str	r1, [r7, #8]
 80029b8:	607a      	str	r2, [r7, #4]
 80029ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80029c0:	f7ff ff3e 	bl	8002840 <__NVIC_GetPriorityGrouping>
 80029c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	68b9      	ldr	r1, [r7, #8]
 80029ca:	6978      	ldr	r0, [r7, #20]
 80029cc:	f7ff ff8e 	bl	80028ec <NVIC_EncodePriority>
 80029d0:	4602      	mov	r2, r0
 80029d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029d6:	4611      	mov	r1, r2
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff ff5d 	bl	8002898 <__NVIC_SetPriority>
}
 80029de:	bf00      	nop
 80029e0:	3718      	adds	r7, #24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b082      	sub	sp, #8
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	4603      	mov	r3, r0
 80029ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff ff31 	bl	800285c <__NVIC_EnableIRQ>
}
 80029fa:	bf00      	nop
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b082      	sub	sp, #8
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7ff ffa2 	bl	8002954 <SysTick_Config>
 8002a10:	4603      	mov	r3, r0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
	...

08002a1c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e098      	b.n	8002b60 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	461a      	mov	r2, r3
 8002a34:	4b4d      	ldr	r3, [pc, #308]	@ (8002b6c <HAL_DMA_Init+0x150>)
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d80f      	bhi.n	8002a5a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	4b4b      	ldr	r3, [pc, #300]	@ (8002b70 <HAL_DMA_Init+0x154>)
 8002a42:	4413      	add	r3, r2
 8002a44:	4a4b      	ldr	r2, [pc, #300]	@ (8002b74 <HAL_DMA_Init+0x158>)
 8002a46:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4a:	091b      	lsrs	r3, r3, #4
 8002a4c:	009a      	lsls	r2, r3, #2
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a48      	ldr	r2, [pc, #288]	@ (8002b78 <HAL_DMA_Init+0x15c>)
 8002a56:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a58:	e00e      	b.n	8002a78 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	4b46      	ldr	r3, [pc, #280]	@ (8002b7c <HAL_DMA_Init+0x160>)
 8002a62:	4413      	add	r3, r2
 8002a64:	4a43      	ldr	r2, [pc, #268]	@ (8002b74 <HAL_DMA_Init+0x158>)
 8002a66:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6a:	091b      	lsrs	r3, r3, #4
 8002a6c:	009a      	lsls	r2, r3, #2
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a42      	ldr	r2, [pc, #264]	@ (8002b80 <HAL_DMA_Init+0x164>)
 8002a76:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002a9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ab4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
 8002aba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ad2:	d039      	beq.n	8002b48 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad8:	4a27      	ldr	r2, [pc, #156]	@ (8002b78 <HAL_DMA_Init+0x15c>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d11a      	bne.n	8002b14 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002ade:	4b29      	ldr	r3, [pc, #164]	@ (8002b84 <HAL_DMA_Init+0x168>)
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae6:	f003 031c 	and.w	r3, r3, #28
 8002aea:	210f      	movs	r1, #15
 8002aec:	fa01 f303 	lsl.w	r3, r1, r3
 8002af0:	43db      	mvns	r3, r3
 8002af2:	4924      	ldr	r1, [pc, #144]	@ (8002b84 <HAL_DMA_Init+0x168>)
 8002af4:	4013      	ands	r3, r2
 8002af6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002af8:	4b22      	ldr	r3, [pc, #136]	@ (8002b84 <HAL_DMA_Init+0x168>)
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6859      	ldr	r1, [r3, #4]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b04:	f003 031c 	and.w	r3, r3, #28
 8002b08:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0c:	491d      	ldr	r1, [pc, #116]	@ (8002b84 <HAL_DMA_Init+0x168>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	600b      	str	r3, [r1, #0]
 8002b12:	e019      	b.n	8002b48 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002b14:	4b1c      	ldr	r3, [pc, #112]	@ (8002b88 <HAL_DMA_Init+0x16c>)
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b1c:	f003 031c 	and.w	r3, r3, #28
 8002b20:	210f      	movs	r1, #15
 8002b22:	fa01 f303 	lsl.w	r3, r1, r3
 8002b26:	43db      	mvns	r3, r3
 8002b28:	4917      	ldr	r1, [pc, #92]	@ (8002b88 <HAL_DMA_Init+0x16c>)
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002b2e:	4b16      	ldr	r3, [pc, #88]	@ (8002b88 <HAL_DMA_Init+0x16c>)
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6859      	ldr	r1, [r3, #4]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3a:	f003 031c 	and.w	r3, r3, #28
 8002b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b42:	4911      	ldr	r1, [pc, #68]	@ (8002b88 <HAL_DMA_Init+0x16c>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3714      	adds	r7, #20
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	40020407 	.word	0x40020407
 8002b70:	bffdfff8 	.word	0xbffdfff8
 8002b74:	cccccccd 	.word	0xcccccccd
 8002b78:	40020000 	.word	0x40020000
 8002b7c:	bffdfbf8 	.word	0xbffdfbf8
 8002b80:	40020400 	.word	0x40020400
 8002b84:	400200a8 	.word	0x400200a8
 8002b88:	400204a8 	.word	0x400204a8

08002b8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
 8002b98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d101      	bne.n	8002bac <HAL_DMA_Start_IT+0x20>
 8002ba8:	2302      	movs	r3, #2
 8002baa:	e04b      	b.n	8002c44 <HAL_DMA_Start_IT+0xb8>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d13a      	bne.n	8002c36 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 0201 	bic.w	r2, r2, #1
 8002bdc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	68b9      	ldr	r1, [r7, #8]
 8002be4:	68f8      	ldr	r0, [r7, #12]
 8002be6:	f000 f8e0 	bl	8002daa <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d008      	beq.n	8002c04 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f042 020e 	orr.w	r2, r2, #14
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	e00f      	b.n	8002c24 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f022 0204 	bic.w	r2, r2, #4
 8002c12:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f042 020a 	orr.w	r2, r2, #10
 8002c22:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f042 0201 	orr.w	r2, r2, #1
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	e005      	b.n	8002c42 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002c3e:	2302      	movs	r3, #2
 8002c40:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002c42:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c68:	f003 031c 	and.w	r3, r3, #28
 8002c6c:	2204      	movs	r2, #4
 8002c6e:	409a      	lsls	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	4013      	ands	r3, r2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d026      	beq.n	8002cc6 <HAL_DMA_IRQHandler+0x7a>
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	f003 0304 	and.w	r3, r3, #4
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d021      	beq.n	8002cc6 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0320 	and.w	r3, r3, #32
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d107      	bne.n	8002ca0 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0204 	bic.w	r2, r2, #4
 8002c9e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca4:	f003 021c 	and.w	r2, r3, #28
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cac:	2104      	movs	r1, #4
 8002cae:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb2:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d071      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002cc4:	e06c      	b.n	8002da0 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cca:	f003 031c 	and.w	r3, r3, #28
 8002cce:	2202      	movs	r2, #2
 8002cd0:	409a      	lsls	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d02e      	beq.n	8002d38 <HAL_DMA_IRQHandler+0xec>
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d029      	beq.n	8002d38 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0320 	and.w	r3, r3, #32
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d10b      	bne.n	8002d0a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 020a 	bic.w	r2, r2, #10
 8002d00:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0e:	f003 021c 	and.w	r2, r3, #28
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d16:	2102      	movs	r1, #2
 8002d18:	fa01 f202 	lsl.w	r2, r1, r2
 8002d1c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if(hdma->XferCpltCallback != NULL)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d038      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d36:	e033      	b.n	8002da0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d3c:	f003 031c 	and.w	r3, r3, #28
 8002d40:	2208      	movs	r2, #8
 8002d42:	409a      	lsls	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	4013      	ands	r3, r2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d02a      	beq.n	8002da2 <HAL_DMA_IRQHandler+0x156>
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	f003 0308 	and.w	r3, r3, #8
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d025      	beq.n	8002da2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f022 020e 	bic.w	r2, r2, #14
 8002d64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6a:	f003 021c 	and.w	r2, r3, #28
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d72:	2101      	movs	r1, #1
 8002d74:	fa01 f202 	lsl.w	r2, r1, r2
 8002d78:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d004      	beq.n	8002da2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002da0:	bf00      	nop
 8002da2:	bf00      	nop
}
 8002da4:	3710      	adds	r7, #16
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b085      	sub	sp, #20
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	60f8      	str	r0, [r7, #12]
 8002db2:	60b9      	str	r1, [r7, #8]
 8002db4:	607a      	str	r2, [r7, #4]
 8002db6:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbc:	f003 021c 	and.w	r2, r3, #28
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	fa01 f202 	lsl.w	r2, r1, r2
 8002dca:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	2b10      	cmp	r3, #16
 8002dda:	d108      	bne.n	8002dee <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68ba      	ldr	r2, [r7, #8]
 8002dea:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002dec:	e007      	b.n	8002dfe <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	60da      	str	r2, [r3, #12]
}
 8002dfe:	bf00      	nop
 8002e00:	3714      	adds	r7, #20
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
	...

08002e0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b087      	sub	sp, #28
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e16:	2300      	movs	r3, #0
 8002e18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e1a:	e148      	b.n	80030ae <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	2101      	movs	r1, #1
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	fa01 f303 	lsl.w	r3, r1, r3
 8002e28:	4013      	ands	r3, r2
 8002e2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f000 813a 	beq.w	80030a8 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f003 0303 	and.w	r3, r3, #3
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d005      	beq.n	8002e4c <HAL_GPIO_Init+0x40>
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f003 0303 	and.w	r3, r3, #3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d130      	bne.n	8002eae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	2203      	movs	r2, #3
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	4013      	ands	r3, r2
 8002e62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	68da      	ldr	r2, [r3, #12]
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	693a      	ldr	r2, [r7, #16]
 8002e7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e82:	2201      	movs	r2, #1
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	091b      	lsrs	r3, r3, #4
 8002e98:	f003 0201 	and.w	r2, r3, #1
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	2b03      	cmp	r3, #3
 8002eb8:	d017      	beq.n	8002eea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	2203      	movs	r2, #3
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	689a      	ldr	r2, [r3, #8]
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f003 0303 	and.w	r3, r3, #3
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d123      	bne.n	8002f3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	08da      	lsrs	r2, r3, #3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3208      	adds	r2, #8
 8002efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	f003 0307 	and.w	r3, r3, #7
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	220f      	movs	r2, #15
 8002f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f12:	43db      	mvns	r3, r3
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	4013      	ands	r3, r2
 8002f18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	691a      	ldr	r2, [r3, #16]
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	08da      	lsrs	r2, r3, #3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	3208      	adds	r2, #8
 8002f38:	6939      	ldr	r1, [r7, #16]
 8002f3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	2203      	movs	r2, #3
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	693a      	ldr	r2, [r7, #16]
 8002f52:	4013      	ands	r3, r2
 8002f54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f003 0203 	and.w	r2, r3, #3
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	fa02 f303 	lsl.w	r3, r2, r3
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f000 8094 	beq.w	80030a8 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f80:	4b52      	ldr	r3, [pc, #328]	@ (80030cc <HAL_GPIO_Init+0x2c0>)
 8002f82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f84:	4a51      	ldr	r2, [pc, #324]	@ (80030cc <HAL_GPIO_Init+0x2c0>)
 8002f86:	f043 0301 	orr.w	r3, r3, #1
 8002f8a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f8c:	4b4f      	ldr	r3, [pc, #316]	@ (80030cc <HAL_GPIO_Init+0x2c0>)
 8002f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	60bb      	str	r3, [r7, #8]
 8002f96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f98:	4a4d      	ldr	r2, [pc, #308]	@ (80030d0 <HAL_GPIO_Init+0x2c4>)
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	089b      	lsrs	r3, r3, #2
 8002f9e:	3302      	adds	r3, #2
 8002fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	f003 0303 	and.w	r3, r3, #3
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	220f      	movs	r2, #15
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	693a      	ldr	r2, [r7, #16]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002fc2:	d00d      	beq.n	8002fe0 <HAL_GPIO_Init+0x1d4>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a43      	ldr	r2, [pc, #268]	@ (80030d4 <HAL_GPIO_Init+0x2c8>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d007      	beq.n	8002fdc <HAL_GPIO_Init+0x1d0>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a42      	ldr	r2, [pc, #264]	@ (80030d8 <HAL_GPIO_Init+0x2cc>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d101      	bne.n	8002fd8 <HAL_GPIO_Init+0x1cc>
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	e004      	b.n	8002fe2 <HAL_GPIO_Init+0x1d6>
 8002fd8:	2307      	movs	r3, #7
 8002fda:	e002      	b.n	8002fe2 <HAL_GPIO_Init+0x1d6>
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e000      	b.n	8002fe2 <HAL_GPIO_Init+0x1d6>
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	697a      	ldr	r2, [r7, #20]
 8002fe4:	f002 0203 	and.w	r2, r2, #3
 8002fe8:	0092      	lsls	r2, r2, #2
 8002fea:	4093      	lsls	r3, r2
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ff2:	4937      	ldr	r1, [pc, #220]	@ (80030d0 <HAL_GPIO_Init+0x2c4>)
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	089b      	lsrs	r3, r3, #2
 8002ff8:	3302      	adds	r3, #2
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003000:	4b36      	ldr	r3, [pc, #216]	@ (80030dc <HAL_GPIO_Init+0x2d0>)
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	43db      	mvns	r3, r3
 800300a:	693a      	ldr	r2, [r7, #16]
 800300c:	4013      	ands	r3, r2
 800300e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d003      	beq.n	8003024 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800301c:	693a      	ldr	r2, [r7, #16]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	4313      	orrs	r3, r2
 8003022:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003024:	4a2d      	ldr	r2, [pc, #180]	@ (80030dc <HAL_GPIO_Init+0x2d0>)
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800302a:	4b2c      	ldr	r3, [pc, #176]	@ (80030dc <HAL_GPIO_Init+0x2d0>)
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	43db      	mvns	r3, r3
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	4013      	ands	r3, r2
 8003038:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	4313      	orrs	r3, r2
 800304c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800304e:	4a23      	ldr	r2, [pc, #140]	@ (80030dc <HAL_GPIO_Init+0x2d0>)
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003054:	4b21      	ldr	r3, [pc, #132]	@ (80030dc <HAL_GPIO_Init+0x2d0>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	43db      	mvns	r3, r3
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	4013      	ands	r3, r2
 8003062:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003070:	693a      	ldr	r2, [r7, #16]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	4313      	orrs	r3, r2
 8003076:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003078:	4a18      	ldr	r2, [pc, #96]	@ (80030dc <HAL_GPIO_Init+0x2d0>)
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800307e:	4b17      	ldr	r3, [pc, #92]	@ (80030dc <HAL_GPIO_Init+0x2d0>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	43db      	mvns	r3, r3
 8003088:	693a      	ldr	r2, [r7, #16]
 800308a:	4013      	ands	r3, r2
 800308c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4313      	orrs	r3, r2
 80030a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80030a2:	4a0e      	ldr	r2, [pc, #56]	@ (80030dc <HAL_GPIO_Init+0x2d0>)
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	3301      	adds	r3, #1
 80030ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	fa22 f303 	lsr.w	r3, r2, r3
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	f47f aeaf 	bne.w	8002e1c <HAL_GPIO_Init+0x10>
  }
}
 80030be:	bf00      	nop
 80030c0:	bf00      	nop
 80030c2:	371c      	adds	r7, #28
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	40021000 	.word	0x40021000
 80030d0:	40010000 	.word	0x40010000
 80030d4:	48000400 	.word	0x48000400
 80030d8:	48000800 	.word	0x48000800
 80030dc:	40010400 	.word	0x40010400

080030e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	460b      	mov	r3, r1
 80030ea:	807b      	strh	r3, [r7, #2]
 80030ec:	4613      	mov	r3, r2
 80030ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030f0:	787b      	ldrb	r3, [r7, #1]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030f6:	887a      	ldrh	r2, [r7, #2]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030fc:	e002      	b.n	8003104 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030fe:	887a      	ldrh	r2, [r7, #2]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003114:	4b05      	ldr	r3, [pc, #20]	@ (800312c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a04      	ldr	r2, [pc, #16]	@ (800312c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800311a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800311e:	6013      	str	r3, [r2, #0]
}
 8003120:	bf00      	nop
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	40007000 	.word	0x40007000

08003130 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003134:	4b04      	ldr	r3, [pc, #16]	@ (8003148 <HAL_PWREx_GetVoltageRange+0x18>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800313c:	4618      	mov	r0, r3
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	40007000 	.word	0x40007000

0800314c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800314c:	b480      	push	{r7}
 800314e:	b085      	sub	sp, #20
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800315a:	d130      	bne.n	80031be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800315c:	4b23      	ldr	r3, [pc, #140]	@ (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003168:	d038      	beq.n	80031dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800316a:	4b20      	ldr	r3, [pc, #128]	@ (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003172:	4a1e      	ldr	r2, [pc, #120]	@ (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003174:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003178:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800317a:	4b1d      	ldr	r3, [pc, #116]	@ (80031f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2232      	movs	r2, #50	@ 0x32
 8003180:	fb02 f303 	mul.w	r3, r2, r3
 8003184:	4a1b      	ldr	r2, [pc, #108]	@ (80031f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003186:	fba2 2303 	umull	r2, r3, r2, r3
 800318a:	0c9b      	lsrs	r3, r3, #18
 800318c:	3301      	adds	r3, #1
 800318e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003190:	e002      	b.n	8003198 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	3b01      	subs	r3, #1
 8003196:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003198:	4b14      	ldr	r3, [pc, #80]	@ (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031a4:	d102      	bne.n	80031ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1f2      	bne.n	8003192 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031ac:	4b0f      	ldr	r3, [pc, #60]	@ (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031ae:	695b      	ldr	r3, [r3, #20]
 80031b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031b8:	d110      	bne.n	80031dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e00f      	b.n	80031de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80031be:	4b0b      	ldr	r3, [pc, #44]	@ (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ca:	d007      	beq.n	80031dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80031cc:	4b07      	ldr	r3, [pc, #28]	@ (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031d4:	4a05      	ldr	r2, [pc, #20]	@ (80031ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3714      	adds	r7, #20
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	40007000 	.word	0x40007000
 80031f0:	20000004 	.word	0x20000004
 80031f4:	431bde83 	.word	0x431bde83

080031f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b088      	sub	sp, #32
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d102      	bne.n	800320c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	f000 bc02 	b.w	8003a10 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800320c:	4b96      	ldr	r3, [pc, #600]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f003 030c 	and.w	r3, r3, #12
 8003214:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003216:	4b94      	ldr	r3, [pc, #592]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	f003 0303 	and.w	r3, r3, #3
 800321e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0310 	and.w	r3, r3, #16
 8003228:	2b00      	cmp	r3, #0
 800322a:	f000 80e4 	beq.w	80033f6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d007      	beq.n	8003244 <HAL_RCC_OscConfig+0x4c>
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	2b0c      	cmp	r3, #12
 8003238:	f040 808b 	bne.w	8003352 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	2b01      	cmp	r3, #1
 8003240:	f040 8087 	bne.w	8003352 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003244:	4b88      	ldr	r3, [pc, #544]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d005      	beq.n	800325c <HAL_RCC_OscConfig+0x64>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d101      	bne.n	800325c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e3d9      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a1a      	ldr	r2, [r3, #32]
 8003260:	4b81      	ldr	r3, [pc, #516]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0308 	and.w	r3, r3, #8
 8003268:	2b00      	cmp	r3, #0
 800326a:	d004      	beq.n	8003276 <HAL_RCC_OscConfig+0x7e>
 800326c:	4b7e      	ldr	r3, [pc, #504]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003274:	e005      	b.n	8003282 <HAL_RCC_OscConfig+0x8a>
 8003276:	4b7c      	ldr	r3, [pc, #496]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003278:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800327c:	091b      	lsrs	r3, r3, #4
 800327e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003282:	4293      	cmp	r3, r2
 8003284:	d223      	bcs.n	80032ce <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	4618      	mov	r0, r3
 800328c:	f000 fd8c 	bl	8003da8 <RCC_SetFlashLatencyFromMSIRange>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e3ba      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800329a:	4b73      	ldr	r3, [pc, #460]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a72      	ldr	r2, [pc, #456]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80032a0:	f043 0308 	orr.w	r3, r3, #8
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	4b70      	ldr	r3, [pc, #448]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	496d      	ldr	r1, [pc, #436]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032b8:	4b6b      	ldr	r3, [pc, #428]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	69db      	ldr	r3, [r3, #28]
 80032c4:	021b      	lsls	r3, r3, #8
 80032c6:	4968      	ldr	r1, [pc, #416]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	604b      	str	r3, [r1, #4]
 80032cc:	e025      	b.n	800331a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032ce:	4b66      	ldr	r3, [pc, #408]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a65      	ldr	r2, [pc, #404]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80032d4:	f043 0308 	orr.w	r3, r3, #8
 80032d8:	6013      	str	r3, [r2, #0]
 80032da:	4b63      	ldr	r3, [pc, #396]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	4960      	ldr	r1, [pc, #384]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032ec:	4b5e      	ldr	r3, [pc, #376]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	69db      	ldr	r3, [r3, #28]
 80032f8:	021b      	lsls	r3, r3, #8
 80032fa:	495b      	ldr	r1, [pc, #364]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d109      	bne.n	800331a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	4618      	mov	r0, r3
 800330c:	f000 fd4c 	bl	8003da8 <RCC_SetFlashLatencyFromMSIRange>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e37a      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800331a:	f000 fc81 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 800331e:	4602      	mov	r2, r0
 8003320:	4b51      	ldr	r3, [pc, #324]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	091b      	lsrs	r3, r3, #4
 8003326:	f003 030f 	and.w	r3, r3, #15
 800332a:	4950      	ldr	r1, [pc, #320]	@ (800346c <HAL_RCC_OscConfig+0x274>)
 800332c:	5ccb      	ldrb	r3, [r1, r3]
 800332e:	f003 031f 	and.w	r3, r3, #31
 8003332:	fa22 f303 	lsr.w	r3, r2, r3
 8003336:	4a4e      	ldr	r2, [pc, #312]	@ (8003470 <HAL_RCC_OscConfig+0x278>)
 8003338:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800333a:	4b4e      	ldr	r3, [pc, #312]	@ (8003474 <HAL_RCC_OscConfig+0x27c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4618      	mov	r0, r3
 8003340:	f7fe f84a 	bl	80013d8 <HAL_InitTick>
 8003344:	4603      	mov	r3, r0
 8003346:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003348:	7bfb      	ldrb	r3, [r7, #15]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d052      	beq.n	80033f4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800334e:	7bfb      	ldrb	r3, [r7, #15]
 8003350:	e35e      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d032      	beq.n	80033c0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800335a:	4b43      	ldr	r3, [pc, #268]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a42      	ldr	r2, [pc, #264]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003360:	f043 0301 	orr.w	r3, r3, #1
 8003364:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003366:	f7fe f887 	bl	8001478 <HAL_GetTick>
 800336a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800336c:	e008      	b.n	8003380 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800336e:	f7fe f883 	bl	8001478 <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	2b02      	cmp	r3, #2
 800337a:	d901      	bls.n	8003380 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e347      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003380:	4b39      	ldr	r3, [pc, #228]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0302 	and.w	r3, r3, #2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d0f0      	beq.n	800336e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800338c:	4b36      	ldr	r3, [pc, #216]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a35      	ldr	r2, [pc, #212]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003392:	f043 0308 	orr.w	r3, r3, #8
 8003396:	6013      	str	r3, [r2, #0]
 8003398:	4b33      	ldr	r3, [pc, #204]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a1b      	ldr	r3, [r3, #32]
 80033a4:	4930      	ldr	r1, [pc, #192]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033aa:	4b2f      	ldr	r3, [pc, #188]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	69db      	ldr	r3, [r3, #28]
 80033b6:	021b      	lsls	r3, r3, #8
 80033b8:	492b      	ldr	r1, [pc, #172]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	604b      	str	r3, [r1, #4]
 80033be:	e01a      	b.n	80033f6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80033c0:	4b29      	ldr	r3, [pc, #164]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a28      	ldr	r2, [pc, #160]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80033c6:	f023 0301 	bic.w	r3, r3, #1
 80033ca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033cc:	f7fe f854 	bl	8001478 <HAL_GetTick>
 80033d0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80033d2:	e008      	b.n	80033e6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033d4:	f7fe f850 	bl	8001478 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e314      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80033e6:	4b20      	ldr	r3, [pc, #128]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1f0      	bne.n	80033d4 <HAL_RCC_OscConfig+0x1dc>
 80033f2:	e000      	b.n	80033f6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033f4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d073      	beq.n	80034ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003402:	69bb      	ldr	r3, [r7, #24]
 8003404:	2b08      	cmp	r3, #8
 8003406:	d005      	beq.n	8003414 <HAL_RCC_OscConfig+0x21c>
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	2b0c      	cmp	r3, #12
 800340c:	d10e      	bne.n	800342c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	2b03      	cmp	r3, #3
 8003412:	d10b      	bne.n	800342c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003414:	4b14      	ldr	r3, [pc, #80]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d063      	beq.n	80034e8 <HAL_RCC_OscConfig+0x2f0>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d15f      	bne.n	80034e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e2f1      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003434:	d106      	bne.n	8003444 <HAL_RCC_OscConfig+0x24c>
 8003436:	4b0c      	ldr	r3, [pc, #48]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a0b      	ldr	r2, [pc, #44]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 800343c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003440:	6013      	str	r3, [r2, #0]
 8003442:	e025      	b.n	8003490 <HAL_RCC_OscConfig+0x298>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800344c:	d114      	bne.n	8003478 <HAL_RCC_OscConfig+0x280>
 800344e:	4b06      	ldr	r3, [pc, #24]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a05      	ldr	r2, [pc, #20]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003454:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003458:	6013      	str	r3, [r2, #0]
 800345a:	4b03      	ldr	r3, [pc, #12]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a02      	ldr	r2, [pc, #8]	@ (8003468 <HAL_RCC_OscConfig+0x270>)
 8003460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003464:	6013      	str	r3, [r2, #0]
 8003466:	e013      	b.n	8003490 <HAL_RCC_OscConfig+0x298>
 8003468:	40021000 	.word	0x40021000
 800346c:	080066ac 	.word	0x080066ac
 8003470:	20000004 	.word	0x20000004
 8003474:	20000008 	.word	0x20000008
 8003478:	4ba0      	ldr	r3, [pc, #640]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a9f      	ldr	r2, [pc, #636]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 800347e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003482:	6013      	str	r3, [r2, #0]
 8003484:	4b9d      	ldr	r3, [pc, #628]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a9c      	ldr	r2, [pc, #624]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 800348a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800348e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d013      	beq.n	80034c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003498:	f7fd ffee 	bl	8001478 <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a0:	f7fd ffea 	bl	8001478 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b64      	cmp	r3, #100	@ 0x64
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e2ae      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034b2:	4b92      	ldr	r3, [pc, #584]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0f0      	beq.n	80034a0 <HAL_RCC_OscConfig+0x2a8>
 80034be:	e014      	b.n	80034ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c0:	f7fd ffda 	bl	8001478 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034c8:	f7fd ffd6 	bl	8001478 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b64      	cmp	r3, #100	@ 0x64
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e29a      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034da:	4b88      	ldr	r3, [pc, #544]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1f0      	bne.n	80034c8 <HAL_RCC_OscConfig+0x2d0>
 80034e6:	e000      	b.n	80034ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d060      	beq.n	80035b8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	2b04      	cmp	r3, #4
 80034fa:	d005      	beq.n	8003508 <HAL_RCC_OscConfig+0x310>
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	2b0c      	cmp	r3, #12
 8003500:	d119      	bne.n	8003536 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2b02      	cmp	r3, #2
 8003506:	d116      	bne.n	8003536 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003508:	4b7c      	ldr	r3, [pc, #496]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003510:	2b00      	cmp	r3, #0
 8003512:	d005      	beq.n	8003520 <HAL_RCC_OscConfig+0x328>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e277      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003520:	4b76      	ldr	r3, [pc, #472]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	061b      	lsls	r3, r3, #24
 800352e:	4973      	ldr	r1, [pc, #460]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003530:	4313      	orrs	r3, r2
 8003532:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003534:	e040      	b.n	80035b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d023      	beq.n	8003586 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800353e:	4b6f      	ldr	r3, [pc, #444]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a6e      	ldr	r2, [pc, #440]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003544:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003548:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354a:	f7fd ff95 	bl	8001478 <HAL_GetTick>
 800354e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003550:	e008      	b.n	8003564 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003552:	f7fd ff91 	bl	8001478 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e255      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003564:	4b65      	ldr	r3, [pc, #404]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800356c:	2b00      	cmp	r3, #0
 800356e:	d0f0      	beq.n	8003552 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003570:	4b62      	ldr	r3, [pc, #392]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	691b      	ldr	r3, [r3, #16]
 800357c:	061b      	lsls	r3, r3, #24
 800357e:	495f      	ldr	r1, [pc, #380]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003580:	4313      	orrs	r3, r2
 8003582:	604b      	str	r3, [r1, #4]
 8003584:	e018      	b.n	80035b8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003586:	4b5d      	ldr	r3, [pc, #372]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a5c      	ldr	r2, [pc, #368]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 800358c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003590:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003592:	f7fd ff71 	bl	8001478 <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003598:	e008      	b.n	80035ac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800359a:	f7fd ff6d 	bl	8001478 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d901      	bls.n	80035ac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e231      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035ac:	4b53      	ldr	r3, [pc, #332]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d1f0      	bne.n	800359a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0308 	and.w	r3, r3, #8
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d03c      	beq.n	800363e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d01c      	beq.n	8003606 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035cc:	4b4b      	ldr	r3, [pc, #300]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80035ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035d2:	4a4a      	ldr	r2, [pc, #296]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80035d4:	f043 0301 	orr.w	r3, r3, #1
 80035d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035dc:	f7fd ff4c 	bl	8001478 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035e2:	e008      	b.n	80035f6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e4:	f7fd ff48 	bl	8001478 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e20c      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035f6:	4b41      	ldr	r3, [pc, #260]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80035f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d0ef      	beq.n	80035e4 <HAL_RCC_OscConfig+0x3ec>
 8003604:	e01b      	b.n	800363e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003606:	4b3d      	ldr	r3, [pc, #244]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003608:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800360c:	4a3b      	ldr	r2, [pc, #236]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 800360e:	f023 0301 	bic.w	r3, r3, #1
 8003612:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003616:	f7fd ff2f 	bl	8001478 <HAL_GetTick>
 800361a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800361c:	e008      	b.n	8003630 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800361e:	f7fd ff2b 	bl	8001478 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	2b02      	cmp	r3, #2
 800362a:	d901      	bls.n	8003630 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e1ef      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003630:	4b32      	ldr	r3, [pc, #200]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003632:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1ef      	bne.n	800361e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	2b00      	cmp	r3, #0
 8003648:	f000 80a6 	beq.w	8003798 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800364c:	2300      	movs	r3, #0
 800364e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003650:	4b2a      	ldr	r3, [pc, #168]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003654:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10d      	bne.n	8003678 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800365c:	4b27      	ldr	r3, [pc, #156]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 800365e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003660:	4a26      	ldr	r2, [pc, #152]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 8003662:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003666:	6593      	str	r3, [r2, #88]	@ 0x58
 8003668:	4b24      	ldr	r3, [pc, #144]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 800366a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800366c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003670:	60bb      	str	r3, [r7, #8]
 8003672:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003674:	2301      	movs	r3, #1
 8003676:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003678:	4b21      	ldr	r3, [pc, #132]	@ (8003700 <HAL_RCC_OscConfig+0x508>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003680:	2b00      	cmp	r3, #0
 8003682:	d118      	bne.n	80036b6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003684:	4b1e      	ldr	r3, [pc, #120]	@ (8003700 <HAL_RCC_OscConfig+0x508>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a1d      	ldr	r2, [pc, #116]	@ (8003700 <HAL_RCC_OscConfig+0x508>)
 800368a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800368e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003690:	f7fd fef2 	bl	8001478 <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003698:	f7fd feee 	bl	8001478 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e1b2      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036aa:	4b15      	ldr	r3, [pc, #84]	@ (8003700 <HAL_RCC_OscConfig+0x508>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d0f0      	beq.n	8003698 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d108      	bne.n	80036d0 <HAL_RCC_OscConfig+0x4d8>
 80036be:	4b0f      	ldr	r3, [pc, #60]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80036c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c4:	4a0d      	ldr	r2, [pc, #52]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80036c6:	f043 0301 	orr.w	r3, r3, #1
 80036ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036ce:	e029      	b.n	8003724 <HAL_RCC_OscConfig+0x52c>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	2b05      	cmp	r3, #5
 80036d6:	d115      	bne.n	8003704 <HAL_RCC_OscConfig+0x50c>
 80036d8:	4b08      	ldr	r3, [pc, #32]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80036da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036de:	4a07      	ldr	r2, [pc, #28]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80036e0:	f043 0304 	orr.w	r3, r3, #4
 80036e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036e8:	4b04      	ldr	r3, [pc, #16]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80036ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ee:	4a03      	ldr	r2, [pc, #12]	@ (80036fc <HAL_RCC_OscConfig+0x504>)
 80036f0:	f043 0301 	orr.w	r3, r3, #1
 80036f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036f8:	e014      	b.n	8003724 <HAL_RCC_OscConfig+0x52c>
 80036fa:	bf00      	nop
 80036fc:	40021000 	.word	0x40021000
 8003700:	40007000 	.word	0x40007000
 8003704:	4b9a      	ldr	r3, [pc, #616]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 8003706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800370a:	4a99      	ldr	r2, [pc, #612]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 800370c:	f023 0301 	bic.w	r3, r3, #1
 8003710:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003714:	4b96      	ldr	r3, [pc, #600]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371a:	4a95      	ldr	r2, [pc, #596]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 800371c:	f023 0304 	bic.w	r3, r3, #4
 8003720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d016      	beq.n	800375a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800372c:	f7fd fea4 	bl	8001478 <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003732:	e00a      	b.n	800374a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003734:	f7fd fea0 	bl	8001478 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003742:	4293      	cmp	r3, r2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e162      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800374a:	4b89      	ldr	r3, [pc, #548]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 800374c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0ed      	beq.n	8003734 <HAL_RCC_OscConfig+0x53c>
 8003758:	e015      	b.n	8003786 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800375a:	f7fd fe8d 	bl	8001478 <HAL_GetTick>
 800375e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003760:	e00a      	b.n	8003778 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003762:	f7fd fe89 	bl	8001478 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003770:	4293      	cmp	r3, r2
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e14b      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003778:	4b7d      	ldr	r3, [pc, #500]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 800377a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1ed      	bne.n	8003762 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003786:	7ffb      	ldrb	r3, [r7, #31]
 8003788:	2b01      	cmp	r3, #1
 800378a:	d105      	bne.n	8003798 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800378c:	4b78      	ldr	r3, [pc, #480]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 800378e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003790:	4a77      	ldr	r2, [pc, #476]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 8003792:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003796:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0320 	and.w	r3, r3, #32
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d03c      	beq.n	800381e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d01c      	beq.n	80037e6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80037ac:	4b70      	ldr	r3, [pc, #448]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 80037ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037b2:	4a6f      	ldr	r2, [pc, #444]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 80037b4:	f043 0301 	orr.w	r3, r3, #1
 80037b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037bc:	f7fd fe5c 	bl	8001478 <HAL_GetTick>
 80037c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037c4:	f7fd fe58 	bl	8001478 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e11c      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037d6:	4b66      	ldr	r3, [pc, #408]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 80037d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037dc:	f003 0302 	and.w	r3, r3, #2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d0ef      	beq.n	80037c4 <HAL_RCC_OscConfig+0x5cc>
 80037e4:	e01b      	b.n	800381e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037e6:	4b62      	ldr	r3, [pc, #392]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 80037e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037ec:	4a60      	ldr	r2, [pc, #384]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 80037ee:	f023 0301 	bic.w	r3, r3, #1
 80037f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037f6:	f7fd fe3f 	bl	8001478 <HAL_GetTick>
 80037fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037fc:	e008      	b.n	8003810 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037fe:	f7fd fe3b 	bl	8001478 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	2b02      	cmp	r3, #2
 800380a:	d901      	bls.n	8003810 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e0ff      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003810:	4b57      	ldr	r3, [pc, #348]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 8003812:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1ef      	bne.n	80037fe <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 80f3 	beq.w	8003a0e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800382c:	2b02      	cmp	r3, #2
 800382e:	f040 80c9 	bne.w	80039c4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003832:	4b4f      	ldr	r3, [pc, #316]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	f003 0203 	and.w	r2, r3, #3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003842:	429a      	cmp	r2, r3
 8003844:	d12c      	bne.n	80038a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003850:	3b01      	subs	r3, #1
 8003852:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003854:	429a      	cmp	r2, r3
 8003856:	d123      	bne.n	80038a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003862:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003864:	429a      	cmp	r2, r3
 8003866:	d11b      	bne.n	80038a0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003872:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003874:	429a      	cmp	r2, r3
 8003876:	d113      	bne.n	80038a0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003882:	085b      	lsrs	r3, r3, #1
 8003884:	3b01      	subs	r3, #1
 8003886:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003888:	429a      	cmp	r2, r3
 800388a:	d109      	bne.n	80038a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003896:	085b      	lsrs	r3, r3, #1
 8003898:	3b01      	subs	r3, #1
 800389a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800389c:	429a      	cmp	r2, r3
 800389e:	d06b      	beq.n	8003978 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	2b0c      	cmp	r3, #12
 80038a4:	d062      	beq.n	800396c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80038a6:	4b32      	ldr	r3, [pc, #200]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e0ac      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80038b6:	4b2e      	ldr	r3, [pc, #184]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a2d      	ldr	r2, [pc, #180]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 80038bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038c0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038c2:	f7fd fdd9 	bl	8001478 <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038c8:	e008      	b.n	80038dc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ca:	f7fd fdd5 	bl	8001478 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d901      	bls.n	80038dc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e099      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038dc:	4b24      	ldr	r3, [pc, #144]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1f0      	bne.n	80038ca <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038e8:	4b21      	ldr	r3, [pc, #132]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 80038ea:	68da      	ldr	r2, [r3, #12]
 80038ec:	4b21      	ldr	r3, [pc, #132]	@ (8003974 <HAL_RCC_OscConfig+0x77c>)
 80038ee:	4013      	ands	r3, r2
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80038f8:	3a01      	subs	r2, #1
 80038fa:	0112      	lsls	r2, r2, #4
 80038fc:	4311      	orrs	r1, r2
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003902:	0212      	lsls	r2, r2, #8
 8003904:	4311      	orrs	r1, r2
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800390a:	0852      	lsrs	r2, r2, #1
 800390c:	3a01      	subs	r2, #1
 800390e:	0552      	lsls	r2, r2, #21
 8003910:	4311      	orrs	r1, r2
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003916:	0852      	lsrs	r2, r2, #1
 8003918:	3a01      	subs	r2, #1
 800391a:	0652      	lsls	r2, r2, #25
 800391c:	4311      	orrs	r1, r2
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003922:	06d2      	lsls	r2, r2, #27
 8003924:	430a      	orrs	r2, r1
 8003926:	4912      	ldr	r1, [pc, #72]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 8003928:	4313      	orrs	r3, r2
 800392a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800392c:	4b10      	ldr	r3, [pc, #64]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a0f      	ldr	r2, [pc, #60]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 8003932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003936:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003938:	4b0d      	ldr	r3, [pc, #52]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	4a0c      	ldr	r2, [pc, #48]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 800393e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003942:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003944:	f7fd fd98 	bl	8001478 <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800394a:	e008      	b.n	800395e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800394c:	f7fd fd94 	bl	8001478 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e058      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800395e:	4b04      	ldr	r3, [pc, #16]	@ (8003970 <HAL_RCC_OscConfig+0x778>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d0f0      	beq.n	800394c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800396a:	e050      	b.n	8003a0e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e04f      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
 8003970:	40021000 	.word	0x40021000
 8003974:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003978:	4b27      	ldr	r3, [pc, #156]	@ (8003a18 <HAL_RCC_OscConfig+0x820>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d144      	bne.n	8003a0e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003984:	4b24      	ldr	r3, [pc, #144]	@ (8003a18 <HAL_RCC_OscConfig+0x820>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a23      	ldr	r2, [pc, #140]	@ (8003a18 <HAL_RCC_OscConfig+0x820>)
 800398a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800398e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003990:	4b21      	ldr	r3, [pc, #132]	@ (8003a18 <HAL_RCC_OscConfig+0x820>)
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	4a20      	ldr	r2, [pc, #128]	@ (8003a18 <HAL_RCC_OscConfig+0x820>)
 8003996:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800399a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800399c:	f7fd fd6c 	bl	8001478 <HAL_GetTick>
 80039a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039a2:	e008      	b.n	80039b6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039a4:	f7fd fd68 	bl	8001478 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d901      	bls.n	80039b6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	e02c      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039b6:	4b18      	ldr	r3, [pc, #96]	@ (8003a18 <HAL_RCC_OscConfig+0x820>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d0f0      	beq.n	80039a4 <HAL_RCC_OscConfig+0x7ac>
 80039c2:	e024      	b.n	8003a0e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	2b0c      	cmp	r3, #12
 80039c8:	d01f      	beq.n	8003a0a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ca:	4b13      	ldr	r3, [pc, #76]	@ (8003a18 <HAL_RCC_OscConfig+0x820>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a12      	ldr	r2, [pc, #72]	@ (8003a18 <HAL_RCC_OscConfig+0x820>)
 80039d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d6:	f7fd fd4f 	bl	8001478 <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039dc:	e008      	b.n	80039f0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039de:	f7fd fd4b 	bl	8001478 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d901      	bls.n	80039f0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e00f      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039f0:	4b09      	ldr	r3, [pc, #36]	@ (8003a18 <HAL_RCC_OscConfig+0x820>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1f0      	bne.n	80039de <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80039fc:	4b06      	ldr	r3, [pc, #24]	@ (8003a18 <HAL_RCC_OscConfig+0x820>)
 80039fe:	68da      	ldr	r2, [r3, #12]
 8003a00:	4905      	ldr	r1, [pc, #20]	@ (8003a18 <HAL_RCC_OscConfig+0x820>)
 8003a02:	4b06      	ldr	r3, [pc, #24]	@ (8003a1c <HAL_RCC_OscConfig+0x824>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	60cb      	str	r3, [r1, #12]
 8003a08:	e001      	b.n	8003a0e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e000      	b.n	8003a10 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3720      	adds	r7, #32
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	feeefffc 	.word	0xfeeefffc

08003a20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d101      	bne.n	8003a34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e0e7      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a34:	4b75      	ldr	r3, [pc, #468]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0307 	and.w	r3, r3, #7
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d910      	bls.n	8003a64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a42:	4b72      	ldr	r3, [pc, #456]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f023 0207 	bic.w	r2, r3, #7
 8003a4a:	4970      	ldr	r1, [pc, #448]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a52:	4b6e      	ldr	r3, [pc, #440]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0307 	and.w	r3, r3, #7
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d001      	beq.n	8003a64 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e0cf      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d010      	beq.n	8003a92 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689a      	ldr	r2, [r3, #8]
 8003a74:	4b66      	ldr	r3, [pc, #408]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d908      	bls.n	8003a92 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a80:	4b63      	ldr	r3, [pc, #396]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	4960      	ldr	r1, [pc, #384]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d04c      	beq.n	8003b38 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2b03      	cmp	r3, #3
 8003aa4:	d107      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aa6:	4b5a      	ldr	r3, [pc, #360]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d121      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e0a6      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d107      	bne.n	8003ace <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003abe:	4b54      	ldr	r3, [pc, #336]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d115      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e09a      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d107      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ad6:	4b4e      	ldr	r3, [pc, #312]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d109      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e08e      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ae6:	4b4a      	ldr	r3, [pc, #296]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e086      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003af6:	4b46      	ldr	r3, [pc, #280]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f023 0203 	bic.w	r2, r3, #3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	4943      	ldr	r1, [pc, #268]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b08:	f7fd fcb6 	bl	8001478 <HAL_GetTick>
 8003b0c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0e:	e00a      	b.n	8003b26 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b10:	f7fd fcb2 	bl	8001478 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e06e      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b26:	4b3a      	ldr	r3, [pc, #232]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f003 020c 	and.w	r2, r3, #12
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d1eb      	bne.n	8003b10 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d010      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	4b31      	ldr	r3, [pc, #196]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d208      	bcs.n	8003b66 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b54:	4b2e      	ldr	r3, [pc, #184]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	492b      	ldr	r1, [pc, #172]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b66:	4b29      	ldr	r3, [pc, #164]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0307 	and.w	r3, r3, #7
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d210      	bcs.n	8003b96 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b74:	4b25      	ldr	r3, [pc, #148]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f023 0207 	bic.w	r2, r3, #7
 8003b7c:	4923      	ldr	r1, [pc, #140]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b84:	4b21      	ldr	r3, [pc, #132]	@ (8003c0c <HAL_RCC_ClockConfig+0x1ec>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0307 	and.w	r3, r3, #7
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d001      	beq.n	8003b96 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e036      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0304 	and.w	r3, r3, #4
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d008      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	4918      	ldr	r1, [pc, #96]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0308 	and.w	r3, r3, #8
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d009      	beq.n	8003bd4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bc0:	4b13      	ldr	r3, [pc, #76]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	4910      	ldr	r1, [pc, #64]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bd4:	f000 f824 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	4b0d      	ldr	r3, [pc, #52]	@ (8003c10 <HAL_RCC_ClockConfig+0x1f0>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	091b      	lsrs	r3, r3, #4
 8003be0:	f003 030f 	and.w	r3, r3, #15
 8003be4:	490b      	ldr	r1, [pc, #44]	@ (8003c14 <HAL_RCC_ClockConfig+0x1f4>)
 8003be6:	5ccb      	ldrb	r3, [r1, r3]
 8003be8:	f003 031f 	and.w	r3, r3, #31
 8003bec:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf0:	4a09      	ldr	r2, [pc, #36]	@ (8003c18 <HAL_RCC_ClockConfig+0x1f8>)
 8003bf2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003bf4:	4b09      	ldr	r3, [pc, #36]	@ (8003c1c <HAL_RCC_ClockConfig+0x1fc>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7fd fbed 	bl	80013d8 <HAL_InitTick>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c02:	7afb      	ldrb	r3, [r7, #11]
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3710      	adds	r7, #16
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	40022000 	.word	0x40022000
 8003c10:	40021000 	.word	0x40021000
 8003c14:	080066ac 	.word	0x080066ac
 8003c18:	20000004 	.word	0x20000004
 8003c1c:	20000008 	.word	0x20000008

08003c20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b089      	sub	sp, #36	@ 0x24
 8003c24:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c26:	2300      	movs	r3, #0
 8003c28:	61fb      	str	r3, [r7, #28]
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c2e:	4b3e      	ldr	r3, [pc, #248]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 030c 	and.w	r3, r3, #12
 8003c36:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c38:	4b3b      	ldr	r3, [pc, #236]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d005      	beq.n	8003c54 <HAL_RCC_GetSysClockFreq+0x34>
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	2b0c      	cmp	r3, #12
 8003c4c:	d121      	bne.n	8003c92 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d11e      	bne.n	8003c92 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c54:	4b34      	ldr	r3, [pc, #208]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0308 	and.w	r3, r3, #8
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d107      	bne.n	8003c70 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c60:	4b31      	ldr	r3, [pc, #196]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c66:	0a1b      	lsrs	r3, r3, #8
 8003c68:	f003 030f 	and.w	r3, r3, #15
 8003c6c:	61fb      	str	r3, [r7, #28]
 8003c6e:	e005      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c70:	4b2d      	ldr	r3, [pc, #180]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	091b      	lsrs	r3, r3, #4
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c7c:	4a2b      	ldr	r2, [pc, #172]	@ (8003d2c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c84:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10d      	bne.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c90:	e00a      	b.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	2b04      	cmp	r3, #4
 8003c96:	d102      	bne.n	8003c9e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c98:	4b25      	ldr	r3, [pc, #148]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c9a:	61bb      	str	r3, [r7, #24]
 8003c9c:	e004      	b.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	2b08      	cmp	r3, #8
 8003ca2:	d101      	bne.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ca4:	4b23      	ldr	r3, [pc, #140]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ca6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	2b0c      	cmp	r3, #12
 8003cac:	d134      	bne.n	8003d18 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003cae:	4b1e      	ldr	r3, [pc, #120]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	f003 0303 	and.w	r3, r3, #3
 8003cb6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d003      	beq.n	8003cc6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	2b03      	cmp	r3, #3
 8003cc2:	d003      	beq.n	8003ccc <HAL_RCC_GetSysClockFreq+0xac>
 8003cc4:	e005      	b.n	8003cd2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x110>)
 8003cc8:	617b      	str	r3, [r7, #20]
      break;
 8003cca:	e005      	b.n	8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ccc:	4b19      	ldr	r3, [pc, #100]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cce:	617b      	str	r3, [r7, #20]
      break;
 8003cd0:	e002      	b.n	8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	617b      	str	r3, [r7, #20]
      break;
 8003cd6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cd8:	4b13      	ldr	r3, [pc, #76]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	091b      	lsrs	r3, r3, #4
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ce6:	4b10      	ldr	r3, [pc, #64]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	0a1b      	lsrs	r3, r3, #8
 8003cec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	fb03 f202 	mul.w	r2, r3, r2
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	0e5b      	lsrs	r3, r3, #25
 8003d04:	f003 0303 	and.w	r3, r3, #3
 8003d08:	3301      	adds	r3, #1
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d16:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d18:	69bb      	ldr	r3, [r7, #24]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3724      	adds	r7, #36	@ 0x24
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	080066c4 	.word	0x080066c4
 8003d30:	00f42400 	.word	0x00f42400
 8003d34:	007a1200 	.word	0x007a1200

08003d38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d3c:	4b03      	ldr	r3, [pc, #12]	@ (8003d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	20000004 	.word	0x20000004

08003d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d54:	f7ff fff0 	bl	8003d38 <HAL_RCC_GetHCLKFreq>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	0a1b      	lsrs	r3, r3, #8
 8003d60:	f003 0307 	and.w	r3, r3, #7
 8003d64:	4904      	ldr	r1, [pc, #16]	@ (8003d78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d66:	5ccb      	ldrb	r3, [r1, r3]
 8003d68:	f003 031f 	and.w	r3, r3, #31
 8003d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40021000 	.word	0x40021000
 8003d78:	080066bc 	.word	0x080066bc

08003d7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d80:	f7ff ffda 	bl	8003d38 <HAL_RCC_GetHCLKFreq>
 8003d84:	4602      	mov	r2, r0
 8003d86:	4b06      	ldr	r3, [pc, #24]	@ (8003da0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	0adb      	lsrs	r3, r3, #11
 8003d8c:	f003 0307 	and.w	r3, r3, #7
 8003d90:	4904      	ldr	r1, [pc, #16]	@ (8003da4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d92:	5ccb      	ldrb	r3, [r1, r3]
 8003d94:	f003 031f 	and.w	r3, r3, #31
 8003d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40021000 	.word	0x40021000
 8003da4:	080066bc 	.word	0x080066bc

08003da8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003db0:	2300      	movs	r3, #0
 8003db2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003db4:	4b2a      	ldr	r3, [pc, #168]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003dc0:	f7ff f9b6 	bl	8003130 <HAL_PWREx_GetVoltageRange>
 8003dc4:	6178      	str	r0, [r7, #20]
 8003dc6:	e014      	b.n	8003df2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003dc8:	4b25      	ldr	r3, [pc, #148]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dcc:	4a24      	ldr	r2, [pc, #144]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dd4:	4b22      	ldr	r3, [pc, #136]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ddc:	60fb      	str	r3, [r7, #12]
 8003dde:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003de0:	f7ff f9a6 	bl	8003130 <HAL_PWREx_GetVoltageRange>
 8003de4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003de6:	4b1e      	ldr	r3, [pc, #120]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dea:	4a1d      	ldr	r2, [pc, #116]	@ (8003e60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003df0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003df8:	d10b      	bne.n	8003e12 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b80      	cmp	r3, #128	@ 0x80
 8003dfe:	d919      	bls.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e04:	d902      	bls.n	8003e0c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e06:	2302      	movs	r3, #2
 8003e08:	613b      	str	r3, [r7, #16]
 8003e0a:	e013      	b.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	613b      	str	r3, [r7, #16]
 8003e10:	e010      	b.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b80      	cmp	r3, #128	@ 0x80
 8003e16:	d902      	bls.n	8003e1e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e18:	2303      	movs	r3, #3
 8003e1a:	613b      	str	r3, [r7, #16]
 8003e1c:	e00a      	b.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b80      	cmp	r3, #128	@ 0x80
 8003e22:	d102      	bne.n	8003e2a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e24:	2302      	movs	r3, #2
 8003e26:	613b      	str	r3, [r7, #16]
 8003e28:	e004      	b.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2b70      	cmp	r3, #112	@ 0x70
 8003e2e:	d101      	bne.n	8003e34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e30:	2301      	movs	r3, #1
 8003e32:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e34:	4b0b      	ldr	r3, [pc, #44]	@ (8003e64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f023 0207 	bic.w	r2, r3, #7
 8003e3c:	4909      	ldr	r1, [pc, #36]	@ (8003e64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e44:	4b07      	ldr	r3, [pc, #28]	@ (8003e64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0307 	and.w	r3, r3, #7
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d001      	beq.n	8003e56 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e000      	b.n	8003e58 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3718      	adds	r7, #24
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40021000 	.word	0x40021000
 8003e64:	40022000 	.word	0x40022000

08003e68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e70:	2300      	movs	r3, #0
 8003e72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e74:	2300      	movs	r3, #0
 8003e76:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d031      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e88:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e8c:	d01a      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003e8e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e92:	d814      	bhi.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d009      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003e98:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e9c:	d10f      	bne.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003e9e:	4b5d      	ldr	r3, [pc, #372]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	4a5c      	ldr	r2, [pc, #368]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ea4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ea8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003eaa:	e00c      	b.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	3304      	adds	r3, #4
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f000 f9de 	bl	8004274 <RCCEx_PLLSAI1_Config>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ebc:	e003      	b.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	74fb      	strb	r3, [r7, #19]
      break;
 8003ec2:	e000      	b.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003ec4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ec6:	7cfb      	ldrb	r3, [r7, #19]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d10b      	bne.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ecc:	4b51      	ldr	r3, [pc, #324]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eda:	494e      	ldr	r1, [pc, #312]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003ee2:	e001      	b.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ee4:	7cfb      	ldrb	r3, [r7, #19]
 8003ee6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	f000 809e 	beq.w	8004032 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003efa:	4b46      	ldr	r3, [pc, #280]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003f06:	2301      	movs	r3, #1
 8003f08:	e000      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d00d      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f10:	4b40      	ldr	r3, [pc, #256]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f14:	4a3f      	ldr	r2, [pc, #252]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f1c:	4b3d      	ldr	r3, [pc, #244]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f24:	60bb      	str	r3, [r7, #8]
 8003f26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f2c:	4b3a      	ldr	r3, [pc, #232]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a39      	ldr	r2, [pc, #228]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003f32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f38:	f7fd fa9e 	bl	8001478 <HAL_GetTick>
 8003f3c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f3e:	e009      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f40:	f7fd fa9a 	bl	8001478 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d902      	bls.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	74fb      	strb	r3, [r7, #19]
        break;
 8003f52:	e005      	b.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f54:	4b30      	ldr	r3, [pc, #192]	@ (8004018 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0ef      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003f60:	7cfb      	ldrb	r3, [r7, #19]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d15a      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f66:	4b2b      	ldr	r3, [pc, #172]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f70:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d01e      	beq.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d019      	beq.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f82:	4b24      	ldr	r3, [pc, #144]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f8c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f8e:	4b21      	ldr	r3, [pc, #132]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f94:	4a1f      	ldr	r2, [pc, #124]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003fa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003faa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003fae:	4a19      	ldr	r2, [pc, #100]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d016      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc0:	f7fd fa5a 	bl	8001478 <HAL_GetTick>
 8003fc4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fc6:	e00b      	b.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fc8:	f7fd fa56 	bl	8001478 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d902      	bls.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	74fb      	strb	r3, [r7, #19]
            break;
 8003fde:	e006      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0ec      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003fee:	7cfb      	ldrb	r3, [r7, #19]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10b      	bne.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ff4:	4b07      	ldr	r3, [pc, #28]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ffa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004002:	4904      	ldr	r1, [pc, #16]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004004:	4313      	orrs	r3, r2
 8004006:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800400a:	e009      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800400c:	7cfb      	ldrb	r3, [r7, #19]
 800400e:	74bb      	strb	r3, [r7, #18]
 8004010:	e006      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004012:	bf00      	nop
 8004014:	40021000 	.word	0x40021000
 8004018:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800401c:	7cfb      	ldrb	r3, [r7, #19]
 800401e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004020:	7c7b      	ldrb	r3, [r7, #17]
 8004022:	2b01      	cmp	r3, #1
 8004024:	d105      	bne.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004026:	4b8a      	ldr	r3, [pc, #552]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800402a:	4a89      	ldr	r2, [pc, #548]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800402c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004030:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00a      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800403e:	4b84      	ldr	r3, [pc, #528]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004044:	f023 0203 	bic.w	r2, r3, #3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a1b      	ldr	r3, [r3, #32]
 800404c:	4980      	ldr	r1, [pc, #512]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800404e:	4313      	orrs	r3, r2
 8004050:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d00a      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004060:	4b7b      	ldr	r3, [pc, #492]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004066:	f023 020c 	bic.w	r2, r3, #12
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406e:	4978      	ldr	r1, [pc, #480]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004070:	4313      	orrs	r3, r2
 8004072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0320 	and.w	r3, r3, #32
 800407e:	2b00      	cmp	r3, #0
 8004080:	d00a      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004082:	4b73      	ldr	r3, [pc, #460]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004088:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004090:	496f      	ldr	r1, [pc, #444]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004092:	4313      	orrs	r3, r2
 8004094:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00a      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040a4:	4b6a      	ldr	r3, [pc, #424]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040aa:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040b2:	4967      	ldr	r1, [pc, #412]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00a      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80040c6:	4b62      	ldr	r3, [pc, #392]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040cc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d4:	495e      	ldr	r1, [pc, #376]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d00a      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040e8:	4b59      	ldr	r3, [pc, #356]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f6:	4956      	ldr	r1, [pc, #344]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00a      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800410a:	4b51      	ldr	r3, [pc, #324]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800410c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004110:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004118:	494d      	ldr	r1, [pc, #308]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800411a:	4313      	orrs	r3, r2
 800411c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d028      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800412c:	4b48      	ldr	r3, [pc, #288]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800412e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004132:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413a:	4945      	ldr	r1, [pc, #276]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800413c:	4313      	orrs	r3, r2
 800413e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004146:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800414a:	d106      	bne.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800414c:	4b40      	ldr	r3, [pc, #256]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	4a3f      	ldr	r2, [pc, #252]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004152:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004156:	60d3      	str	r3, [r2, #12]
 8004158:	e011      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004162:	d10c      	bne.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	3304      	adds	r3, #4
 8004168:	2101      	movs	r1, #1
 800416a:	4618      	mov	r0, r3
 800416c:	f000 f882 	bl	8004274 <RCCEx_PLLSAI1_Config>
 8004170:	4603      	mov	r3, r0
 8004172:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004174:	7cfb      	ldrb	r3, [r7, #19]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800417a:	7cfb      	ldrb	r3, [r7, #19]
 800417c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d028      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800418a:	4b31      	ldr	r3, [pc, #196]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800418c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004190:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004198:	492d      	ldr	r1, [pc, #180]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800419a:	4313      	orrs	r3, r2
 800419c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041a8:	d106      	bne.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041aa:	4b29      	ldr	r3, [pc, #164]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	4a28      	ldr	r2, [pc, #160]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041b4:	60d3      	str	r3, [r2, #12]
 80041b6:	e011      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041c0:	d10c      	bne.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	3304      	adds	r3, #4
 80041c6:	2101      	movs	r1, #1
 80041c8:	4618      	mov	r0, r3
 80041ca:	f000 f853 	bl	8004274 <RCCEx_PLLSAI1_Config>
 80041ce:	4603      	mov	r3, r0
 80041d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041d2:	7cfb      	ldrb	r3, [r7, #19]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80041d8:	7cfb      	ldrb	r3, [r7, #19]
 80041da:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d01c      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041e8:	4b19      	ldr	r3, [pc, #100]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041f6:	4916      	ldr	r1, [pc, #88]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004202:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004206:	d10c      	bne.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	3304      	adds	r3, #4
 800420c:	2102      	movs	r1, #2
 800420e:	4618      	mov	r0, r3
 8004210:	f000 f830 	bl	8004274 <RCCEx_PLLSAI1_Config>
 8004214:	4603      	mov	r3, r0
 8004216:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004218:	7cfb      	ldrb	r3, [r7, #19]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800421e:	7cfb      	ldrb	r3, [r7, #19]
 8004220:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d00a      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800422e:	4b08      	ldr	r3, [pc, #32]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004234:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800423c:	4904      	ldr	r1, [pc, #16]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800423e:	4313      	orrs	r3, r2
 8004240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004244:	7cbb      	ldrb	r3, [r7, #18]
}
 8004246:	4618      	mov	r0, r3
 8004248:	3718      	adds	r7, #24
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	40021000 	.word	0x40021000

08004254 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004254:	b480      	push	{r7}
 8004256:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004258:	4b05      	ldr	r3, [pc, #20]	@ (8004270 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a04      	ldr	r2, [pc, #16]	@ (8004270 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800425e:	f043 0304 	orr.w	r3, r3, #4
 8004262:	6013      	str	r3, [r2, #0]
}
 8004264:	bf00      	nop
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop
 8004270:	40021000 	.word	0x40021000

08004274 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800427e:	2300      	movs	r3, #0
 8004280:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004282:	4b74      	ldr	r3, [pc, #464]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	f003 0303 	and.w	r3, r3, #3
 800428a:	2b00      	cmp	r3, #0
 800428c:	d018      	beq.n	80042c0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800428e:	4b71      	ldr	r3, [pc, #452]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	f003 0203 	and.w	r2, r3, #3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	429a      	cmp	r2, r3
 800429c:	d10d      	bne.n	80042ba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
       ||
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d009      	beq.n	80042ba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80042a6:	4b6b      	ldr	r3, [pc, #428]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	091b      	lsrs	r3, r3, #4
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	1c5a      	adds	r2, r3, #1
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685b      	ldr	r3, [r3, #4]
       ||
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d047      	beq.n	800434a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	73fb      	strb	r3, [r7, #15]
 80042be:	e044      	b.n	800434a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b03      	cmp	r3, #3
 80042c6:	d018      	beq.n	80042fa <RCCEx_PLLSAI1_Config+0x86>
 80042c8:	2b03      	cmp	r3, #3
 80042ca:	d825      	bhi.n	8004318 <RCCEx_PLLSAI1_Config+0xa4>
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d002      	beq.n	80042d6 <RCCEx_PLLSAI1_Config+0x62>
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d009      	beq.n	80042e8 <RCCEx_PLLSAI1_Config+0x74>
 80042d4:	e020      	b.n	8004318 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80042d6:	4b5f      	ldr	r3, [pc, #380]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d11d      	bne.n	800431e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042e6:	e01a      	b.n	800431e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80042e8:	4b5a      	ldr	r3, [pc, #360]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d116      	bne.n	8004322 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042f8:	e013      	b.n	8004322 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80042fa:	4b56      	ldr	r3, [pc, #344]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10f      	bne.n	8004326 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004306:	4b53      	ldr	r3, [pc, #332]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d109      	bne.n	8004326 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004316:	e006      	b.n	8004326 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	73fb      	strb	r3, [r7, #15]
      break;
 800431c:	e004      	b.n	8004328 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800431e:	bf00      	nop
 8004320:	e002      	b.n	8004328 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004322:	bf00      	nop
 8004324:	e000      	b.n	8004328 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004326:	bf00      	nop
    }

    if(status == HAL_OK)
 8004328:	7bfb      	ldrb	r3, [r7, #15]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10d      	bne.n	800434a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800432e:	4b49      	ldr	r3, [pc, #292]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6819      	ldr	r1, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	3b01      	subs	r3, #1
 8004340:	011b      	lsls	r3, r3, #4
 8004342:	430b      	orrs	r3, r1
 8004344:	4943      	ldr	r1, [pc, #268]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004346:	4313      	orrs	r3, r2
 8004348:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800434a:	7bfb      	ldrb	r3, [r7, #15]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d17c      	bne.n	800444a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004350:	4b40      	ldr	r3, [pc, #256]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a3f      	ldr	r2, [pc, #252]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004356:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800435a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800435c:	f7fd f88c 	bl	8001478 <HAL_GetTick>
 8004360:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004362:	e009      	b.n	8004378 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004364:	f7fd f888 	bl	8001478 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b02      	cmp	r3, #2
 8004370:	d902      	bls.n	8004378 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	73fb      	strb	r3, [r7, #15]
        break;
 8004376:	e005      	b.n	8004384 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004378:	4b36      	ldr	r3, [pc, #216]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1ef      	bne.n	8004364 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004384:	7bfb      	ldrb	r3, [r7, #15]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d15f      	bne.n	800444a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d110      	bne.n	80043b2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004390:	4b30      	ldr	r3, [pc, #192]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004398:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	6892      	ldr	r2, [r2, #8]
 80043a0:	0211      	lsls	r1, r2, #8
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	68d2      	ldr	r2, [r2, #12]
 80043a6:	06d2      	lsls	r2, r2, #27
 80043a8:	430a      	orrs	r2, r1
 80043aa:	492a      	ldr	r1, [pc, #168]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	610b      	str	r3, [r1, #16]
 80043b0:	e027      	b.n	8004402 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d112      	bne.n	80043de <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043b8:	4b26      	ldr	r3, [pc, #152]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80043c0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	6892      	ldr	r2, [r2, #8]
 80043c8:	0211      	lsls	r1, r2, #8
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6912      	ldr	r2, [r2, #16]
 80043ce:	0852      	lsrs	r2, r2, #1
 80043d0:	3a01      	subs	r2, #1
 80043d2:	0552      	lsls	r2, r2, #21
 80043d4:	430a      	orrs	r2, r1
 80043d6:	491f      	ldr	r1, [pc, #124]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	610b      	str	r3, [r1, #16]
 80043dc:	e011      	b.n	8004402 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043de:	4b1d      	ldr	r3, [pc, #116]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80043e6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	6892      	ldr	r2, [r2, #8]
 80043ee:	0211      	lsls	r1, r2, #8
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	6952      	ldr	r2, [r2, #20]
 80043f4:	0852      	lsrs	r2, r2, #1
 80043f6:	3a01      	subs	r2, #1
 80043f8:	0652      	lsls	r2, r2, #25
 80043fa:	430a      	orrs	r2, r1
 80043fc:	4915      	ldr	r1, [pc, #84]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004402:	4b14      	ldr	r3, [pc, #80]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a13      	ldr	r2, [pc, #76]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004408:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800440c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800440e:	f7fd f833 	bl	8001478 <HAL_GetTick>
 8004412:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004414:	e009      	b.n	800442a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004416:	f7fd f82f 	bl	8001478 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d902      	bls.n	800442a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	73fb      	strb	r3, [r7, #15]
          break;
 8004428:	e005      	b.n	8004436 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800442a:	4b0a      	ldr	r3, [pc, #40]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d0ef      	beq.n	8004416 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004436:	7bfb      	ldrb	r3, [r7, #15]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d106      	bne.n	800444a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800443c:	4b05      	ldr	r3, [pc, #20]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	4903      	ldr	r1, [pc, #12]	@ (8004454 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004446:	4313      	orrs	r3, r2
 8004448:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800444a:	7bfb      	ldrb	r3, [r7, #15]
}
 800444c:	4618      	mov	r0, r3
 800444e:	3710      	adds	r7, #16
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	40021000 	.word	0x40021000

08004458 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e049      	b.n	80044fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b00      	cmp	r3, #0
 8004474:	d106      	bne.n	8004484 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7fc fe76 	bl	8001170 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2202      	movs	r2, #2
 8004488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	3304      	adds	r3, #4
 8004494:	4619      	mov	r1, r3
 8004496:	4610      	mov	r0, r2
 8004498:	f000 fa74 	bl	8004984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3708      	adds	r7, #8
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b082      	sub	sp, #8
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d101      	bne.n	8004518 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e049      	b.n	80045ac <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d106      	bne.n	8004532 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f000 f841 	bl	80045b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2202      	movs	r2, #2
 8004536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	3304      	adds	r3, #4
 8004542:	4619      	mov	r1, r3
 8004544:	4610      	mov	r0, r2
 8004546:	f000 fa1d 	bl	8004984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2201      	movs	r2, #1
 800454e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2201      	movs	r2, #1
 800455e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2201      	movs	r2, #1
 8004576:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2201      	movs	r2, #1
 800457e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3708      	adds	r7, #8
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b086      	sub	sp, #24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045d4:	2300      	movs	r3, #0
 80045d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d101      	bne.n	80045e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045e2:	2302      	movs	r3, #2
 80045e4:	e0ff      	b.n	80047e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b14      	cmp	r3, #20
 80045f2:	f200 80f0 	bhi.w	80047d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80045f6:	a201      	add	r2, pc, #4	@ (adr r2, 80045fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045fc:	08004651 	.word	0x08004651
 8004600:	080047d7 	.word	0x080047d7
 8004604:	080047d7 	.word	0x080047d7
 8004608:	080047d7 	.word	0x080047d7
 800460c:	08004691 	.word	0x08004691
 8004610:	080047d7 	.word	0x080047d7
 8004614:	080047d7 	.word	0x080047d7
 8004618:	080047d7 	.word	0x080047d7
 800461c:	080046d3 	.word	0x080046d3
 8004620:	080047d7 	.word	0x080047d7
 8004624:	080047d7 	.word	0x080047d7
 8004628:	080047d7 	.word	0x080047d7
 800462c:	08004713 	.word	0x08004713
 8004630:	080047d7 	.word	0x080047d7
 8004634:	080047d7 	.word	0x080047d7
 8004638:	080047d7 	.word	0x080047d7
 800463c:	08004755 	.word	0x08004755
 8004640:	080047d7 	.word	0x080047d7
 8004644:	080047d7 	.word	0x080047d7
 8004648:	080047d7 	.word	0x080047d7
 800464c:	08004795 	.word	0x08004795
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68b9      	ldr	r1, [r7, #8]
 8004656:	4618      	mov	r0, r3
 8004658:	f000 f9f8 	bl	8004a4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	699a      	ldr	r2, [r3, #24]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f042 0208 	orr.w	r2, r2, #8
 800466a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	699a      	ldr	r2, [r3, #24]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 0204 	bic.w	r2, r2, #4
 800467a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6999      	ldr	r1, [r3, #24]
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	691a      	ldr	r2, [r3, #16]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	430a      	orrs	r2, r1
 800468c:	619a      	str	r2, [r3, #24]
      break;
 800468e:	e0a5      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68b9      	ldr	r1, [r7, #8]
 8004696:	4618      	mov	r0, r3
 8004698:	f000 fa54 	bl	8004b44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699a      	ldr	r2, [r3, #24]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	699a      	ldr	r2, [r3, #24]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	6999      	ldr	r1, [r3, #24]
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	021a      	lsls	r2, r3, #8
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	430a      	orrs	r2, r1
 80046ce:	619a      	str	r2, [r3, #24]
      break;
 80046d0:	e084      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68b9      	ldr	r1, [r7, #8]
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 faad 	bl	8004c38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	69da      	ldr	r2, [r3, #28]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f042 0208 	orr.w	r2, r2, #8
 80046ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69da      	ldr	r2, [r3, #28]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f022 0204 	bic.w	r2, r2, #4
 80046fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	69d9      	ldr	r1, [r3, #28]
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	691a      	ldr	r2, [r3, #16]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	430a      	orrs	r2, r1
 800470e:	61da      	str	r2, [r3, #28]
      break;
 8004710:	e064      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68b9      	ldr	r1, [r7, #8]
 8004718:	4618      	mov	r0, r3
 800471a:	f000 fb05 	bl	8004d28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	69da      	ldr	r2, [r3, #28]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800472c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	69da      	ldr	r2, [r3, #28]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800473c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	69d9      	ldr	r1, [r3, #28]
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	691b      	ldr	r3, [r3, #16]
 8004748:	021a      	lsls	r2, r3, #8
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	430a      	orrs	r2, r1
 8004750:	61da      	str	r2, [r3, #28]
      break;
 8004752:	e043      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	68b9      	ldr	r1, [r7, #8]
 800475a:	4618      	mov	r0, r3
 800475c:	f000 fb42 	bl	8004de4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f042 0208 	orr.w	r2, r2, #8
 800476e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 0204 	bic.w	r2, r2, #4
 800477e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	691a      	ldr	r2, [r3, #16]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	430a      	orrs	r2, r1
 8004790:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004792:	e023      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68b9      	ldr	r1, [r7, #8]
 800479a:	4618      	mov	r0, r3
 800479c:	f000 fb7a 	bl	8004e94 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047ae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047be:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	021a      	lsls	r2, r3, #8
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80047d4:	e002      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	75fb      	strb	r3, [r7, #23]
      break;
 80047da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3718      	adds	r7, #24
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop

080047f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047fa:	2300      	movs	r3, #0
 80047fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004804:	2b01      	cmp	r3, #1
 8004806:	d101      	bne.n	800480c <HAL_TIM_ConfigClockSource+0x1c>
 8004808:	2302      	movs	r3, #2
 800480a:	e0b6      	b.n	800497a <HAL_TIM_ConfigClockSource+0x18a>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800482a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800482e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004836:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004848:	d03e      	beq.n	80048c8 <HAL_TIM_ConfigClockSource+0xd8>
 800484a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800484e:	f200 8087 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004856:	f000 8086 	beq.w	8004966 <HAL_TIM_ConfigClockSource+0x176>
 800485a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800485e:	d87f      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004860:	2b70      	cmp	r3, #112	@ 0x70
 8004862:	d01a      	beq.n	800489a <HAL_TIM_ConfigClockSource+0xaa>
 8004864:	2b70      	cmp	r3, #112	@ 0x70
 8004866:	d87b      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004868:	2b60      	cmp	r3, #96	@ 0x60
 800486a:	d050      	beq.n	800490e <HAL_TIM_ConfigClockSource+0x11e>
 800486c:	2b60      	cmp	r3, #96	@ 0x60
 800486e:	d877      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004870:	2b50      	cmp	r3, #80	@ 0x50
 8004872:	d03c      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0xfe>
 8004874:	2b50      	cmp	r3, #80	@ 0x50
 8004876:	d873      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004878:	2b40      	cmp	r3, #64	@ 0x40
 800487a:	d058      	beq.n	800492e <HAL_TIM_ConfigClockSource+0x13e>
 800487c:	2b40      	cmp	r3, #64	@ 0x40
 800487e:	d86f      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004880:	2b30      	cmp	r3, #48	@ 0x30
 8004882:	d064      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15e>
 8004884:	2b30      	cmp	r3, #48	@ 0x30
 8004886:	d86b      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004888:	2b20      	cmp	r3, #32
 800488a:	d060      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15e>
 800488c:	2b20      	cmp	r3, #32
 800488e:	d867      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004890:	2b00      	cmp	r3, #0
 8004892:	d05c      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15e>
 8004894:	2b10      	cmp	r3, #16
 8004896:	d05a      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15e>
 8004898:	e062      	b.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048aa:	f000 fbc7 	bl	800503c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	609a      	str	r2, [r3, #8]
      break;
 80048c6:	e04f      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048d8:	f000 fbb0 	bl	800503c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	689a      	ldr	r2, [r3, #8]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048ea:	609a      	str	r2, [r3, #8]
      break;
 80048ec:	e03c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048fa:	461a      	mov	r2, r3
 80048fc:	f000 fb24 	bl	8004f48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2150      	movs	r1, #80	@ 0x50
 8004906:	4618      	mov	r0, r3
 8004908:	f000 fb7d 	bl	8005006 <TIM_ITRx_SetConfig>
      break;
 800490c:	e02c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800491a:	461a      	mov	r2, r3
 800491c:	f000 fb43 	bl	8004fa6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2160      	movs	r1, #96	@ 0x60
 8004926:	4618      	mov	r0, r3
 8004928:	f000 fb6d 	bl	8005006 <TIM_ITRx_SetConfig>
      break;
 800492c:	e01c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800493a:	461a      	mov	r2, r3
 800493c:	f000 fb04 	bl	8004f48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2140      	movs	r1, #64	@ 0x40
 8004946:	4618      	mov	r0, r3
 8004948:	f000 fb5d 	bl	8005006 <TIM_ITRx_SetConfig>
      break;
 800494c:	e00c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4619      	mov	r1, r3
 8004958:	4610      	mov	r0, r2
 800495a:	f000 fb54 	bl	8005006 <TIM_ITRx_SetConfig>
      break;
 800495e:	e003      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	73fb      	strb	r3, [r7, #15]
      break;
 8004964:	e000      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004966:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004978:	7bfb      	ldrb	r3, [r7, #15]
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
	...

08004984 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a2a      	ldr	r2, [pc, #168]	@ (8004a40 <TIM_Base_SetConfig+0xbc>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d003      	beq.n	80049a4 <TIM_Base_SetConfig+0x20>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a2:	d108      	bne.n	80049b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a21      	ldr	r2, [pc, #132]	@ (8004a40 <TIM_Base_SetConfig+0xbc>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d00b      	beq.n	80049d6 <TIM_Base_SetConfig+0x52>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c4:	d007      	beq.n	80049d6 <TIM_Base_SetConfig+0x52>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a1e      	ldr	r2, [pc, #120]	@ (8004a44 <TIM_Base_SetConfig+0xc0>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d003      	beq.n	80049d6 <TIM_Base_SetConfig+0x52>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004a48 <TIM_Base_SetConfig+0xc4>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d108      	bne.n	80049e8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	689a      	ldr	r2, [r3, #8]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a0c      	ldr	r2, [pc, #48]	@ (8004a40 <TIM_Base_SetConfig+0xbc>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d007      	beq.n	8004a24 <TIM_Base_SetConfig+0xa0>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a0b      	ldr	r2, [pc, #44]	@ (8004a44 <TIM_Base_SetConfig+0xc0>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d003      	beq.n	8004a24 <TIM_Base_SetConfig+0xa0>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8004a48 <TIM_Base_SetConfig+0xc4>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d103      	bne.n	8004a2c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	691a      	ldr	r2, [r3, #16]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	615a      	str	r2, [r3, #20]
}
 8004a32:	bf00      	nop
 8004a34:	3714      	adds	r7, #20
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	40012c00 	.word	0x40012c00
 8004a44:	40014000 	.word	0x40014000
 8004a48:	40014400 	.word	0x40014400

08004a4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b087      	sub	sp, #28
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	f023 0201 	bic.w	r2, r3, #1
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 0303 	bic.w	r3, r3, #3
 8004a86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	f023 0302 	bic.w	r3, r3, #2
 8004a98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a24      	ldr	r2, [pc, #144]	@ (8004b38 <TIM_OC1_SetConfig+0xec>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d007      	beq.n	8004abc <TIM_OC1_SetConfig+0x70>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a23      	ldr	r2, [pc, #140]	@ (8004b3c <TIM_OC1_SetConfig+0xf0>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d003      	beq.n	8004abc <TIM_OC1_SetConfig+0x70>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a22      	ldr	r2, [pc, #136]	@ (8004b40 <TIM_OC1_SetConfig+0xf4>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d10c      	bne.n	8004ad6 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f023 0308 	bic.w	r3, r3, #8
 8004ac2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f023 0304 	bic.w	r3, r3, #4
 8004ad4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a17      	ldr	r2, [pc, #92]	@ (8004b38 <TIM_OC1_SetConfig+0xec>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d007      	beq.n	8004aee <TIM_OC1_SetConfig+0xa2>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a16      	ldr	r2, [pc, #88]	@ (8004b3c <TIM_OC1_SetConfig+0xf0>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d003      	beq.n	8004aee <TIM_OC1_SetConfig+0xa2>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a15      	ldr	r2, [pc, #84]	@ (8004b40 <TIM_OC1_SetConfig+0xf4>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d111      	bne.n	8004b12 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004af4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004afc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	693a      	ldr	r2, [r7, #16]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	699b      	ldr	r3, [r3, #24]
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	685a      	ldr	r2, [r3, #4]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	621a      	str	r2, [r3, #32]
}
 8004b2c:	bf00      	nop
 8004b2e:	371c      	adds	r7, #28
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr
 8004b38:	40012c00 	.word	0x40012c00
 8004b3c:	40014000 	.word	0x40014000
 8004b40:	40014400 	.word	0x40014400

08004b44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b087      	sub	sp, #28
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	f023 0210 	bic.w	r2, r3, #16
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	021b      	lsls	r3, r3, #8
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	f023 0320 	bic.w	r3, r3, #32
 8004b92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	011b      	lsls	r3, r3, #4
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a22      	ldr	r2, [pc, #136]	@ (8004c2c <TIM_OC2_SetConfig+0xe8>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d10d      	bne.n	8004bc4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	697a      	ldr	r2, [r7, #20]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	4a19      	ldr	r2, [pc, #100]	@ (8004c2c <TIM_OC2_SetConfig+0xe8>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d007      	beq.n	8004bdc <TIM_OC2_SetConfig+0x98>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	4a18      	ldr	r2, [pc, #96]	@ (8004c30 <TIM_OC2_SetConfig+0xec>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d003      	beq.n	8004bdc <TIM_OC2_SetConfig+0x98>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a17      	ldr	r2, [pc, #92]	@ (8004c34 <TIM_OC2_SetConfig+0xf0>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d113      	bne.n	8004c04 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004be2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	693a      	ldr	r2, [r7, #16]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685a      	ldr	r2, [r3, #4]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	621a      	str	r2, [r3, #32]
}
 8004c1e:	bf00      	nop
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	40012c00 	.word	0x40012c00
 8004c30:	40014000 	.word	0x40014000
 8004c34:	40014400 	.word	0x40014400

08004c38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b087      	sub	sp, #28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f023 0303 	bic.w	r3, r3, #3
 8004c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	021b      	lsls	r3, r3, #8
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a21      	ldr	r2, [pc, #132]	@ (8004d1c <TIM_OC3_SetConfig+0xe4>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d10d      	bne.n	8004cb6 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ca0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	021b      	lsls	r3, r3, #8
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004cb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a18      	ldr	r2, [pc, #96]	@ (8004d1c <TIM_OC3_SetConfig+0xe4>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d007      	beq.n	8004cce <TIM_OC3_SetConfig+0x96>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a17      	ldr	r2, [pc, #92]	@ (8004d20 <TIM_OC3_SetConfig+0xe8>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d003      	beq.n	8004cce <TIM_OC3_SetConfig+0x96>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a16      	ldr	r2, [pc, #88]	@ (8004d24 <TIM_OC3_SetConfig+0xec>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d113      	bne.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004cd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	011b      	lsls	r3, r3, #4
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	011b      	lsls	r3, r3, #4
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	621a      	str	r2, [r3, #32]
}
 8004d10:	bf00      	nop
 8004d12:	371c      	adds	r7, #28
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	40012c00 	.word	0x40012c00
 8004d20:	40014000 	.word	0x40014000
 8004d24:	40014400 	.word	0x40014400

08004d28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b087      	sub	sp, #28
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	69db      	ldr	r3, [r3, #28]
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	021b      	lsls	r3, r3, #8
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	031b      	lsls	r3, r3, #12
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a14      	ldr	r2, [pc, #80]	@ (8004dd8 <TIM_OC4_SetConfig+0xb0>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d007      	beq.n	8004d9c <TIM_OC4_SetConfig+0x74>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a13      	ldr	r2, [pc, #76]	@ (8004ddc <TIM_OC4_SetConfig+0xb4>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d003      	beq.n	8004d9c <TIM_OC4_SetConfig+0x74>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a12      	ldr	r2, [pc, #72]	@ (8004de0 <TIM_OC4_SetConfig+0xb8>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d109      	bne.n	8004db0 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004da2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	695b      	ldr	r3, [r3, #20]
 8004da8:	019b      	lsls	r3, r3, #6
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	685a      	ldr	r2, [r3, #4]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	621a      	str	r2, [r3, #32]
}
 8004dca:	bf00      	nop
 8004dcc:	371c      	adds	r7, #28
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	40012c00 	.word	0x40012c00
 8004ddc:	40014000 	.word	0x40014000
 8004de0:	40014400 	.word	0x40014400

08004de4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b087      	sub	sp, #28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004e28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	041b      	lsls	r3, r3, #16
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a13      	ldr	r2, [pc, #76]	@ (8004e88 <TIM_OC5_SetConfig+0xa4>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d007      	beq.n	8004e4e <TIM_OC5_SetConfig+0x6a>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a12      	ldr	r2, [pc, #72]	@ (8004e8c <TIM_OC5_SetConfig+0xa8>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d003      	beq.n	8004e4e <TIM_OC5_SetConfig+0x6a>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a11      	ldr	r2, [pc, #68]	@ (8004e90 <TIM_OC5_SetConfig+0xac>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d109      	bne.n	8004e62 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	021b      	lsls	r3, r3, #8
 8004e5c:	697a      	ldr	r2, [r7, #20]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	685a      	ldr	r2, [r3, #4]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	621a      	str	r2, [r3, #32]
}
 8004e7c:	bf00      	nop
 8004e7e:	371c      	adds	r7, #28
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr
 8004e88:	40012c00 	.word	0x40012c00
 8004e8c:	40014000 	.word	0x40014000
 8004e90:	40014400 	.word	0x40014400

08004e94 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b087      	sub	sp, #28
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ec2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ec6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	021b      	lsls	r3, r3, #8
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004eda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	051b      	lsls	r3, r3, #20
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a14      	ldr	r2, [pc, #80]	@ (8004f3c <TIM_OC6_SetConfig+0xa8>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d007      	beq.n	8004f00 <TIM_OC6_SetConfig+0x6c>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a13      	ldr	r2, [pc, #76]	@ (8004f40 <TIM_OC6_SetConfig+0xac>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d003      	beq.n	8004f00 <TIM_OC6_SetConfig+0x6c>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a12      	ldr	r2, [pc, #72]	@ (8004f44 <TIM_OC6_SetConfig+0xb0>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d109      	bne.n	8004f14 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f06:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	695b      	ldr	r3, [r3, #20]
 8004f0c:	029b      	lsls	r3, r3, #10
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68fa      	ldr	r2, [r7, #12]
 8004f1e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	621a      	str	r2, [r3, #32]
}
 8004f2e:	bf00      	nop
 8004f30:	371c      	adds	r7, #28
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	40012c00 	.word	0x40012c00
 8004f40:	40014000 	.word	0x40014000
 8004f44:	40014400 	.word	0x40014400

08004f48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b087      	sub	sp, #28
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6a1b      	ldr	r3, [r3, #32]
 8004f58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	f023 0201 	bic.w	r2, r3, #1
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	699b      	ldr	r3, [r3, #24]
 8004f6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	011b      	lsls	r3, r3, #4
 8004f78:	693a      	ldr	r2, [r7, #16]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f023 030a 	bic.w	r3, r3, #10
 8004f84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f86:	697a      	ldr	r2, [r7, #20]
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	693a      	ldr	r2, [r7, #16]
 8004f92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	697a      	ldr	r2, [r7, #20]
 8004f98:	621a      	str	r2, [r3, #32]
}
 8004f9a:	bf00      	nop
 8004f9c:	371c      	adds	r7, #28
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b087      	sub	sp, #28
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	60f8      	str	r0, [r7, #12]
 8004fae:	60b9      	str	r1, [r7, #8]
 8004fb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6a1b      	ldr	r3, [r3, #32]
 8004fb6:	f023 0210 	bic.w	r2, r3, #16
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fd0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	031b      	lsls	r3, r3, #12
 8004fd6:	697a      	ldr	r2, [r7, #20]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fe2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	011b      	lsls	r3, r3, #4
 8004fe8:	693a      	ldr	r2, [r7, #16]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	621a      	str	r2, [r3, #32]
}
 8004ffa:	bf00      	nop
 8004ffc:	371c      	adds	r7, #28
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr

08005006 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005006:	b480      	push	{r7}
 8005008:	b085      	sub	sp, #20
 800500a:	af00      	add	r7, sp, #0
 800500c:	6078      	str	r0, [r7, #4]
 800500e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800501c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	4313      	orrs	r3, r2
 8005024:	f043 0307 	orr.w	r3, r3, #7
 8005028:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	609a      	str	r2, [r3, #8]
}
 8005030:	bf00      	nop
 8005032:	3714      	adds	r7, #20
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800503c:	b480      	push	{r7}
 800503e:	b087      	sub	sp, #28
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]
 8005048:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005056:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	021a      	lsls	r2, r3, #8
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	431a      	orrs	r2, r3
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	4313      	orrs	r3, r2
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	4313      	orrs	r3, r2
 8005068:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	697a      	ldr	r2, [r7, #20]
 800506e:	609a      	str	r2, [r3, #8]
}
 8005070:	bf00      	nop
 8005072:	371c      	adds	r7, #28
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d109      	bne.n	80050a0 <HAL_TIMEx_PWMN_Start+0x24>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005092:	b2db      	uxtb	r3, r3
 8005094:	2b01      	cmp	r3, #1
 8005096:	bf14      	ite	ne
 8005098:	2301      	movne	r3, #1
 800509a:	2300      	moveq	r3, #0
 800509c:	b2db      	uxtb	r3, r3
 800509e:	e022      	b.n	80050e6 <HAL_TIMEx_PWMN_Start+0x6a>
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	2b04      	cmp	r3, #4
 80050a4:	d109      	bne.n	80050ba <HAL_TIMEx_PWMN_Start+0x3e>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	bf14      	ite	ne
 80050b2:	2301      	movne	r3, #1
 80050b4:	2300      	moveq	r3, #0
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	e015      	b.n	80050e6 <HAL_TIMEx_PWMN_Start+0x6a>
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	2b08      	cmp	r3, #8
 80050be:	d109      	bne.n	80050d4 <HAL_TIMEx_PWMN_Start+0x58>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	bf14      	ite	ne
 80050cc:	2301      	movne	r3, #1
 80050ce:	2300      	moveq	r3, #0
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	e008      	b.n	80050e6 <HAL_TIMEx_PWMN_Start+0x6a>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	2b01      	cmp	r3, #1
 80050de:	bf14      	ite	ne
 80050e0:	2301      	movne	r3, #1
 80050e2:	2300      	moveq	r3, #0
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d001      	beq.n	80050ee <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e05a      	b.n	80051a4 <HAL_TIMEx_PWMN_Start+0x128>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d104      	bne.n	80050fe <HAL_TIMEx_PWMN_Start+0x82>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050fc:	e013      	b.n	8005126 <HAL_TIMEx_PWMN_Start+0xaa>
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	2b04      	cmp	r3, #4
 8005102:	d104      	bne.n	800510e <HAL_TIMEx_PWMN_Start+0x92>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2202      	movs	r2, #2
 8005108:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800510c:	e00b      	b.n	8005126 <HAL_TIMEx_PWMN_Start+0xaa>
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	2b08      	cmp	r3, #8
 8005112:	d104      	bne.n	800511e <HAL_TIMEx_PWMN_Start+0xa2>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2202      	movs	r2, #2
 8005118:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800511c:	e003      	b.n	8005126 <HAL_TIMEx_PWMN_Start+0xaa>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2202      	movs	r2, #2
 8005122:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	2204      	movs	r2, #4
 800512c:	6839      	ldr	r1, [r7, #0]
 800512e:	4618      	mov	r0, r3
 8005130:	f000 f920 	bl	8005374 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005142:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a18      	ldr	r2, [pc, #96]	@ (80051ac <HAL_TIMEx_PWMN_Start+0x130>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d009      	beq.n	8005162 <HAL_TIMEx_PWMN_Start+0xe6>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005156:	d004      	beq.n	8005162 <HAL_TIMEx_PWMN_Start+0xe6>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a14      	ldr	r2, [pc, #80]	@ (80051b0 <HAL_TIMEx_PWMN_Start+0x134>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d115      	bne.n	800518e <HAL_TIMEx_PWMN_Start+0x112>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	4b12      	ldr	r3, [pc, #72]	@ (80051b4 <HAL_TIMEx_PWMN_Start+0x138>)
 800516a:	4013      	ands	r3, r2
 800516c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2b06      	cmp	r3, #6
 8005172:	d015      	beq.n	80051a0 <HAL_TIMEx_PWMN_Start+0x124>
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800517a:	d011      	beq.n	80051a0 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f042 0201 	orr.w	r2, r2, #1
 800518a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800518c:	e008      	b.n	80051a0 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f042 0201 	orr.w	r2, r2, #1
 800519c:	601a      	str	r2, [r3, #0]
 800519e:	e000      	b.n	80051a2 <HAL_TIMEx_PWMN_Start+0x126>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051a0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3710      	adds	r7, #16
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	40012c00 	.word	0x40012c00
 80051b0:	40014000 	.word	0x40014000
 80051b4:	00010007 	.word	0x00010007

080051b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b085      	sub	sp, #20
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d101      	bne.n	80051d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051cc:	2302      	movs	r3, #2
 80051ce:	e04f      	b.n	8005270 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2202      	movs	r2, #2
 80051dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a21      	ldr	r2, [pc, #132]	@ (800527c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d108      	bne.n	800520c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005200:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	4313      	orrs	r3, r2
 800520a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005212:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	4313      	orrs	r3, r2
 800521c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a14      	ldr	r2, [pc, #80]	@ (800527c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d009      	beq.n	8005244 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005238:	d004      	beq.n	8005244 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a10      	ldr	r2, [pc, #64]	@ (8005280 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d10c      	bne.n	800525e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800524a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	68ba      	ldr	r2, [r7, #8]
 8005252:	4313      	orrs	r3, r2
 8005254:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2201      	movs	r2, #1
 8005262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	3714      	adds	r7, #20
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr
 800527c:	40012c00 	.word	0x40012c00
 8005280:	40014000 	.word	0x40014000

08005284 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
 800528c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800528e:	2300      	movs	r3, #0
 8005290:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005298:	2b01      	cmp	r3, #1
 800529a:	d101      	bne.n	80052a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800529c:	2302      	movs	r3, #2
 800529e:	e060      	b.n	8005362 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4313      	orrs	r3, r2
 80052de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	691b      	ldr	r3, [r3, #16]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	695b      	ldr	r3, [r3, #20]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005306:	4313      	orrs	r3, r2
 8005308:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	699b      	ldr	r3, [r3, #24]
 8005314:	041b      	lsls	r3, r3, #16
 8005316:	4313      	orrs	r3, r2
 8005318:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a14      	ldr	r2, [pc, #80]	@ (8005370 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d115      	bne.n	8005350 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532e:	051b      	lsls	r3, r3, #20
 8005330:	4313      	orrs	r3, r2
 8005332:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	69db      	ldr	r3, [r3, #28]
 800533e:	4313      	orrs	r3, r2
 8005340:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	6a1b      	ldr	r3, [r3, #32]
 800534c:	4313      	orrs	r3, r2
 800534e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	40012c00 	.word	0x40012c00

08005374 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005374:	b480      	push	{r7}
 8005376:	b087      	sub	sp, #28
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	f003 031f 	and.w	r3, r3, #31
 8005386:	2204      	movs	r2, #4
 8005388:	fa02 f303 	lsl.w	r3, r2, r3
 800538c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6a1a      	ldr	r2, [r3, #32]
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	43db      	mvns	r3, r3
 8005396:	401a      	ands	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6a1a      	ldr	r2, [r3, #32]
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	f003 031f 	and.w	r3, r3, #31
 80053a6:	6879      	ldr	r1, [r7, #4]
 80053a8:	fa01 f303 	lsl.w	r3, r1, r3
 80053ac:	431a      	orrs	r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	621a      	str	r2, [r3, #32]
}
 80053b2:	bf00      	nop
 80053b4:	371c      	adds	r7, #28
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr

080053be <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b082      	sub	sp, #8
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d101      	bne.n	80053d0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	e040      	b.n	8005452 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d106      	bne.n	80053e6 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f7fb ff4d 	bl	8001280 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2224      	movs	r2, #36	@ 0x24
 80053ea:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_UART_DISABLE(huart);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f022 0201 	bic.w	r2, r2, #1
 80053fa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 f8bf 	bl	8005580 <UART_SetConfig>
 8005402:	4603      	mov	r3, r0
 8005404:	2b01      	cmp	r3, #1
 8005406:	d101      	bne.n	800540c <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e022      	b.n	8005452 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005410:	2b00      	cmp	r3, #0
 8005412:	d002      	beq.n	800541a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 fadf 	bl	80059d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685a      	ldr	r2, [r3, #4]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005428:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	689a      	ldr	r2, [r3, #8]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005438:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f042 0201 	orr.w	r2, r2, #1
 8005448:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 fb66 	bl	8005b1c <UART_CheckIdleState>
 8005450:	4603      	mov	r3, r0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3708      	adds	r7, #8
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b08a      	sub	sp, #40	@ 0x28
 800545e:	af02      	add	r7, sp, #8
 8005460:	60f8      	str	r0, [r7, #12]
 8005462:	60b9      	str	r1, [r7, #8]
 8005464:	603b      	str	r3, [r7, #0]
 8005466:	4613      	mov	r3, r2
 8005468:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800546e:	2b20      	cmp	r3, #32
 8005470:	f040 8081 	bne.w	8005576 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d002      	beq.n	8005480 <HAL_UART_Transmit+0x26>
 800547a:	88fb      	ldrh	r3, [r7, #6]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d101      	bne.n	8005484 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e079      	b.n	8005578 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800548a:	2b01      	cmp	r3, #1
 800548c:	d101      	bne.n	8005492 <HAL_UART_Transmit+0x38>
 800548e:	2302      	movs	r3, #2
 8005490:	e072      	b.n	8005578 <HAL_UART_Transmit+0x11e>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2201      	movs	r2, #1
 8005496:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2221      	movs	r2, #33	@ 0x21
 80054a6:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054a8:	f7fb ffe6 	bl	8001478 <HAL_GetTick>
 80054ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	88fa      	ldrh	r2, [r7, #6]
 80054b2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	88fa      	ldrh	r2, [r7, #6]
 80054ba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054c6:	d108      	bne.n	80054da <HAL_UART_Transmit+0x80>
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d104      	bne.n	80054da <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80054d0:	2300      	movs	r3, #0
 80054d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	61bb      	str	r3, [r7, #24]
 80054d8:	e003      	b.n	80054e2 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054de:	2300      	movs	r3, #0
 80054e0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    while (huart->TxXferCount > 0U)
 80054ea:	e02c      	b.n	8005546 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	9300      	str	r3, [sp, #0]
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	2200      	movs	r2, #0
 80054f4:	2180      	movs	r1, #128	@ 0x80
 80054f6:	68f8      	ldr	r0, [r7, #12]
 80054f8:	f000 fb59 	bl	8005bae <UART_WaitOnFlagUntilTimeout>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e038      	b.n	8005578 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d10b      	bne.n	8005524 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	881a      	ldrh	r2, [r3, #0]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005518:	b292      	uxth	r2, r2
 800551a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	3302      	adds	r3, #2
 8005520:	61bb      	str	r3, [r7, #24]
 8005522:	e007      	b.n	8005534 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	781a      	ldrb	r2, [r3, #0]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	3301      	adds	r3, #1
 8005532:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800553a:	b29b      	uxth	r3, r3
 800553c:	3b01      	subs	r3, #1
 800553e:	b29a      	uxth	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800554c:	b29b      	uxth	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1cc      	bne.n	80054ec <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	9300      	str	r3, [sp, #0]
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	2200      	movs	r2, #0
 800555a:	2140      	movs	r1, #64	@ 0x40
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 fb26 	bl	8005bae <UART_WaitOnFlagUntilTimeout>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d001      	beq.n	800556c <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005568:	2303      	movs	r3, #3
 800556a:	e005      	b.n	8005578 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2220      	movs	r2, #32
 8005570:	679a      	str	r2, [r3, #120]	@ 0x78

    return HAL_OK;
 8005572:	2300      	movs	r3, #0
 8005574:	e000      	b.n	8005578 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005576:	2302      	movs	r3, #2
  }
}
 8005578:	4618      	mov	r0, r3
 800557a:	3720      	adds	r7, #32
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005580:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005584:	b08a      	sub	sp, #40	@ 0x28
 8005586:	af00      	add	r7, sp, #0
 8005588:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800558a:	2300      	movs	r3, #0
 800558c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	431a      	orrs	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	431a      	orrs	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	69db      	ldr	r3, [r3, #28]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	4bb4      	ldr	r3, [pc, #720]	@ (8005880 <UART_SetConfig+0x300>)
 80055b0:	4013      	ands	r3, r2
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	6812      	ldr	r2, [r2, #0]
 80055b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055b8:	430b      	orrs	r3, r1
 80055ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	68da      	ldr	r2, [r3, #12]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	430a      	orrs	r2, r1
 80055d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	699b      	ldr	r3, [r3, #24]
 80055d6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4aa9      	ldr	r2, [pc, #676]	@ (8005884 <UART_SetConfig+0x304>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d004      	beq.n	80055ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055e8:	4313      	orrs	r3, r2
 80055ea:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055fc:	430a      	orrs	r2, r1
 80055fe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4aa0      	ldr	r2, [pc, #640]	@ (8005888 <UART_SetConfig+0x308>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d126      	bne.n	8005658 <UART_SetConfig+0xd8>
 800560a:	4ba0      	ldr	r3, [pc, #640]	@ (800588c <UART_SetConfig+0x30c>)
 800560c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005610:	f003 0303 	and.w	r3, r3, #3
 8005614:	2b03      	cmp	r3, #3
 8005616:	d81b      	bhi.n	8005650 <UART_SetConfig+0xd0>
 8005618:	a201      	add	r2, pc, #4	@ (adr r2, 8005620 <UART_SetConfig+0xa0>)
 800561a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800561e:	bf00      	nop
 8005620:	08005631 	.word	0x08005631
 8005624:	08005641 	.word	0x08005641
 8005628:	08005639 	.word	0x08005639
 800562c:	08005649 	.word	0x08005649
 8005630:	2301      	movs	r3, #1
 8005632:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005636:	e080      	b.n	800573a <UART_SetConfig+0x1ba>
 8005638:	2302      	movs	r3, #2
 800563a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800563e:	e07c      	b.n	800573a <UART_SetConfig+0x1ba>
 8005640:	2304      	movs	r3, #4
 8005642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005646:	e078      	b.n	800573a <UART_SetConfig+0x1ba>
 8005648:	2308      	movs	r3, #8
 800564a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800564e:	e074      	b.n	800573a <UART_SetConfig+0x1ba>
 8005650:	2310      	movs	r3, #16
 8005652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005656:	e070      	b.n	800573a <UART_SetConfig+0x1ba>
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a8c      	ldr	r2, [pc, #560]	@ (8005890 <UART_SetConfig+0x310>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d138      	bne.n	80056d4 <UART_SetConfig+0x154>
 8005662:	4b8a      	ldr	r3, [pc, #552]	@ (800588c <UART_SetConfig+0x30c>)
 8005664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005668:	f003 030c 	and.w	r3, r3, #12
 800566c:	2b0c      	cmp	r3, #12
 800566e:	d82d      	bhi.n	80056cc <UART_SetConfig+0x14c>
 8005670:	a201      	add	r2, pc, #4	@ (adr r2, 8005678 <UART_SetConfig+0xf8>)
 8005672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005676:	bf00      	nop
 8005678:	080056ad 	.word	0x080056ad
 800567c:	080056cd 	.word	0x080056cd
 8005680:	080056cd 	.word	0x080056cd
 8005684:	080056cd 	.word	0x080056cd
 8005688:	080056bd 	.word	0x080056bd
 800568c:	080056cd 	.word	0x080056cd
 8005690:	080056cd 	.word	0x080056cd
 8005694:	080056cd 	.word	0x080056cd
 8005698:	080056b5 	.word	0x080056b5
 800569c:	080056cd 	.word	0x080056cd
 80056a0:	080056cd 	.word	0x080056cd
 80056a4:	080056cd 	.word	0x080056cd
 80056a8:	080056c5 	.word	0x080056c5
 80056ac:	2300      	movs	r3, #0
 80056ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056b2:	e042      	b.n	800573a <UART_SetConfig+0x1ba>
 80056b4:	2302      	movs	r3, #2
 80056b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056ba:	e03e      	b.n	800573a <UART_SetConfig+0x1ba>
 80056bc:	2304      	movs	r3, #4
 80056be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056c2:	e03a      	b.n	800573a <UART_SetConfig+0x1ba>
 80056c4:	2308      	movs	r3, #8
 80056c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056ca:	e036      	b.n	800573a <UART_SetConfig+0x1ba>
 80056cc:	2310      	movs	r3, #16
 80056ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056d2:	e032      	b.n	800573a <UART_SetConfig+0x1ba>
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a6a      	ldr	r2, [pc, #424]	@ (8005884 <UART_SetConfig+0x304>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d12a      	bne.n	8005734 <UART_SetConfig+0x1b4>
 80056de:	4b6b      	ldr	r3, [pc, #428]	@ (800588c <UART_SetConfig+0x30c>)
 80056e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80056e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056ec:	d01a      	beq.n	8005724 <UART_SetConfig+0x1a4>
 80056ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056f2:	d81b      	bhi.n	800572c <UART_SetConfig+0x1ac>
 80056f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056f8:	d00c      	beq.n	8005714 <UART_SetConfig+0x194>
 80056fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056fe:	d815      	bhi.n	800572c <UART_SetConfig+0x1ac>
 8005700:	2b00      	cmp	r3, #0
 8005702:	d003      	beq.n	800570c <UART_SetConfig+0x18c>
 8005704:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005708:	d008      	beq.n	800571c <UART_SetConfig+0x19c>
 800570a:	e00f      	b.n	800572c <UART_SetConfig+0x1ac>
 800570c:	2300      	movs	r3, #0
 800570e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005712:	e012      	b.n	800573a <UART_SetConfig+0x1ba>
 8005714:	2302      	movs	r3, #2
 8005716:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800571a:	e00e      	b.n	800573a <UART_SetConfig+0x1ba>
 800571c:	2304      	movs	r3, #4
 800571e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005722:	e00a      	b.n	800573a <UART_SetConfig+0x1ba>
 8005724:	2308      	movs	r3, #8
 8005726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800572a:	e006      	b.n	800573a <UART_SetConfig+0x1ba>
 800572c:	2310      	movs	r3, #16
 800572e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005732:	e002      	b.n	800573a <UART_SetConfig+0x1ba>
 8005734:	2310      	movs	r3, #16
 8005736:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a51      	ldr	r2, [pc, #324]	@ (8005884 <UART_SetConfig+0x304>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d17a      	bne.n	800583a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005744:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005748:	2b08      	cmp	r3, #8
 800574a:	d824      	bhi.n	8005796 <UART_SetConfig+0x216>
 800574c:	a201      	add	r2, pc, #4	@ (adr r2, 8005754 <UART_SetConfig+0x1d4>)
 800574e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005752:	bf00      	nop
 8005754:	08005779 	.word	0x08005779
 8005758:	08005797 	.word	0x08005797
 800575c:	08005781 	.word	0x08005781
 8005760:	08005797 	.word	0x08005797
 8005764:	08005787 	.word	0x08005787
 8005768:	08005797 	.word	0x08005797
 800576c:	08005797 	.word	0x08005797
 8005770:	08005797 	.word	0x08005797
 8005774:	0800578f 	.word	0x0800578f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005778:	f7fe faea 	bl	8003d50 <HAL_RCC_GetPCLK1Freq>
 800577c:	61f8      	str	r0, [r7, #28]
        break;
 800577e:	e010      	b.n	80057a2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005780:	4b44      	ldr	r3, [pc, #272]	@ (8005894 <UART_SetConfig+0x314>)
 8005782:	61fb      	str	r3, [r7, #28]
        break;
 8005784:	e00d      	b.n	80057a2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005786:	f7fe fa4b 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 800578a:	61f8      	str	r0, [r7, #28]
        break;
 800578c:	e009      	b.n	80057a2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800578e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005792:	61fb      	str	r3, [r7, #28]
        break;
 8005794:	e005      	b.n	80057a2 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005796:	2300      	movs	r3, #0
 8005798:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80057a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f000 8107 	beq.w	80059b8 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	685a      	ldr	r2, [r3, #4]
 80057ae:	4613      	mov	r3, r2
 80057b0:	005b      	lsls	r3, r3, #1
 80057b2:	4413      	add	r3, r2
 80057b4:	69fa      	ldr	r2, [r7, #28]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d305      	bcc.n	80057c6 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80057c0:	69fa      	ldr	r2, [r7, #28]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d903      	bls.n	80057ce <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80057cc:	e0f4      	b.n	80059b8 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	2200      	movs	r2, #0
 80057d2:	461c      	mov	r4, r3
 80057d4:	4615      	mov	r5, r2
 80057d6:	f04f 0200 	mov.w	r2, #0
 80057da:	f04f 0300 	mov.w	r3, #0
 80057de:	022b      	lsls	r3, r5, #8
 80057e0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80057e4:	0222      	lsls	r2, r4, #8
 80057e6:	68f9      	ldr	r1, [r7, #12]
 80057e8:	6849      	ldr	r1, [r1, #4]
 80057ea:	0849      	lsrs	r1, r1, #1
 80057ec:	2000      	movs	r0, #0
 80057ee:	4688      	mov	r8, r1
 80057f0:	4681      	mov	r9, r0
 80057f2:	eb12 0a08 	adds.w	sl, r2, r8
 80057f6:	eb43 0b09 	adc.w	fp, r3, r9
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	603b      	str	r3, [r7, #0]
 8005802:	607a      	str	r2, [r7, #4]
 8005804:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005808:	4650      	mov	r0, sl
 800580a:	4659      	mov	r1, fp
 800580c:	f7fa fd30 	bl	8000270 <__aeabi_uldivmod>
 8005810:	4602      	mov	r2, r0
 8005812:	460b      	mov	r3, r1
 8005814:	4613      	mov	r3, r2
 8005816:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800581e:	d308      	bcc.n	8005832 <UART_SetConfig+0x2b2>
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005826:	d204      	bcs.n	8005832 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	69ba      	ldr	r2, [r7, #24]
 800582e:	60da      	str	r2, [r3, #12]
 8005830:	e0c2      	b.n	80059b8 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005838:	e0be      	b.n	80059b8 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	69db      	ldr	r3, [r3, #28]
 800583e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005842:	d16a      	bne.n	800591a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8005844:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005848:	2b08      	cmp	r3, #8
 800584a:	d834      	bhi.n	80058b6 <UART_SetConfig+0x336>
 800584c:	a201      	add	r2, pc, #4	@ (adr r2, 8005854 <UART_SetConfig+0x2d4>)
 800584e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005852:	bf00      	nop
 8005854:	08005879 	.word	0x08005879
 8005858:	08005899 	.word	0x08005899
 800585c:	080058a1 	.word	0x080058a1
 8005860:	080058b7 	.word	0x080058b7
 8005864:	080058a7 	.word	0x080058a7
 8005868:	080058b7 	.word	0x080058b7
 800586c:	080058b7 	.word	0x080058b7
 8005870:	080058b7 	.word	0x080058b7
 8005874:	080058af 	.word	0x080058af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005878:	f7fe fa6a 	bl	8003d50 <HAL_RCC_GetPCLK1Freq>
 800587c:	61f8      	str	r0, [r7, #28]
        break;
 800587e:	e020      	b.n	80058c2 <UART_SetConfig+0x342>
 8005880:	efff69f3 	.word	0xefff69f3
 8005884:	40008000 	.word	0x40008000
 8005888:	40013800 	.word	0x40013800
 800588c:	40021000 	.word	0x40021000
 8005890:	40004400 	.word	0x40004400
 8005894:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005898:	f7fe fa70 	bl	8003d7c <HAL_RCC_GetPCLK2Freq>
 800589c:	61f8      	str	r0, [r7, #28]
        break;
 800589e:	e010      	b.n	80058c2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058a0:	4b4c      	ldr	r3, [pc, #304]	@ (80059d4 <UART_SetConfig+0x454>)
 80058a2:	61fb      	str	r3, [r7, #28]
        break;
 80058a4:	e00d      	b.n	80058c2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058a6:	f7fe f9bb 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 80058aa:	61f8      	str	r0, [r7, #28]
        break;
 80058ac:	e009      	b.n	80058c2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058b2:	61fb      	str	r3, [r7, #28]
        break;
 80058b4:	e005      	b.n	80058c2 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80058b6:	2300      	movs	r3, #0
 80058b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80058c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d077      	beq.n	80059b8 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	005a      	lsls	r2, r3, #1
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	085b      	lsrs	r3, r3, #1
 80058d2:	441a      	add	r2, r3
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058dc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	2b0f      	cmp	r3, #15
 80058e2:	d916      	bls.n	8005912 <UART_SetConfig+0x392>
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058ea:	d212      	bcs.n	8005912 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	f023 030f 	bic.w	r3, r3, #15
 80058f4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	085b      	lsrs	r3, r3, #1
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	b29a      	uxth	r2, r3
 8005902:	8afb      	ldrh	r3, [r7, #22]
 8005904:	4313      	orrs	r3, r2
 8005906:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	8afa      	ldrh	r2, [r7, #22]
 800590e:	60da      	str	r2, [r3, #12]
 8005910:	e052      	b.n	80059b8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005918:	e04e      	b.n	80059b8 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800591a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800591e:	2b08      	cmp	r3, #8
 8005920:	d827      	bhi.n	8005972 <UART_SetConfig+0x3f2>
 8005922:	a201      	add	r2, pc, #4	@ (adr r2, 8005928 <UART_SetConfig+0x3a8>)
 8005924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005928:	0800594d 	.word	0x0800594d
 800592c:	08005955 	.word	0x08005955
 8005930:	0800595d 	.word	0x0800595d
 8005934:	08005973 	.word	0x08005973
 8005938:	08005963 	.word	0x08005963
 800593c:	08005973 	.word	0x08005973
 8005940:	08005973 	.word	0x08005973
 8005944:	08005973 	.word	0x08005973
 8005948:	0800596b 	.word	0x0800596b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800594c:	f7fe fa00 	bl	8003d50 <HAL_RCC_GetPCLK1Freq>
 8005950:	61f8      	str	r0, [r7, #28]
        break;
 8005952:	e014      	b.n	800597e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005954:	f7fe fa12 	bl	8003d7c <HAL_RCC_GetPCLK2Freq>
 8005958:	61f8      	str	r0, [r7, #28]
        break;
 800595a:	e010      	b.n	800597e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800595c:	4b1d      	ldr	r3, [pc, #116]	@ (80059d4 <UART_SetConfig+0x454>)
 800595e:	61fb      	str	r3, [r7, #28]
        break;
 8005960:	e00d      	b.n	800597e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005962:	f7fe f95d 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8005966:	61f8      	str	r0, [r7, #28]
        break;
 8005968:	e009      	b.n	800597e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800596a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800596e:	61fb      	str	r3, [r7, #28]
        break;
 8005970:	e005      	b.n	800597e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8005972:	2300      	movs	r3, #0
 8005974:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800597c:	bf00      	nop
    }

    if (pclk != 0U)
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d019      	beq.n	80059b8 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	085a      	lsrs	r2, r3, #1
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	441a      	add	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	fbb2 f3f3 	udiv	r3, r2, r3
 8005996:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	2b0f      	cmp	r3, #15
 800599c:	d909      	bls.n	80059b2 <UART_SetConfig+0x432>
 800599e:	69bb      	ldr	r3, [r7, #24]
 80059a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059a4:	d205      	bcs.n	80059b2 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	b29a      	uxth	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	60da      	str	r2, [r3, #12]
 80059b0:	e002      	b.n	80059b8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2200      	movs	r2, #0
 80059bc:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->TxISR = NULL;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	669a      	str	r2, [r3, #104]	@ 0x68

  return ret;
 80059c4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3728      	adds	r7, #40	@ 0x28
 80059cc:	46bd      	mov	sp, r7
 80059ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059d2:	bf00      	nop
 80059d4:	00f42400 	.word	0x00f42400

080059d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e4:	f003 0301 	and.w	r3, r3, #1
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00a      	beq.n	8005a02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	430a      	orrs	r2, r1
 8005a00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a06:	f003 0302 	and.w	r3, r3, #2
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d00a      	beq.n	8005a24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	430a      	orrs	r2, r1
 8005a22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a28:	f003 0304 	and.w	r3, r3, #4
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d00a      	beq.n	8005a46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	430a      	orrs	r2, r1
 8005a44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a4a:	f003 0308 	and.w	r3, r3, #8
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d00a      	beq.n	8005a68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	430a      	orrs	r2, r1
 8005a66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a6c:	f003 0310 	and.w	r3, r3, #16
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00a      	beq.n	8005a8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	430a      	orrs	r2, r1
 8005a88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8e:	f003 0320 	and.w	r3, r3, #32
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d00a      	beq.n	8005aac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	430a      	orrs	r2, r1
 8005aaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d01a      	beq.n	8005aee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ad6:	d10a      	bne.n	8005aee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	430a      	orrs	r2, r1
 8005aec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d00a      	beq.n	8005b10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	430a      	orrs	r2, r1
 8005b0e:	605a      	str	r2, [r3, #4]
  }
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b086      	sub	sp, #24
 8005b20:	af02      	add	r7, sp, #8
 8005b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b2c:	f7fb fca4 	bl	8001478 <HAL_GetTick>
 8005b30:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0308 	and.w	r3, r3, #8
 8005b3c:	2b08      	cmp	r3, #8
 8005b3e:	d10e      	bne.n	8005b5e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b44:	9300      	str	r3, [sp, #0]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 f82d 	bl	8005bae <UART_WaitOnFlagUntilTimeout>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d001      	beq.n	8005b5e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e023      	b.n	8005ba6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0304 	and.w	r3, r3, #4
 8005b68:	2b04      	cmp	r3, #4
 8005b6a:	d10e      	bne.n	8005b8a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f817 	bl	8005bae <UART_WaitOnFlagUntilTimeout>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e00d      	b.n	8005ba6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2220      	movs	r2, #32
 8005b8e:	679a      	str	r2, [r3, #120]	@ 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2220      	movs	r2, #32
 8005b94:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_UNLOCK(huart);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3710      	adds	r7, #16
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b09c      	sub	sp, #112	@ 0x70
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	60f8      	str	r0, [r7, #12]
 8005bb6:	60b9      	str	r1, [r7, #8]
 8005bb8:	603b      	str	r3, [r7, #0]
 8005bba:	4613      	mov	r3, r2
 8005bbc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bbe:	e0a5      	b.n	8005d0c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc6:	f000 80a1 	beq.w	8005d0c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bca:	f7fb fc55 	bl	8001478 <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d302      	bcc.n	8005be0 <UART_WaitOnFlagUntilTimeout+0x32>
 8005bda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d13e      	bne.n	8005c5e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005be8:	e853 3f00 	ldrex	r3, [r3]
 8005bec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005bee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bf0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005bf4:	667b      	str	r3, [r7, #100]	@ 0x64
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c00:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c02:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005c04:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005c06:	e841 2300 	strex	r3, r2, [r1]
 8005c0a:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d1e6      	bne.n	8005be0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	3308      	adds	r3, #8
 8005c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c1c:	e853 3f00 	ldrex	r3, [r3]
 8005c20:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c24:	f023 0301 	bic.w	r3, r3, #1
 8005c28:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	3308      	adds	r3, #8
 8005c30:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005c32:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005c34:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c36:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005c38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c3a:	e841 2300 	strex	r3, r2, [r1]
 8005c3e:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005c40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1e5      	bne.n	8005c12 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	679a      	str	r2, [r3, #120]	@ 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	67da      	str	r2, [r3, #124]	@ 0x7c

        __HAL_UNLOCK(huart);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e067      	b.n	8005d2e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 0304 	and.w	r3, r3, #4
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d04f      	beq.n	8005d0c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c7a:	d147      	bne.n	8005d0c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c84:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c8e:	e853 3f00 	ldrex	r3, [r3]
 8005c92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c96:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005c9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ca4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ca6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005caa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005cac:	e841 2300 	strex	r3, r2, [r1]
 8005cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d1e6      	bne.n	8005c86 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	3308      	adds	r3, #8
 8005cbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	e853 3f00 	ldrex	r3, [r3]
 8005cc6:	613b      	str	r3, [r7, #16]
   return(result);
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	f023 0301 	bic.w	r3, r3, #1
 8005cce:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	3308      	adds	r3, #8
 8005cd6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005cd8:	623a      	str	r2, [r7, #32]
 8005cda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cdc:	69f9      	ldr	r1, [r7, #28]
 8005cde:	6a3a      	ldr	r2, [r7, #32]
 8005ce0:	e841 2300 	strex	r3, r2, [r1]
 8005ce4:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1e5      	bne.n	8005cb8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	679a      	str	r2, [r3, #120]	@ 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2220      	movs	r2, #32
 8005cf6:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e010      	b.n	8005d2e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	69da      	ldr	r2, [r3, #28]
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	4013      	ands	r3, r2
 8005d16:	68ba      	ldr	r2, [r7, #8]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	bf0c      	ite	eq
 8005d1c:	2301      	moveq	r3, #1
 8005d1e:	2300      	movne	r3, #0
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	461a      	mov	r2, r3
 8005d24:	79fb      	ldrb	r3, [r7, #7]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	f43f af4a 	beq.w	8005bc0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3770      	adds	r7, #112	@ 0x70
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
	...

08005d38 <siprintf>:
 8005d38:	b40e      	push	{r1, r2, r3}
 8005d3a:	b500      	push	{lr}
 8005d3c:	b09c      	sub	sp, #112	@ 0x70
 8005d3e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005d40:	9002      	str	r0, [sp, #8]
 8005d42:	9006      	str	r0, [sp, #24]
 8005d44:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005d48:	4809      	ldr	r0, [pc, #36]	@ (8005d70 <siprintf+0x38>)
 8005d4a:	9107      	str	r1, [sp, #28]
 8005d4c:	9104      	str	r1, [sp, #16]
 8005d4e:	4909      	ldr	r1, [pc, #36]	@ (8005d74 <siprintf+0x3c>)
 8005d50:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d54:	9105      	str	r1, [sp, #20]
 8005d56:	6800      	ldr	r0, [r0, #0]
 8005d58:	9301      	str	r3, [sp, #4]
 8005d5a:	a902      	add	r1, sp, #8
 8005d5c:	f000 f994 	bl	8006088 <_svfiprintf_r>
 8005d60:	9b02      	ldr	r3, [sp, #8]
 8005d62:	2200      	movs	r2, #0
 8005d64:	701a      	strb	r2, [r3, #0]
 8005d66:	b01c      	add	sp, #112	@ 0x70
 8005d68:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d6c:	b003      	add	sp, #12
 8005d6e:	4770      	bx	lr
 8005d70:	20000010 	.word	0x20000010
 8005d74:	ffff0208 	.word	0xffff0208

08005d78 <memset>:
 8005d78:	4402      	add	r2, r0
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d100      	bne.n	8005d82 <memset+0xa>
 8005d80:	4770      	bx	lr
 8005d82:	f803 1b01 	strb.w	r1, [r3], #1
 8005d86:	e7f9      	b.n	8005d7c <memset+0x4>

08005d88 <__errno>:
 8005d88:	4b01      	ldr	r3, [pc, #4]	@ (8005d90 <__errno+0x8>)
 8005d8a:	6818      	ldr	r0, [r3, #0]
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	20000010 	.word	0x20000010

08005d94 <__libc_init_array>:
 8005d94:	b570      	push	{r4, r5, r6, lr}
 8005d96:	4d0d      	ldr	r5, [pc, #52]	@ (8005dcc <__libc_init_array+0x38>)
 8005d98:	4c0d      	ldr	r4, [pc, #52]	@ (8005dd0 <__libc_init_array+0x3c>)
 8005d9a:	1b64      	subs	r4, r4, r5
 8005d9c:	10a4      	asrs	r4, r4, #2
 8005d9e:	2600      	movs	r6, #0
 8005da0:	42a6      	cmp	r6, r4
 8005da2:	d109      	bne.n	8005db8 <__libc_init_array+0x24>
 8005da4:	4d0b      	ldr	r5, [pc, #44]	@ (8005dd4 <__libc_init_array+0x40>)
 8005da6:	4c0c      	ldr	r4, [pc, #48]	@ (8005dd8 <__libc_init_array+0x44>)
 8005da8:	f000 fc66 	bl	8006678 <_init>
 8005dac:	1b64      	subs	r4, r4, r5
 8005dae:	10a4      	asrs	r4, r4, #2
 8005db0:	2600      	movs	r6, #0
 8005db2:	42a6      	cmp	r6, r4
 8005db4:	d105      	bne.n	8005dc2 <__libc_init_array+0x2e>
 8005db6:	bd70      	pop	{r4, r5, r6, pc}
 8005db8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dbc:	4798      	blx	r3
 8005dbe:	3601      	adds	r6, #1
 8005dc0:	e7ee      	b.n	8005da0 <__libc_init_array+0xc>
 8005dc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dc6:	4798      	blx	r3
 8005dc8:	3601      	adds	r6, #1
 8005dca:	e7f2      	b.n	8005db2 <__libc_init_array+0x1e>
 8005dcc:	08006730 	.word	0x08006730
 8005dd0:	08006730 	.word	0x08006730
 8005dd4:	08006730 	.word	0x08006730
 8005dd8:	08006734 	.word	0x08006734

08005ddc <__retarget_lock_acquire_recursive>:
 8005ddc:	4770      	bx	lr

08005dde <__retarget_lock_release_recursive>:
 8005dde:	4770      	bx	lr

08005de0 <_free_r>:
 8005de0:	b538      	push	{r3, r4, r5, lr}
 8005de2:	4605      	mov	r5, r0
 8005de4:	2900      	cmp	r1, #0
 8005de6:	d041      	beq.n	8005e6c <_free_r+0x8c>
 8005de8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005dec:	1f0c      	subs	r4, r1, #4
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	bfb8      	it	lt
 8005df2:	18e4      	addlt	r4, r4, r3
 8005df4:	f000 f8e0 	bl	8005fb8 <__malloc_lock>
 8005df8:	4a1d      	ldr	r2, [pc, #116]	@ (8005e70 <_free_r+0x90>)
 8005dfa:	6813      	ldr	r3, [r2, #0]
 8005dfc:	b933      	cbnz	r3, 8005e0c <_free_r+0x2c>
 8005dfe:	6063      	str	r3, [r4, #4]
 8005e00:	6014      	str	r4, [r2, #0]
 8005e02:	4628      	mov	r0, r5
 8005e04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e08:	f000 b8dc 	b.w	8005fc4 <__malloc_unlock>
 8005e0c:	42a3      	cmp	r3, r4
 8005e0e:	d908      	bls.n	8005e22 <_free_r+0x42>
 8005e10:	6820      	ldr	r0, [r4, #0]
 8005e12:	1821      	adds	r1, r4, r0
 8005e14:	428b      	cmp	r3, r1
 8005e16:	bf01      	itttt	eq
 8005e18:	6819      	ldreq	r1, [r3, #0]
 8005e1a:	685b      	ldreq	r3, [r3, #4]
 8005e1c:	1809      	addeq	r1, r1, r0
 8005e1e:	6021      	streq	r1, [r4, #0]
 8005e20:	e7ed      	b.n	8005dfe <_free_r+0x1e>
 8005e22:	461a      	mov	r2, r3
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	b10b      	cbz	r3, 8005e2c <_free_r+0x4c>
 8005e28:	42a3      	cmp	r3, r4
 8005e2a:	d9fa      	bls.n	8005e22 <_free_r+0x42>
 8005e2c:	6811      	ldr	r1, [r2, #0]
 8005e2e:	1850      	adds	r0, r2, r1
 8005e30:	42a0      	cmp	r0, r4
 8005e32:	d10b      	bne.n	8005e4c <_free_r+0x6c>
 8005e34:	6820      	ldr	r0, [r4, #0]
 8005e36:	4401      	add	r1, r0
 8005e38:	1850      	adds	r0, r2, r1
 8005e3a:	4283      	cmp	r3, r0
 8005e3c:	6011      	str	r1, [r2, #0]
 8005e3e:	d1e0      	bne.n	8005e02 <_free_r+0x22>
 8005e40:	6818      	ldr	r0, [r3, #0]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	6053      	str	r3, [r2, #4]
 8005e46:	4408      	add	r0, r1
 8005e48:	6010      	str	r0, [r2, #0]
 8005e4a:	e7da      	b.n	8005e02 <_free_r+0x22>
 8005e4c:	d902      	bls.n	8005e54 <_free_r+0x74>
 8005e4e:	230c      	movs	r3, #12
 8005e50:	602b      	str	r3, [r5, #0]
 8005e52:	e7d6      	b.n	8005e02 <_free_r+0x22>
 8005e54:	6820      	ldr	r0, [r4, #0]
 8005e56:	1821      	adds	r1, r4, r0
 8005e58:	428b      	cmp	r3, r1
 8005e5a:	bf04      	itt	eq
 8005e5c:	6819      	ldreq	r1, [r3, #0]
 8005e5e:	685b      	ldreq	r3, [r3, #4]
 8005e60:	6063      	str	r3, [r4, #4]
 8005e62:	bf04      	itt	eq
 8005e64:	1809      	addeq	r1, r1, r0
 8005e66:	6021      	streq	r1, [r4, #0]
 8005e68:	6054      	str	r4, [r2, #4]
 8005e6a:	e7ca      	b.n	8005e02 <_free_r+0x22>
 8005e6c:	bd38      	pop	{r3, r4, r5, pc}
 8005e6e:	bf00      	nop
 8005e70:	200003a4 	.word	0x200003a4

08005e74 <sbrk_aligned>:
 8005e74:	b570      	push	{r4, r5, r6, lr}
 8005e76:	4e0f      	ldr	r6, [pc, #60]	@ (8005eb4 <sbrk_aligned+0x40>)
 8005e78:	460c      	mov	r4, r1
 8005e7a:	6831      	ldr	r1, [r6, #0]
 8005e7c:	4605      	mov	r5, r0
 8005e7e:	b911      	cbnz	r1, 8005e86 <sbrk_aligned+0x12>
 8005e80:	f000 fba6 	bl	80065d0 <_sbrk_r>
 8005e84:	6030      	str	r0, [r6, #0]
 8005e86:	4621      	mov	r1, r4
 8005e88:	4628      	mov	r0, r5
 8005e8a:	f000 fba1 	bl	80065d0 <_sbrk_r>
 8005e8e:	1c43      	adds	r3, r0, #1
 8005e90:	d103      	bne.n	8005e9a <sbrk_aligned+0x26>
 8005e92:	f04f 34ff 	mov.w	r4, #4294967295
 8005e96:	4620      	mov	r0, r4
 8005e98:	bd70      	pop	{r4, r5, r6, pc}
 8005e9a:	1cc4      	adds	r4, r0, #3
 8005e9c:	f024 0403 	bic.w	r4, r4, #3
 8005ea0:	42a0      	cmp	r0, r4
 8005ea2:	d0f8      	beq.n	8005e96 <sbrk_aligned+0x22>
 8005ea4:	1a21      	subs	r1, r4, r0
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	f000 fb92 	bl	80065d0 <_sbrk_r>
 8005eac:	3001      	adds	r0, #1
 8005eae:	d1f2      	bne.n	8005e96 <sbrk_aligned+0x22>
 8005eb0:	e7ef      	b.n	8005e92 <sbrk_aligned+0x1e>
 8005eb2:	bf00      	nop
 8005eb4:	200003a0 	.word	0x200003a0

08005eb8 <_malloc_r>:
 8005eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ebc:	1ccd      	adds	r5, r1, #3
 8005ebe:	f025 0503 	bic.w	r5, r5, #3
 8005ec2:	3508      	adds	r5, #8
 8005ec4:	2d0c      	cmp	r5, #12
 8005ec6:	bf38      	it	cc
 8005ec8:	250c      	movcc	r5, #12
 8005eca:	2d00      	cmp	r5, #0
 8005ecc:	4606      	mov	r6, r0
 8005ece:	db01      	blt.n	8005ed4 <_malloc_r+0x1c>
 8005ed0:	42a9      	cmp	r1, r5
 8005ed2:	d904      	bls.n	8005ede <_malloc_r+0x26>
 8005ed4:	230c      	movs	r3, #12
 8005ed6:	6033      	str	r3, [r6, #0]
 8005ed8:	2000      	movs	r0, #0
 8005eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ede:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005fb4 <_malloc_r+0xfc>
 8005ee2:	f000 f869 	bl	8005fb8 <__malloc_lock>
 8005ee6:	f8d8 3000 	ldr.w	r3, [r8]
 8005eea:	461c      	mov	r4, r3
 8005eec:	bb44      	cbnz	r4, 8005f40 <_malloc_r+0x88>
 8005eee:	4629      	mov	r1, r5
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	f7ff ffbf 	bl	8005e74 <sbrk_aligned>
 8005ef6:	1c43      	adds	r3, r0, #1
 8005ef8:	4604      	mov	r4, r0
 8005efa:	d158      	bne.n	8005fae <_malloc_r+0xf6>
 8005efc:	f8d8 4000 	ldr.w	r4, [r8]
 8005f00:	4627      	mov	r7, r4
 8005f02:	2f00      	cmp	r7, #0
 8005f04:	d143      	bne.n	8005f8e <_malloc_r+0xd6>
 8005f06:	2c00      	cmp	r4, #0
 8005f08:	d04b      	beq.n	8005fa2 <_malloc_r+0xea>
 8005f0a:	6823      	ldr	r3, [r4, #0]
 8005f0c:	4639      	mov	r1, r7
 8005f0e:	4630      	mov	r0, r6
 8005f10:	eb04 0903 	add.w	r9, r4, r3
 8005f14:	f000 fb5c 	bl	80065d0 <_sbrk_r>
 8005f18:	4581      	cmp	r9, r0
 8005f1a:	d142      	bne.n	8005fa2 <_malloc_r+0xea>
 8005f1c:	6821      	ldr	r1, [r4, #0]
 8005f1e:	1a6d      	subs	r5, r5, r1
 8005f20:	4629      	mov	r1, r5
 8005f22:	4630      	mov	r0, r6
 8005f24:	f7ff ffa6 	bl	8005e74 <sbrk_aligned>
 8005f28:	3001      	adds	r0, #1
 8005f2a:	d03a      	beq.n	8005fa2 <_malloc_r+0xea>
 8005f2c:	6823      	ldr	r3, [r4, #0]
 8005f2e:	442b      	add	r3, r5
 8005f30:	6023      	str	r3, [r4, #0]
 8005f32:	f8d8 3000 	ldr.w	r3, [r8]
 8005f36:	685a      	ldr	r2, [r3, #4]
 8005f38:	bb62      	cbnz	r2, 8005f94 <_malloc_r+0xdc>
 8005f3a:	f8c8 7000 	str.w	r7, [r8]
 8005f3e:	e00f      	b.n	8005f60 <_malloc_r+0xa8>
 8005f40:	6822      	ldr	r2, [r4, #0]
 8005f42:	1b52      	subs	r2, r2, r5
 8005f44:	d420      	bmi.n	8005f88 <_malloc_r+0xd0>
 8005f46:	2a0b      	cmp	r2, #11
 8005f48:	d917      	bls.n	8005f7a <_malloc_r+0xc2>
 8005f4a:	1961      	adds	r1, r4, r5
 8005f4c:	42a3      	cmp	r3, r4
 8005f4e:	6025      	str	r5, [r4, #0]
 8005f50:	bf18      	it	ne
 8005f52:	6059      	strne	r1, [r3, #4]
 8005f54:	6863      	ldr	r3, [r4, #4]
 8005f56:	bf08      	it	eq
 8005f58:	f8c8 1000 	streq.w	r1, [r8]
 8005f5c:	5162      	str	r2, [r4, r5]
 8005f5e:	604b      	str	r3, [r1, #4]
 8005f60:	4630      	mov	r0, r6
 8005f62:	f000 f82f 	bl	8005fc4 <__malloc_unlock>
 8005f66:	f104 000b 	add.w	r0, r4, #11
 8005f6a:	1d23      	adds	r3, r4, #4
 8005f6c:	f020 0007 	bic.w	r0, r0, #7
 8005f70:	1ac2      	subs	r2, r0, r3
 8005f72:	bf1c      	itt	ne
 8005f74:	1a1b      	subne	r3, r3, r0
 8005f76:	50a3      	strne	r3, [r4, r2]
 8005f78:	e7af      	b.n	8005eda <_malloc_r+0x22>
 8005f7a:	6862      	ldr	r2, [r4, #4]
 8005f7c:	42a3      	cmp	r3, r4
 8005f7e:	bf0c      	ite	eq
 8005f80:	f8c8 2000 	streq.w	r2, [r8]
 8005f84:	605a      	strne	r2, [r3, #4]
 8005f86:	e7eb      	b.n	8005f60 <_malloc_r+0xa8>
 8005f88:	4623      	mov	r3, r4
 8005f8a:	6864      	ldr	r4, [r4, #4]
 8005f8c:	e7ae      	b.n	8005eec <_malloc_r+0x34>
 8005f8e:	463c      	mov	r4, r7
 8005f90:	687f      	ldr	r7, [r7, #4]
 8005f92:	e7b6      	b.n	8005f02 <_malloc_r+0x4a>
 8005f94:	461a      	mov	r2, r3
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	42a3      	cmp	r3, r4
 8005f9a:	d1fb      	bne.n	8005f94 <_malloc_r+0xdc>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	6053      	str	r3, [r2, #4]
 8005fa0:	e7de      	b.n	8005f60 <_malloc_r+0xa8>
 8005fa2:	230c      	movs	r3, #12
 8005fa4:	6033      	str	r3, [r6, #0]
 8005fa6:	4630      	mov	r0, r6
 8005fa8:	f000 f80c 	bl	8005fc4 <__malloc_unlock>
 8005fac:	e794      	b.n	8005ed8 <_malloc_r+0x20>
 8005fae:	6005      	str	r5, [r0, #0]
 8005fb0:	e7d6      	b.n	8005f60 <_malloc_r+0xa8>
 8005fb2:	bf00      	nop
 8005fb4:	200003a4 	.word	0x200003a4

08005fb8 <__malloc_lock>:
 8005fb8:	4801      	ldr	r0, [pc, #4]	@ (8005fc0 <__malloc_lock+0x8>)
 8005fba:	f7ff bf0f 	b.w	8005ddc <__retarget_lock_acquire_recursive>
 8005fbe:	bf00      	nop
 8005fc0:	2000039c 	.word	0x2000039c

08005fc4 <__malloc_unlock>:
 8005fc4:	4801      	ldr	r0, [pc, #4]	@ (8005fcc <__malloc_unlock+0x8>)
 8005fc6:	f7ff bf0a 	b.w	8005dde <__retarget_lock_release_recursive>
 8005fca:	bf00      	nop
 8005fcc:	2000039c 	.word	0x2000039c

08005fd0 <__ssputs_r>:
 8005fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fd4:	688e      	ldr	r6, [r1, #8]
 8005fd6:	461f      	mov	r7, r3
 8005fd8:	42be      	cmp	r6, r7
 8005fda:	680b      	ldr	r3, [r1, #0]
 8005fdc:	4682      	mov	sl, r0
 8005fde:	460c      	mov	r4, r1
 8005fe0:	4690      	mov	r8, r2
 8005fe2:	d82d      	bhi.n	8006040 <__ssputs_r+0x70>
 8005fe4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005fe8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005fec:	d026      	beq.n	800603c <__ssputs_r+0x6c>
 8005fee:	6965      	ldr	r5, [r4, #20]
 8005ff0:	6909      	ldr	r1, [r1, #16]
 8005ff2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005ff6:	eba3 0901 	sub.w	r9, r3, r1
 8005ffa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005ffe:	1c7b      	adds	r3, r7, #1
 8006000:	444b      	add	r3, r9
 8006002:	106d      	asrs	r5, r5, #1
 8006004:	429d      	cmp	r5, r3
 8006006:	bf38      	it	cc
 8006008:	461d      	movcc	r5, r3
 800600a:	0553      	lsls	r3, r2, #21
 800600c:	d527      	bpl.n	800605e <__ssputs_r+0x8e>
 800600e:	4629      	mov	r1, r5
 8006010:	f7ff ff52 	bl	8005eb8 <_malloc_r>
 8006014:	4606      	mov	r6, r0
 8006016:	b360      	cbz	r0, 8006072 <__ssputs_r+0xa2>
 8006018:	6921      	ldr	r1, [r4, #16]
 800601a:	464a      	mov	r2, r9
 800601c:	f000 fae8 	bl	80065f0 <memcpy>
 8006020:	89a3      	ldrh	r3, [r4, #12]
 8006022:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800602a:	81a3      	strh	r3, [r4, #12]
 800602c:	6126      	str	r6, [r4, #16]
 800602e:	6165      	str	r5, [r4, #20]
 8006030:	444e      	add	r6, r9
 8006032:	eba5 0509 	sub.w	r5, r5, r9
 8006036:	6026      	str	r6, [r4, #0]
 8006038:	60a5      	str	r5, [r4, #8]
 800603a:	463e      	mov	r6, r7
 800603c:	42be      	cmp	r6, r7
 800603e:	d900      	bls.n	8006042 <__ssputs_r+0x72>
 8006040:	463e      	mov	r6, r7
 8006042:	6820      	ldr	r0, [r4, #0]
 8006044:	4632      	mov	r2, r6
 8006046:	4641      	mov	r1, r8
 8006048:	f000 faa8 	bl	800659c <memmove>
 800604c:	68a3      	ldr	r3, [r4, #8]
 800604e:	1b9b      	subs	r3, r3, r6
 8006050:	60a3      	str	r3, [r4, #8]
 8006052:	6823      	ldr	r3, [r4, #0]
 8006054:	4433      	add	r3, r6
 8006056:	6023      	str	r3, [r4, #0]
 8006058:	2000      	movs	r0, #0
 800605a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800605e:	462a      	mov	r2, r5
 8006060:	f000 fad4 	bl	800660c <_realloc_r>
 8006064:	4606      	mov	r6, r0
 8006066:	2800      	cmp	r0, #0
 8006068:	d1e0      	bne.n	800602c <__ssputs_r+0x5c>
 800606a:	6921      	ldr	r1, [r4, #16]
 800606c:	4650      	mov	r0, sl
 800606e:	f7ff feb7 	bl	8005de0 <_free_r>
 8006072:	230c      	movs	r3, #12
 8006074:	f8ca 3000 	str.w	r3, [sl]
 8006078:	89a3      	ldrh	r3, [r4, #12]
 800607a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800607e:	81a3      	strh	r3, [r4, #12]
 8006080:	f04f 30ff 	mov.w	r0, #4294967295
 8006084:	e7e9      	b.n	800605a <__ssputs_r+0x8a>
	...

08006088 <_svfiprintf_r>:
 8006088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800608c:	4698      	mov	r8, r3
 800608e:	898b      	ldrh	r3, [r1, #12]
 8006090:	061b      	lsls	r3, r3, #24
 8006092:	b09d      	sub	sp, #116	@ 0x74
 8006094:	4607      	mov	r7, r0
 8006096:	460d      	mov	r5, r1
 8006098:	4614      	mov	r4, r2
 800609a:	d510      	bpl.n	80060be <_svfiprintf_r+0x36>
 800609c:	690b      	ldr	r3, [r1, #16]
 800609e:	b973      	cbnz	r3, 80060be <_svfiprintf_r+0x36>
 80060a0:	2140      	movs	r1, #64	@ 0x40
 80060a2:	f7ff ff09 	bl	8005eb8 <_malloc_r>
 80060a6:	6028      	str	r0, [r5, #0]
 80060a8:	6128      	str	r0, [r5, #16]
 80060aa:	b930      	cbnz	r0, 80060ba <_svfiprintf_r+0x32>
 80060ac:	230c      	movs	r3, #12
 80060ae:	603b      	str	r3, [r7, #0]
 80060b0:	f04f 30ff 	mov.w	r0, #4294967295
 80060b4:	b01d      	add	sp, #116	@ 0x74
 80060b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060ba:	2340      	movs	r3, #64	@ 0x40
 80060bc:	616b      	str	r3, [r5, #20]
 80060be:	2300      	movs	r3, #0
 80060c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80060c2:	2320      	movs	r3, #32
 80060c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80060c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80060cc:	2330      	movs	r3, #48	@ 0x30
 80060ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800626c <_svfiprintf_r+0x1e4>
 80060d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80060d6:	f04f 0901 	mov.w	r9, #1
 80060da:	4623      	mov	r3, r4
 80060dc:	469a      	mov	sl, r3
 80060de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060e2:	b10a      	cbz	r2, 80060e8 <_svfiprintf_r+0x60>
 80060e4:	2a25      	cmp	r2, #37	@ 0x25
 80060e6:	d1f9      	bne.n	80060dc <_svfiprintf_r+0x54>
 80060e8:	ebba 0b04 	subs.w	fp, sl, r4
 80060ec:	d00b      	beq.n	8006106 <_svfiprintf_r+0x7e>
 80060ee:	465b      	mov	r3, fp
 80060f0:	4622      	mov	r2, r4
 80060f2:	4629      	mov	r1, r5
 80060f4:	4638      	mov	r0, r7
 80060f6:	f7ff ff6b 	bl	8005fd0 <__ssputs_r>
 80060fa:	3001      	adds	r0, #1
 80060fc:	f000 80a7 	beq.w	800624e <_svfiprintf_r+0x1c6>
 8006100:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006102:	445a      	add	r2, fp
 8006104:	9209      	str	r2, [sp, #36]	@ 0x24
 8006106:	f89a 3000 	ldrb.w	r3, [sl]
 800610a:	2b00      	cmp	r3, #0
 800610c:	f000 809f 	beq.w	800624e <_svfiprintf_r+0x1c6>
 8006110:	2300      	movs	r3, #0
 8006112:	f04f 32ff 	mov.w	r2, #4294967295
 8006116:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800611a:	f10a 0a01 	add.w	sl, sl, #1
 800611e:	9304      	str	r3, [sp, #16]
 8006120:	9307      	str	r3, [sp, #28]
 8006122:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006126:	931a      	str	r3, [sp, #104]	@ 0x68
 8006128:	4654      	mov	r4, sl
 800612a:	2205      	movs	r2, #5
 800612c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006130:	484e      	ldr	r0, [pc, #312]	@ (800626c <_svfiprintf_r+0x1e4>)
 8006132:	f7fa f84d 	bl	80001d0 <memchr>
 8006136:	9a04      	ldr	r2, [sp, #16]
 8006138:	b9d8      	cbnz	r0, 8006172 <_svfiprintf_r+0xea>
 800613a:	06d0      	lsls	r0, r2, #27
 800613c:	bf44      	itt	mi
 800613e:	2320      	movmi	r3, #32
 8006140:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006144:	0711      	lsls	r1, r2, #28
 8006146:	bf44      	itt	mi
 8006148:	232b      	movmi	r3, #43	@ 0x2b
 800614a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800614e:	f89a 3000 	ldrb.w	r3, [sl]
 8006152:	2b2a      	cmp	r3, #42	@ 0x2a
 8006154:	d015      	beq.n	8006182 <_svfiprintf_r+0xfa>
 8006156:	9a07      	ldr	r2, [sp, #28]
 8006158:	4654      	mov	r4, sl
 800615a:	2000      	movs	r0, #0
 800615c:	f04f 0c0a 	mov.w	ip, #10
 8006160:	4621      	mov	r1, r4
 8006162:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006166:	3b30      	subs	r3, #48	@ 0x30
 8006168:	2b09      	cmp	r3, #9
 800616a:	d94b      	bls.n	8006204 <_svfiprintf_r+0x17c>
 800616c:	b1b0      	cbz	r0, 800619c <_svfiprintf_r+0x114>
 800616e:	9207      	str	r2, [sp, #28]
 8006170:	e014      	b.n	800619c <_svfiprintf_r+0x114>
 8006172:	eba0 0308 	sub.w	r3, r0, r8
 8006176:	fa09 f303 	lsl.w	r3, r9, r3
 800617a:	4313      	orrs	r3, r2
 800617c:	9304      	str	r3, [sp, #16]
 800617e:	46a2      	mov	sl, r4
 8006180:	e7d2      	b.n	8006128 <_svfiprintf_r+0xa0>
 8006182:	9b03      	ldr	r3, [sp, #12]
 8006184:	1d19      	adds	r1, r3, #4
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	9103      	str	r1, [sp, #12]
 800618a:	2b00      	cmp	r3, #0
 800618c:	bfbb      	ittet	lt
 800618e:	425b      	neglt	r3, r3
 8006190:	f042 0202 	orrlt.w	r2, r2, #2
 8006194:	9307      	strge	r3, [sp, #28]
 8006196:	9307      	strlt	r3, [sp, #28]
 8006198:	bfb8      	it	lt
 800619a:	9204      	strlt	r2, [sp, #16]
 800619c:	7823      	ldrb	r3, [r4, #0]
 800619e:	2b2e      	cmp	r3, #46	@ 0x2e
 80061a0:	d10a      	bne.n	80061b8 <_svfiprintf_r+0x130>
 80061a2:	7863      	ldrb	r3, [r4, #1]
 80061a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80061a6:	d132      	bne.n	800620e <_svfiprintf_r+0x186>
 80061a8:	9b03      	ldr	r3, [sp, #12]
 80061aa:	1d1a      	adds	r2, r3, #4
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	9203      	str	r2, [sp, #12]
 80061b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80061b4:	3402      	adds	r4, #2
 80061b6:	9305      	str	r3, [sp, #20]
 80061b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800627c <_svfiprintf_r+0x1f4>
 80061bc:	7821      	ldrb	r1, [r4, #0]
 80061be:	2203      	movs	r2, #3
 80061c0:	4650      	mov	r0, sl
 80061c2:	f7fa f805 	bl	80001d0 <memchr>
 80061c6:	b138      	cbz	r0, 80061d8 <_svfiprintf_r+0x150>
 80061c8:	9b04      	ldr	r3, [sp, #16]
 80061ca:	eba0 000a 	sub.w	r0, r0, sl
 80061ce:	2240      	movs	r2, #64	@ 0x40
 80061d0:	4082      	lsls	r2, r0
 80061d2:	4313      	orrs	r3, r2
 80061d4:	3401      	adds	r4, #1
 80061d6:	9304      	str	r3, [sp, #16]
 80061d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061dc:	4824      	ldr	r0, [pc, #144]	@ (8006270 <_svfiprintf_r+0x1e8>)
 80061de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80061e2:	2206      	movs	r2, #6
 80061e4:	f7f9 fff4 	bl	80001d0 <memchr>
 80061e8:	2800      	cmp	r0, #0
 80061ea:	d036      	beq.n	800625a <_svfiprintf_r+0x1d2>
 80061ec:	4b21      	ldr	r3, [pc, #132]	@ (8006274 <_svfiprintf_r+0x1ec>)
 80061ee:	bb1b      	cbnz	r3, 8006238 <_svfiprintf_r+0x1b0>
 80061f0:	9b03      	ldr	r3, [sp, #12]
 80061f2:	3307      	adds	r3, #7
 80061f4:	f023 0307 	bic.w	r3, r3, #7
 80061f8:	3308      	adds	r3, #8
 80061fa:	9303      	str	r3, [sp, #12]
 80061fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061fe:	4433      	add	r3, r6
 8006200:	9309      	str	r3, [sp, #36]	@ 0x24
 8006202:	e76a      	b.n	80060da <_svfiprintf_r+0x52>
 8006204:	fb0c 3202 	mla	r2, ip, r2, r3
 8006208:	460c      	mov	r4, r1
 800620a:	2001      	movs	r0, #1
 800620c:	e7a8      	b.n	8006160 <_svfiprintf_r+0xd8>
 800620e:	2300      	movs	r3, #0
 8006210:	3401      	adds	r4, #1
 8006212:	9305      	str	r3, [sp, #20]
 8006214:	4619      	mov	r1, r3
 8006216:	f04f 0c0a 	mov.w	ip, #10
 800621a:	4620      	mov	r0, r4
 800621c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006220:	3a30      	subs	r2, #48	@ 0x30
 8006222:	2a09      	cmp	r2, #9
 8006224:	d903      	bls.n	800622e <_svfiprintf_r+0x1a6>
 8006226:	2b00      	cmp	r3, #0
 8006228:	d0c6      	beq.n	80061b8 <_svfiprintf_r+0x130>
 800622a:	9105      	str	r1, [sp, #20]
 800622c:	e7c4      	b.n	80061b8 <_svfiprintf_r+0x130>
 800622e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006232:	4604      	mov	r4, r0
 8006234:	2301      	movs	r3, #1
 8006236:	e7f0      	b.n	800621a <_svfiprintf_r+0x192>
 8006238:	ab03      	add	r3, sp, #12
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	462a      	mov	r2, r5
 800623e:	4b0e      	ldr	r3, [pc, #56]	@ (8006278 <_svfiprintf_r+0x1f0>)
 8006240:	a904      	add	r1, sp, #16
 8006242:	4638      	mov	r0, r7
 8006244:	f3af 8000 	nop.w
 8006248:	1c42      	adds	r2, r0, #1
 800624a:	4606      	mov	r6, r0
 800624c:	d1d6      	bne.n	80061fc <_svfiprintf_r+0x174>
 800624e:	89ab      	ldrh	r3, [r5, #12]
 8006250:	065b      	lsls	r3, r3, #25
 8006252:	f53f af2d 	bmi.w	80060b0 <_svfiprintf_r+0x28>
 8006256:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006258:	e72c      	b.n	80060b4 <_svfiprintf_r+0x2c>
 800625a:	ab03      	add	r3, sp, #12
 800625c:	9300      	str	r3, [sp, #0]
 800625e:	462a      	mov	r2, r5
 8006260:	4b05      	ldr	r3, [pc, #20]	@ (8006278 <_svfiprintf_r+0x1f0>)
 8006262:	a904      	add	r1, sp, #16
 8006264:	4638      	mov	r0, r7
 8006266:	f000 f879 	bl	800635c <_printf_i>
 800626a:	e7ed      	b.n	8006248 <_svfiprintf_r+0x1c0>
 800626c:	080066f4 	.word	0x080066f4
 8006270:	080066fe 	.word	0x080066fe
 8006274:	00000000 	.word	0x00000000
 8006278:	08005fd1 	.word	0x08005fd1
 800627c:	080066fa 	.word	0x080066fa

08006280 <_printf_common>:
 8006280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006284:	4616      	mov	r6, r2
 8006286:	4698      	mov	r8, r3
 8006288:	688a      	ldr	r2, [r1, #8]
 800628a:	690b      	ldr	r3, [r1, #16]
 800628c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006290:	4293      	cmp	r3, r2
 8006292:	bfb8      	it	lt
 8006294:	4613      	movlt	r3, r2
 8006296:	6033      	str	r3, [r6, #0]
 8006298:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800629c:	4607      	mov	r7, r0
 800629e:	460c      	mov	r4, r1
 80062a0:	b10a      	cbz	r2, 80062a6 <_printf_common+0x26>
 80062a2:	3301      	adds	r3, #1
 80062a4:	6033      	str	r3, [r6, #0]
 80062a6:	6823      	ldr	r3, [r4, #0]
 80062a8:	0699      	lsls	r1, r3, #26
 80062aa:	bf42      	ittt	mi
 80062ac:	6833      	ldrmi	r3, [r6, #0]
 80062ae:	3302      	addmi	r3, #2
 80062b0:	6033      	strmi	r3, [r6, #0]
 80062b2:	6825      	ldr	r5, [r4, #0]
 80062b4:	f015 0506 	ands.w	r5, r5, #6
 80062b8:	d106      	bne.n	80062c8 <_printf_common+0x48>
 80062ba:	f104 0a19 	add.w	sl, r4, #25
 80062be:	68e3      	ldr	r3, [r4, #12]
 80062c0:	6832      	ldr	r2, [r6, #0]
 80062c2:	1a9b      	subs	r3, r3, r2
 80062c4:	42ab      	cmp	r3, r5
 80062c6:	dc26      	bgt.n	8006316 <_printf_common+0x96>
 80062c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80062cc:	6822      	ldr	r2, [r4, #0]
 80062ce:	3b00      	subs	r3, #0
 80062d0:	bf18      	it	ne
 80062d2:	2301      	movne	r3, #1
 80062d4:	0692      	lsls	r2, r2, #26
 80062d6:	d42b      	bmi.n	8006330 <_printf_common+0xb0>
 80062d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80062dc:	4641      	mov	r1, r8
 80062de:	4638      	mov	r0, r7
 80062e0:	47c8      	blx	r9
 80062e2:	3001      	adds	r0, #1
 80062e4:	d01e      	beq.n	8006324 <_printf_common+0xa4>
 80062e6:	6823      	ldr	r3, [r4, #0]
 80062e8:	6922      	ldr	r2, [r4, #16]
 80062ea:	f003 0306 	and.w	r3, r3, #6
 80062ee:	2b04      	cmp	r3, #4
 80062f0:	bf02      	ittt	eq
 80062f2:	68e5      	ldreq	r5, [r4, #12]
 80062f4:	6833      	ldreq	r3, [r6, #0]
 80062f6:	1aed      	subeq	r5, r5, r3
 80062f8:	68a3      	ldr	r3, [r4, #8]
 80062fa:	bf0c      	ite	eq
 80062fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006300:	2500      	movne	r5, #0
 8006302:	4293      	cmp	r3, r2
 8006304:	bfc4      	itt	gt
 8006306:	1a9b      	subgt	r3, r3, r2
 8006308:	18ed      	addgt	r5, r5, r3
 800630a:	2600      	movs	r6, #0
 800630c:	341a      	adds	r4, #26
 800630e:	42b5      	cmp	r5, r6
 8006310:	d11a      	bne.n	8006348 <_printf_common+0xc8>
 8006312:	2000      	movs	r0, #0
 8006314:	e008      	b.n	8006328 <_printf_common+0xa8>
 8006316:	2301      	movs	r3, #1
 8006318:	4652      	mov	r2, sl
 800631a:	4641      	mov	r1, r8
 800631c:	4638      	mov	r0, r7
 800631e:	47c8      	blx	r9
 8006320:	3001      	adds	r0, #1
 8006322:	d103      	bne.n	800632c <_printf_common+0xac>
 8006324:	f04f 30ff 	mov.w	r0, #4294967295
 8006328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800632c:	3501      	adds	r5, #1
 800632e:	e7c6      	b.n	80062be <_printf_common+0x3e>
 8006330:	18e1      	adds	r1, r4, r3
 8006332:	1c5a      	adds	r2, r3, #1
 8006334:	2030      	movs	r0, #48	@ 0x30
 8006336:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800633a:	4422      	add	r2, r4
 800633c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006340:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006344:	3302      	adds	r3, #2
 8006346:	e7c7      	b.n	80062d8 <_printf_common+0x58>
 8006348:	2301      	movs	r3, #1
 800634a:	4622      	mov	r2, r4
 800634c:	4641      	mov	r1, r8
 800634e:	4638      	mov	r0, r7
 8006350:	47c8      	blx	r9
 8006352:	3001      	adds	r0, #1
 8006354:	d0e6      	beq.n	8006324 <_printf_common+0xa4>
 8006356:	3601      	adds	r6, #1
 8006358:	e7d9      	b.n	800630e <_printf_common+0x8e>
	...

0800635c <_printf_i>:
 800635c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006360:	7e0f      	ldrb	r7, [r1, #24]
 8006362:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006364:	2f78      	cmp	r7, #120	@ 0x78
 8006366:	4691      	mov	r9, r2
 8006368:	4680      	mov	r8, r0
 800636a:	460c      	mov	r4, r1
 800636c:	469a      	mov	sl, r3
 800636e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006372:	d807      	bhi.n	8006384 <_printf_i+0x28>
 8006374:	2f62      	cmp	r7, #98	@ 0x62
 8006376:	d80a      	bhi.n	800638e <_printf_i+0x32>
 8006378:	2f00      	cmp	r7, #0
 800637a:	f000 80d2 	beq.w	8006522 <_printf_i+0x1c6>
 800637e:	2f58      	cmp	r7, #88	@ 0x58
 8006380:	f000 80b9 	beq.w	80064f6 <_printf_i+0x19a>
 8006384:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006388:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800638c:	e03a      	b.n	8006404 <_printf_i+0xa8>
 800638e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006392:	2b15      	cmp	r3, #21
 8006394:	d8f6      	bhi.n	8006384 <_printf_i+0x28>
 8006396:	a101      	add	r1, pc, #4	@ (adr r1, 800639c <_printf_i+0x40>)
 8006398:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800639c:	080063f5 	.word	0x080063f5
 80063a0:	08006409 	.word	0x08006409
 80063a4:	08006385 	.word	0x08006385
 80063a8:	08006385 	.word	0x08006385
 80063ac:	08006385 	.word	0x08006385
 80063b0:	08006385 	.word	0x08006385
 80063b4:	08006409 	.word	0x08006409
 80063b8:	08006385 	.word	0x08006385
 80063bc:	08006385 	.word	0x08006385
 80063c0:	08006385 	.word	0x08006385
 80063c4:	08006385 	.word	0x08006385
 80063c8:	08006509 	.word	0x08006509
 80063cc:	08006433 	.word	0x08006433
 80063d0:	080064c3 	.word	0x080064c3
 80063d4:	08006385 	.word	0x08006385
 80063d8:	08006385 	.word	0x08006385
 80063dc:	0800652b 	.word	0x0800652b
 80063e0:	08006385 	.word	0x08006385
 80063e4:	08006433 	.word	0x08006433
 80063e8:	08006385 	.word	0x08006385
 80063ec:	08006385 	.word	0x08006385
 80063f0:	080064cb 	.word	0x080064cb
 80063f4:	6833      	ldr	r3, [r6, #0]
 80063f6:	1d1a      	adds	r2, r3, #4
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	6032      	str	r2, [r6, #0]
 80063fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006400:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006404:	2301      	movs	r3, #1
 8006406:	e09d      	b.n	8006544 <_printf_i+0x1e8>
 8006408:	6833      	ldr	r3, [r6, #0]
 800640a:	6820      	ldr	r0, [r4, #0]
 800640c:	1d19      	adds	r1, r3, #4
 800640e:	6031      	str	r1, [r6, #0]
 8006410:	0606      	lsls	r6, r0, #24
 8006412:	d501      	bpl.n	8006418 <_printf_i+0xbc>
 8006414:	681d      	ldr	r5, [r3, #0]
 8006416:	e003      	b.n	8006420 <_printf_i+0xc4>
 8006418:	0645      	lsls	r5, r0, #25
 800641a:	d5fb      	bpl.n	8006414 <_printf_i+0xb8>
 800641c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006420:	2d00      	cmp	r5, #0
 8006422:	da03      	bge.n	800642c <_printf_i+0xd0>
 8006424:	232d      	movs	r3, #45	@ 0x2d
 8006426:	426d      	negs	r5, r5
 8006428:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800642c:	4859      	ldr	r0, [pc, #356]	@ (8006594 <_printf_i+0x238>)
 800642e:	230a      	movs	r3, #10
 8006430:	e011      	b.n	8006456 <_printf_i+0xfa>
 8006432:	6821      	ldr	r1, [r4, #0]
 8006434:	6833      	ldr	r3, [r6, #0]
 8006436:	0608      	lsls	r0, r1, #24
 8006438:	f853 5b04 	ldr.w	r5, [r3], #4
 800643c:	d402      	bmi.n	8006444 <_printf_i+0xe8>
 800643e:	0649      	lsls	r1, r1, #25
 8006440:	bf48      	it	mi
 8006442:	b2ad      	uxthmi	r5, r5
 8006444:	2f6f      	cmp	r7, #111	@ 0x6f
 8006446:	4853      	ldr	r0, [pc, #332]	@ (8006594 <_printf_i+0x238>)
 8006448:	6033      	str	r3, [r6, #0]
 800644a:	bf14      	ite	ne
 800644c:	230a      	movne	r3, #10
 800644e:	2308      	moveq	r3, #8
 8006450:	2100      	movs	r1, #0
 8006452:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006456:	6866      	ldr	r6, [r4, #4]
 8006458:	60a6      	str	r6, [r4, #8]
 800645a:	2e00      	cmp	r6, #0
 800645c:	bfa2      	ittt	ge
 800645e:	6821      	ldrge	r1, [r4, #0]
 8006460:	f021 0104 	bicge.w	r1, r1, #4
 8006464:	6021      	strge	r1, [r4, #0]
 8006466:	b90d      	cbnz	r5, 800646c <_printf_i+0x110>
 8006468:	2e00      	cmp	r6, #0
 800646a:	d04b      	beq.n	8006504 <_printf_i+0x1a8>
 800646c:	4616      	mov	r6, r2
 800646e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006472:	fb03 5711 	mls	r7, r3, r1, r5
 8006476:	5dc7      	ldrb	r7, [r0, r7]
 8006478:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800647c:	462f      	mov	r7, r5
 800647e:	42bb      	cmp	r3, r7
 8006480:	460d      	mov	r5, r1
 8006482:	d9f4      	bls.n	800646e <_printf_i+0x112>
 8006484:	2b08      	cmp	r3, #8
 8006486:	d10b      	bne.n	80064a0 <_printf_i+0x144>
 8006488:	6823      	ldr	r3, [r4, #0]
 800648a:	07df      	lsls	r7, r3, #31
 800648c:	d508      	bpl.n	80064a0 <_printf_i+0x144>
 800648e:	6923      	ldr	r3, [r4, #16]
 8006490:	6861      	ldr	r1, [r4, #4]
 8006492:	4299      	cmp	r1, r3
 8006494:	bfde      	ittt	le
 8006496:	2330      	movle	r3, #48	@ 0x30
 8006498:	f806 3c01 	strble.w	r3, [r6, #-1]
 800649c:	f106 36ff 	addle.w	r6, r6, #4294967295
 80064a0:	1b92      	subs	r2, r2, r6
 80064a2:	6122      	str	r2, [r4, #16]
 80064a4:	f8cd a000 	str.w	sl, [sp]
 80064a8:	464b      	mov	r3, r9
 80064aa:	aa03      	add	r2, sp, #12
 80064ac:	4621      	mov	r1, r4
 80064ae:	4640      	mov	r0, r8
 80064b0:	f7ff fee6 	bl	8006280 <_printf_common>
 80064b4:	3001      	adds	r0, #1
 80064b6:	d14a      	bne.n	800654e <_printf_i+0x1f2>
 80064b8:	f04f 30ff 	mov.w	r0, #4294967295
 80064bc:	b004      	add	sp, #16
 80064be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064c2:	6823      	ldr	r3, [r4, #0]
 80064c4:	f043 0320 	orr.w	r3, r3, #32
 80064c8:	6023      	str	r3, [r4, #0]
 80064ca:	4833      	ldr	r0, [pc, #204]	@ (8006598 <_printf_i+0x23c>)
 80064cc:	2778      	movs	r7, #120	@ 0x78
 80064ce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80064d2:	6823      	ldr	r3, [r4, #0]
 80064d4:	6831      	ldr	r1, [r6, #0]
 80064d6:	061f      	lsls	r7, r3, #24
 80064d8:	f851 5b04 	ldr.w	r5, [r1], #4
 80064dc:	d402      	bmi.n	80064e4 <_printf_i+0x188>
 80064de:	065f      	lsls	r7, r3, #25
 80064e0:	bf48      	it	mi
 80064e2:	b2ad      	uxthmi	r5, r5
 80064e4:	6031      	str	r1, [r6, #0]
 80064e6:	07d9      	lsls	r1, r3, #31
 80064e8:	bf44      	itt	mi
 80064ea:	f043 0320 	orrmi.w	r3, r3, #32
 80064ee:	6023      	strmi	r3, [r4, #0]
 80064f0:	b11d      	cbz	r5, 80064fa <_printf_i+0x19e>
 80064f2:	2310      	movs	r3, #16
 80064f4:	e7ac      	b.n	8006450 <_printf_i+0xf4>
 80064f6:	4827      	ldr	r0, [pc, #156]	@ (8006594 <_printf_i+0x238>)
 80064f8:	e7e9      	b.n	80064ce <_printf_i+0x172>
 80064fa:	6823      	ldr	r3, [r4, #0]
 80064fc:	f023 0320 	bic.w	r3, r3, #32
 8006500:	6023      	str	r3, [r4, #0]
 8006502:	e7f6      	b.n	80064f2 <_printf_i+0x196>
 8006504:	4616      	mov	r6, r2
 8006506:	e7bd      	b.n	8006484 <_printf_i+0x128>
 8006508:	6833      	ldr	r3, [r6, #0]
 800650a:	6825      	ldr	r5, [r4, #0]
 800650c:	6961      	ldr	r1, [r4, #20]
 800650e:	1d18      	adds	r0, r3, #4
 8006510:	6030      	str	r0, [r6, #0]
 8006512:	062e      	lsls	r6, r5, #24
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	d501      	bpl.n	800651c <_printf_i+0x1c0>
 8006518:	6019      	str	r1, [r3, #0]
 800651a:	e002      	b.n	8006522 <_printf_i+0x1c6>
 800651c:	0668      	lsls	r0, r5, #25
 800651e:	d5fb      	bpl.n	8006518 <_printf_i+0x1bc>
 8006520:	8019      	strh	r1, [r3, #0]
 8006522:	2300      	movs	r3, #0
 8006524:	6123      	str	r3, [r4, #16]
 8006526:	4616      	mov	r6, r2
 8006528:	e7bc      	b.n	80064a4 <_printf_i+0x148>
 800652a:	6833      	ldr	r3, [r6, #0]
 800652c:	1d1a      	adds	r2, r3, #4
 800652e:	6032      	str	r2, [r6, #0]
 8006530:	681e      	ldr	r6, [r3, #0]
 8006532:	6862      	ldr	r2, [r4, #4]
 8006534:	2100      	movs	r1, #0
 8006536:	4630      	mov	r0, r6
 8006538:	f7f9 fe4a 	bl	80001d0 <memchr>
 800653c:	b108      	cbz	r0, 8006542 <_printf_i+0x1e6>
 800653e:	1b80      	subs	r0, r0, r6
 8006540:	6060      	str	r0, [r4, #4]
 8006542:	6863      	ldr	r3, [r4, #4]
 8006544:	6123      	str	r3, [r4, #16]
 8006546:	2300      	movs	r3, #0
 8006548:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800654c:	e7aa      	b.n	80064a4 <_printf_i+0x148>
 800654e:	6923      	ldr	r3, [r4, #16]
 8006550:	4632      	mov	r2, r6
 8006552:	4649      	mov	r1, r9
 8006554:	4640      	mov	r0, r8
 8006556:	47d0      	blx	sl
 8006558:	3001      	adds	r0, #1
 800655a:	d0ad      	beq.n	80064b8 <_printf_i+0x15c>
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	079b      	lsls	r3, r3, #30
 8006560:	d413      	bmi.n	800658a <_printf_i+0x22e>
 8006562:	68e0      	ldr	r0, [r4, #12]
 8006564:	9b03      	ldr	r3, [sp, #12]
 8006566:	4298      	cmp	r0, r3
 8006568:	bfb8      	it	lt
 800656a:	4618      	movlt	r0, r3
 800656c:	e7a6      	b.n	80064bc <_printf_i+0x160>
 800656e:	2301      	movs	r3, #1
 8006570:	4632      	mov	r2, r6
 8006572:	4649      	mov	r1, r9
 8006574:	4640      	mov	r0, r8
 8006576:	47d0      	blx	sl
 8006578:	3001      	adds	r0, #1
 800657a:	d09d      	beq.n	80064b8 <_printf_i+0x15c>
 800657c:	3501      	adds	r5, #1
 800657e:	68e3      	ldr	r3, [r4, #12]
 8006580:	9903      	ldr	r1, [sp, #12]
 8006582:	1a5b      	subs	r3, r3, r1
 8006584:	42ab      	cmp	r3, r5
 8006586:	dcf2      	bgt.n	800656e <_printf_i+0x212>
 8006588:	e7eb      	b.n	8006562 <_printf_i+0x206>
 800658a:	2500      	movs	r5, #0
 800658c:	f104 0619 	add.w	r6, r4, #25
 8006590:	e7f5      	b.n	800657e <_printf_i+0x222>
 8006592:	bf00      	nop
 8006594:	08006705 	.word	0x08006705
 8006598:	08006716 	.word	0x08006716

0800659c <memmove>:
 800659c:	4288      	cmp	r0, r1
 800659e:	b510      	push	{r4, lr}
 80065a0:	eb01 0402 	add.w	r4, r1, r2
 80065a4:	d902      	bls.n	80065ac <memmove+0x10>
 80065a6:	4284      	cmp	r4, r0
 80065a8:	4623      	mov	r3, r4
 80065aa:	d807      	bhi.n	80065bc <memmove+0x20>
 80065ac:	1e43      	subs	r3, r0, #1
 80065ae:	42a1      	cmp	r1, r4
 80065b0:	d008      	beq.n	80065c4 <memmove+0x28>
 80065b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80065b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80065ba:	e7f8      	b.n	80065ae <memmove+0x12>
 80065bc:	4402      	add	r2, r0
 80065be:	4601      	mov	r1, r0
 80065c0:	428a      	cmp	r2, r1
 80065c2:	d100      	bne.n	80065c6 <memmove+0x2a>
 80065c4:	bd10      	pop	{r4, pc}
 80065c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80065ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80065ce:	e7f7      	b.n	80065c0 <memmove+0x24>

080065d0 <_sbrk_r>:
 80065d0:	b538      	push	{r3, r4, r5, lr}
 80065d2:	4d06      	ldr	r5, [pc, #24]	@ (80065ec <_sbrk_r+0x1c>)
 80065d4:	2300      	movs	r3, #0
 80065d6:	4604      	mov	r4, r0
 80065d8:	4608      	mov	r0, r1
 80065da:	602b      	str	r3, [r5, #0]
 80065dc:	f7fa fcc8 	bl	8000f70 <_sbrk>
 80065e0:	1c43      	adds	r3, r0, #1
 80065e2:	d102      	bne.n	80065ea <_sbrk_r+0x1a>
 80065e4:	682b      	ldr	r3, [r5, #0]
 80065e6:	b103      	cbz	r3, 80065ea <_sbrk_r+0x1a>
 80065e8:	6023      	str	r3, [r4, #0]
 80065ea:	bd38      	pop	{r3, r4, r5, pc}
 80065ec:	20000398 	.word	0x20000398

080065f0 <memcpy>:
 80065f0:	440a      	add	r2, r1
 80065f2:	4291      	cmp	r1, r2
 80065f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80065f8:	d100      	bne.n	80065fc <memcpy+0xc>
 80065fa:	4770      	bx	lr
 80065fc:	b510      	push	{r4, lr}
 80065fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006602:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006606:	4291      	cmp	r1, r2
 8006608:	d1f9      	bne.n	80065fe <memcpy+0xe>
 800660a:	bd10      	pop	{r4, pc}

0800660c <_realloc_r>:
 800660c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006610:	4680      	mov	r8, r0
 8006612:	4615      	mov	r5, r2
 8006614:	460c      	mov	r4, r1
 8006616:	b921      	cbnz	r1, 8006622 <_realloc_r+0x16>
 8006618:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800661c:	4611      	mov	r1, r2
 800661e:	f7ff bc4b 	b.w	8005eb8 <_malloc_r>
 8006622:	b92a      	cbnz	r2, 8006630 <_realloc_r+0x24>
 8006624:	f7ff fbdc 	bl	8005de0 <_free_r>
 8006628:	2400      	movs	r4, #0
 800662a:	4620      	mov	r0, r4
 800662c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006630:	f000 f81a 	bl	8006668 <_malloc_usable_size_r>
 8006634:	4285      	cmp	r5, r0
 8006636:	4606      	mov	r6, r0
 8006638:	d802      	bhi.n	8006640 <_realloc_r+0x34>
 800663a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800663e:	d8f4      	bhi.n	800662a <_realloc_r+0x1e>
 8006640:	4629      	mov	r1, r5
 8006642:	4640      	mov	r0, r8
 8006644:	f7ff fc38 	bl	8005eb8 <_malloc_r>
 8006648:	4607      	mov	r7, r0
 800664a:	2800      	cmp	r0, #0
 800664c:	d0ec      	beq.n	8006628 <_realloc_r+0x1c>
 800664e:	42b5      	cmp	r5, r6
 8006650:	462a      	mov	r2, r5
 8006652:	4621      	mov	r1, r4
 8006654:	bf28      	it	cs
 8006656:	4632      	movcs	r2, r6
 8006658:	f7ff ffca 	bl	80065f0 <memcpy>
 800665c:	4621      	mov	r1, r4
 800665e:	4640      	mov	r0, r8
 8006660:	f7ff fbbe 	bl	8005de0 <_free_r>
 8006664:	463c      	mov	r4, r7
 8006666:	e7e0      	b.n	800662a <_realloc_r+0x1e>

08006668 <_malloc_usable_size_r>:
 8006668:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800666c:	1f18      	subs	r0, r3, #4
 800666e:	2b00      	cmp	r3, #0
 8006670:	bfbc      	itt	lt
 8006672:	580b      	ldrlt	r3, [r1, r0]
 8006674:	18c0      	addlt	r0, r0, r3
 8006676:	4770      	bx	lr

08006678 <_init>:
 8006678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800667a:	bf00      	nop
 800667c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800667e:	bc08      	pop	{r3}
 8006680:	469e      	mov	lr, r3
 8006682:	4770      	bx	lr

08006684 <_fini>:
 8006684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006686:	bf00      	nop
 8006688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800668a:	bc08      	pop	{r3}
 800668c:	469e      	mov	lr, r3
 800668e:	4770      	bx	lr
