TimeQuest Timing Analyzer report for the_project
Mon Oct 10 16:17:20 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 35. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 50. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Board Trace Model Assignments
 68. Input Transition Times
 69. Signal Integrity Metrics (Slow 1200mv 0c Model)
 70. Signal Integrity Metrics (Slow 1200mv 85c Model)
 71. Signal Integrity Metrics (Fast 1200mv 0c Model)
 72. Setup Transfers
 73. Hold Transfers
 74. Recovery Transfers
 75. Removal Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; the_project                                       ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; SDC File List                                                                  ;
+--------------------------------------------------------------------------------+
SDC File Path : SDC1.sdc
Status        : OK
Read at       : Mon Oct 10 16:17:17 2016
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clocks                                                                         ;
+--------------------------------------------------------------------------------+
Clock Name  : altera_reserved_tck
Type        : Base
Period      : 100.000
Frequency   : 10.0 MHz
Rise        : 0.000
Fall        : 50.000
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { altera_reserved_tck }

Clock Name  : CLOCK_50
Type        : Base
Period      : 20.000
Frequency   : 50.0 MHz
Rise        : 0.000
Fall        : 10.000
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { CLOCK_50 }
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                             ;
+--------------------------------------------------------------------------------+
Fmax            : 67.55 MHz
Restricted Fmax : 67.55 MHz
Clock Name      : altera_reserved_tck
Note            : 

Fmax            : 71.01 MHz
Restricted Fmax : 71.01 MHz
Clock Name      : CLOCK_50
Note            : 
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 5.917
End Point TNS : 0.000

Clock         : altera_reserved_tck
Slack         : 42.598
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 0.403
End Point TNS : 0.000

Clock         : CLOCK_50
Slack         : 0.421
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 47.620
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 1.355
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 9.681
End Point TNS : 0.000

Clock         : altera_reserved_tck
Slack         : 49.566
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                        ;
+--------------------------------------------------------------------------------+
Slack        : 5.917
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 14.014

Slack        : 5.931
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 14.000

Slack        : 6.241
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 13.690

Slack        : 6.316
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 13.615

Slack        : 6.556
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 13.375

Slack        : 6.565
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.089
Data Delay   : 13.364

Slack        : 6.592
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 13.339

Slack        : 6.592
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 13.339

Slack        : 6.606
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 13.325

Slack        : 6.606
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 13.325

Slack        : 6.916
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 13.015

Slack        : 6.916
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 13.015

Slack        : 6.946
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.985

Slack        : 6.947
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.984

Slack        : 6.960
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.971

Slack        : 6.991
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.940

Slack        : 6.991
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.940

Slack        : 7.002
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.929

Slack        : 7.145
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 12.785

Slack        : 7.224
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.707

Slack        : 7.225
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.706

Slack        : 7.240
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.089
Data Delay   : 12.689

Slack        : 7.240
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.089
Data Delay   : 12.689

Slack        : 7.270
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.661

Slack        : 7.345
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.586

Slack        : 7.490
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 12.440

Slack        : 7.569
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.362

Slack        : 7.594
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.089
Data Delay   : 12.335

Slack        : 7.604
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.327

Slack        : 7.605
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.326

Slack        : 7.659
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.272

Slack        : 7.677
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.254

Slack        : 7.677
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 12.254

Slack        : 7.764
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 12.170

Slack        : 7.778
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 12.156

Slack        : 7.782
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 12.152

Slack        : 7.796
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 12.138

Slack        : 7.820
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 12.110

Slack        : 7.820
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 12.110

Slack        : 7.868
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 12.062

Slack        : 7.949
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 11.982

Slack        : 8.031
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 11.900

Slack        : 8.032
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 11.899

Slack        : 8.088
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.846

Slack        : 8.106
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.828

Slack        : 8.163
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.771

Slack        : 8.165
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 11.765

Slack        : 8.165
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 11.765

Slack        : 8.174
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 11.756

Slack        : 8.181
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.753

Slack        : 8.257
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.677

Slack        : 8.271
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.663

Slack        : 8.334
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 11.597

Slack        : 8.334
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 11.597

Slack        : 8.403
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.531

Slack        : 8.406
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 11.525

Slack        : 8.412
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.086
Data Delay   : 11.520

Slack        : 8.421
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.513

Slack        : 8.430
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.086
Data Delay   : 11.502

Slack        : 8.519
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 11.411

Slack        : 8.543
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 11.387

Slack        : 8.543
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 11.387

Slack        : 8.558
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.376

Slack        : 8.560
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.080
Data Delay   : 11.378

Slack        : 8.562
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.372

Slack        : 8.572
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.362

Slack        : 8.576
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.358

Slack        : 8.581
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.353

Slack        : 8.624
From Node    : adder_reg:comb_3|regn:input_reg_a|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.080
Data Delay   : 11.314

Slack        : 8.656
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.278

Slack        : 8.684
From Node    : adder_reg:comb_3|regn:input_reg_b|q[7]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.089
Data Delay   : 11.245

Slack        : 8.688
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 11.243

Slack        : 8.707
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 11.224

Slack        : 8.707
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 11.224

Slack        : 8.794
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.140

Slack        : 8.812
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.122

Slack        : 8.849
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.085

Slack        : 8.867
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.067

Slack        : 8.882
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.052

Slack        : 8.886
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.048

Slack        : 8.896
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 11.038

Slack        : 8.897
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.088
Data Delay   : 11.033

Slack        : 8.905
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.086
Data Delay   : 11.027

Slack        : 8.957
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 10.977

Slack        : 8.961
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 10.973

Slack        : 8.992
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.085
Data Delay   : 10.941

Slack        : 9.010
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.085
Data Delay   : 10.923

Slack        : 9.016
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 10.918

Slack        : 9.030
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 10.904

Slack        : 9.061
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 10.870

Slack        : 9.081
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 10.850

Slack        : 9.081
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 10.850

Slack        : 9.093
From Node    : adder_reg:comb_3|regn:input_reg_a|q[7]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.087
Data Delay   : 10.838

Slack        : 9.197
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 10.737

Slack        : 9.201
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.084
Data Delay   : 10.733

Slack        : 9.206
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.086
Data Delay   : 10.726

Slack        : 9.210
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.086
Data Delay   : 10.722

Slack        : 9.235
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.080
Data Delay   : 10.703

Slack        : 9.235
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.080
Data Delay   : 10.703

Slack        : 9.264
From Node    : adder_reg:comb_3|regn:input_reg_a|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.080
Data Delay   : 10.674
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                             ;
+--------------------------------------------------------------------------------+
Slack        : 42.598
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.086
Data Delay   : 7.506

Slack        : 42.630
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.090
Data Delay   : 7.478

Slack        : 43.166
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.084
Data Delay   : 6.936

Slack        : 43.409
From Node    : sld_hub:auto_hub|node_ena[5]~reg0
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.084
Data Delay   : 6.693

Slack        : 43.687
From Node    : sld_hub:auto_hub|irf_reg[5][5]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.080
Data Delay   : 6.411

Slack        : 43.812
From Node    : sld_hub:auto_hub|irf_reg[5][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.084
Data Delay   : 6.290

Slack        : 43.884
From Node    : sld_hub:auto_hub|irf_reg[5][7]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.080
Data Delay   : 6.214

Slack        : 43.909
From Node    : sld_hub:auto_hub|irf_reg[5][6]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.080
Data Delay   : 6.189

Slack        : 44.012
From Node    : sld_hub:auto_hub|irf_reg[2][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.087
Data Delay   : 6.093

Slack        : 44.133
From Node    : sld_hub:auto_hub|irf_reg[5][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.080
Data Delay   : 5.965

Slack        : 44.200
From Node    : sld_hub:auto_hub|irf_reg[5][4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.080
Data Delay   : 5.898

Slack        : 44.219
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.080
Data Delay   : 5.879

Slack        : 44.607
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.073
Data Delay   : 5.484

Slack        : 44.876
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.078
Data Delay   : 5.220

Slack        : 45.065
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.079
Data Delay   : 5.032

Slack        : 45.067
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.066
Data Delay   : 5.017

Slack        : 45.149
From Node    : sld_hub:auto_hub|irf_reg[2][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.087
Data Delay   : 4.956

Slack        : 45.241
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.074
Data Delay   : 4.851

Slack        : 45.263
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.073
Data Delay   : 4.828

Slack        : 45.367
From Node    : sld_hub:auto_hub|irf_reg[3][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.083
Data Delay   : 4.734

Slack        : 45.369
From Node    : sld_hub:auto_hub|irf_reg[2][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.087
Data Delay   : 4.736

Slack        : 45.400
From Node    : sld_hub:auto_hub|irf_reg[4][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.086
Data Delay   : 4.704

Slack        : 45.409
From Node    : sld_hub:auto_hub|irf_reg[3][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.083
Data Delay   : 4.692

Slack        : 45.414
From Node    : sld_hub:auto_hub|irf_reg[4][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.086
Data Delay   : 4.690

Slack        : 45.457
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.082
Data Delay   : 4.643

Slack        : 45.476
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.081
Data Delay   : 4.623

Slack        : 45.493
From Node    : sld_hub:auto_hub|irf_reg[2][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.087
Data Delay   : 4.612

Slack        : 45.531
From Node    : sld_hub:auto_hub|irf_reg[1][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.079
Data Delay   : 4.566

Slack        : 45.679
From Node    : sld_hub:auto_hub|irf_reg[3][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.083
Data Delay   : 4.422

Slack        : 45.726
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.092
Data Delay   : 4.384

Slack        : 45.727
From Node    : sld_hub:auto_hub|irf_reg[4][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.086
Data Delay   : 4.377

Slack        : 45.772
From Node    : sld_hub:auto_hub|irsr_reg[1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.082
Data Delay   : 4.328

Slack        : 45.835
From Node    : sld_hub:auto_hub|irsr_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.082
Data Delay   : 4.265

Slack        : 45.862
From Node    : sld_hub:auto_hub|irf_reg[1][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.079
Data Delay   : 4.235

Slack        : 45.896
From Node    : sld_hub:auto_hub|irsr_reg[2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.084
Data Delay   : 4.206

Slack        : 45.927
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.082
Data Delay   : 4.173

Slack        : 46.146
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.074
Data Delay   : 3.946

Slack        : 46.171
From Node    : sld_hub:auto_hub|irf_reg[1][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.083
Data Delay   : 3.930

Slack        : 46.188
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.086
Data Delay   : 3.916

Slack        : 46.198
From Node    : sld_hub:auto_hub|irf_reg[3][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.083
Data Delay   : 3.903

Slack        : 46.228
From Node    : sld_hub:auto_hub|irf_reg[4][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.086
Data Delay   : 3.876

Slack        : 46.265
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.092
Data Delay   : 3.845

Slack        : 46.328
From Node    : sld_hub:auto_hub|irf_reg[1][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.083
Data Delay   : 3.773

Slack        : 46.401
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.080
Data Delay   : 3.697

Slack        : 46.414
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.076
Data Delay   : 3.680

Slack        : 46.528
From Node    : sld_hub:auto_hub|irsr_reg[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.088
Data Delay   : 3.578

Slack        : 46.552
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.082
Data Delay   : 3.548

Slack        : 46.644
From Node    : sld_hub:auto_hub|irsr_reg[9]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.088
Data Delay   : 3.462

Slack        : 46.645
From Node    : sld_hub:auto_hub|irsr_reg[10]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.084
Data Delay   : 3.457

Slack        : 46.885
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.092
Data Delay   : 3.225

Slack        : 47.365
From Node    : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.091
Data Delay   : 2.744

Slack        : 47.528
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.091
Data Delay   : 2.581

Slack        : 93.615
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.318

Slack        : 93.617
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.316

Slack        : 93.628
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.305

Slack        : 93.825
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.108

Slack        : 93.827
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.106

Slack        : 93.827
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.106

Slack        : 93.828
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.105

Slack        : 93.828
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.105

Slack        : 93.829
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.104

Slack        : 93.830
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.103

Slack        : 93.831
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.102

Slack        : 93.831
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.102

Slack        : 93.832
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.101

Slack        : 93.832
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.101

Slack        : 93.833
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.100

Slack        : 93.833
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.085
Data Delay   : 6.100

Slack        : 93.883
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 6.055

Slack        : 93.893
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 6.045

Slack        : 93.894
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 6.044

Slack        : 93.895
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 6.043

Slack        : 93.916
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 6.023

Slack        : 93.919
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 6.020

Slack        : 93.920
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 6.019

Slack        : 93.921
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 6.018

Slack        : 93.924
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 6.015

Slack        : 93.925
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 6.014

Slack        : 93.926
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 6.013

Slack        : 93.928
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 6.011

Slack        : 93.930
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 6.009

Slack        : 93.935
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 6.003

Slack        : 93.936
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.086
Data Delay   : 5.996

Slack        : 93.945
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 6.009

Slack        : 93.945
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 6.009

Slack        : 93.945
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 6.009

Slack        : 93.945
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 6.009

Slack        : 93.945
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 6.009

Slack        : 93.945
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.064
Data Delay   : 6.009

Slack        : 93.946
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.086
Data Delay   : 5.986

Slack        : 93.946
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[31]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 6.003

Slack        : 93.946
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[30]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 6.003

Slack        : 93.946
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 6.003

Slack        : 93.946
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 6.003

Slack        : 93.946
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 6.003

Slack        : 93.946
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 6.003

Slack        : 93.946
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 6.003

Slack        : 93.946
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 6.003

Slack        : 93.946
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 6.003

Slack        : 93.951
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.988
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                              ;
+--------------------------------------------------------------------------------+
Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.403
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|hub_mode_reg[1]
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|hub_mode_reg[2]
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|hub_mode_reg[0]
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|irsr_reg[5]
To Node      : sld_hub:auto_hub|irsr_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|irsr_reg[4]
To Node      : sld_hub:auto_hub|irsr_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo_bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.404
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.669

Slack        : 0.405
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 0.669

Slack        : 0.406
From Node    : sld_hub:auto_hub|tdo
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.077
Data Delay   : 0.669

Slack        : 0.409
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.674

Slack        : 0.409
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.674

Slack        : 0.409
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.674

Slack        : 0.409
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.674

Slack        : 0.409
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.674

Slack        : 0.410
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 0.674

Slack        : 0.421
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.686
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 0.421
From Node    : adder_reg:comb_3|regn:input_reg_a|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.687

Slack        : 0.428
From Node    : adder_reg:comb_3|regn:input_reg_b|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.694

Slack        : 0.430
From Node    : adder_reg:comb_3|regn:input_reg_b|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.696

Slack        : 0.436
From Node    : adder_reg:comb_3|regn:input_reg_b|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.702

Slack        : 0.439
From Node    : adder_reg:comb_3|regn:input_reg_a|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.705

Slack        : 0.443
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.710

Slack        : 0.449
From Node    : adder_reg:comb_3|regn:input_reg_a|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.716

Slack        : 0.450
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.717

Slack        : 0.451
From Node    : adder_reg:comb_3|regn:input_reg_a|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.718

Slack        : 0.551
From Node    : adder_reg:comb_3|regn:input_reg_b|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.817

Slack        : 0.553
From Node    : adder_reg:comb_3|regn:input_reg_b|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.819

Slack        : 0.573
From Node    : adder_reg:comb_3|regn:input_reg_a|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[18]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.840

Slack        : 0.582
From Node    : adder_reg:comb_3|regn:input_reg_a|q[13]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.848

Slack        : 0.588
From Node    : adder_reg:comb_3|regn:input_reg_a|q[23]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.855

Slack        : 0.594
From Node    : adder_reg:comb_3|regn:input_reg_a|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.861

Slack        : 0.596
From Node    : adder_reg:comb_3|regn:input_reg_a|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.863

Slack        : 0.638
From Node    : adder_reg:comb_3|regn:input_reg_b|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.904

Slack        : 0.648
From Node    : adder_reg:comb_3|regn:input_reg_b|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.914

Slack        : 0.659
From Node    : adder_reg:comb_3|regn:input_reg_b|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.925

Slack        : 0.660
From Node    : adder_reg:comb_3|regn:input_reg_b|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[20]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.927

Slack        : 0.661
From Node    : adder_reg:comb_3|regn:input_reg_b|q[10]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.927

Slack        : 0.661
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.928

Slack        : 0.665
From Node    : adder_reg:comb_3|regn:input_reg_b|q[14]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.932

Slack        : 0.667
From Node    : adder_reg:comb_3|regn:input_reg_a|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.934

Slack        : 0.671
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.938

Slack        : 0.685
From Node    : adder_reg:comb_3|regn:input_reg_a|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.952

Slack        : 0.687
From Node    : adder_reg:comb_3|regn:input_reg_a|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[19]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.954

Slack        : 0.735
From Node    : adder_reg:comb_3|regn:input_reg_b|q[13]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.002

Slack        : 0.743
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.011

Slack        : 0.743
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.011

Slack        : 0.807
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.074

Slack        : 0.820
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.088

Slack        : 0.824
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.092

Slack        : 0.843
From Node    : adder_reg:comb_3|regn:input_reg_a|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[20]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.109

Slack        : 0.865
From Node    : adder_reg:comb_3|regn:input_reg_b|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.132

Slack        : 0.877
From Node    : adder_reg:comb_3|regn:input_reg_a|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.143

Slack        : 0.878
From Node    : adder_reg:comb_3|regn:input_reg_b|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.145

Slack        : 0.900
From Node    : adder_reg:comb_3|regn:input_reg_b|q[16]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.166

Slack        : 0.902
From Node    : adder_reg:comb_3|regn:input_reg_b|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.168

Slack        : 0.904
From Node    : adder_reg:comb_3|regn:input_reg_b|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.170

Slack        : 0.912
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.180

Slack        : 0.912
From Node    : adder_reg:comb_3|regn:input_reg_b|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.178

Slack        : 0.913
From Node    : adder_reg:comb_3|regn:input_reg_a|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.185

Slack        : 0.914
From Node    : adder_reg:comb_3|regn:input_reg_a|q[17]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[18]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.180

Slack        : 0.915
From Node    : adder_reg:comb_3|regn:input_reg_a|q[17]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[19]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.181

Slack        : 0.916
From Node    : adder_reg:comb_3|regn:input_reg_a|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.188

Slack        : 0.921
From Node    : adder_reg:comb_3|regn:input_reg_a|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[21]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.188

Slack        : 0.921
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.189

Slack        : 0.924
From Node    : adder_reg:comb_3|regn:input_reg_a|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[22]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.191

Slack        : 0.925
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 1.194

Slack        : 0.925
From Node    : adder_reg:comb_3|regn:input_reg_b|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[20]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.191

Slack        : 0.979
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.247

Slack        : 0.980
From Node    : adder_reg:comb_3|regn:input_reg_a|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.246

Slack        : 0.996
From Node    : adder_reg:comb_3|regn:input_reg_a|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.262

Slack        : 1.004
From Node    : adder_reg:comb_3|regn:input_reg_b|q[12]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.271

Slack        : 1.006
From Node    : adder_reg:comb_3|regn:input_reg_a|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.273

Slack        : 1.017
From Node    : adder_reg:comb_3|regn:input_reg_a|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.284

Slack        : 1.029
From Node    : adder_reg:comb_3|regn:input_reg_a|q[22]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[22]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.295

Slack        : 1.030
From Node    : adder_reg:comb_3|regn:input_reg_a|q[12]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.297

Slack        : 1.031
From Node    : adder_reg:comb_3|regn:input_reg_a|q[7]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 1.296

Slack        : 1.032
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.298

Slack        : 1.036
From Node    : adder_reg:comb_3|regn:input_reg_a|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.302

Slack        : 1.037
From Node    : adder_reg:comb_3|regn:input_reg_a|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.303

Slack        : 1.052
From Node    : adder_reg:comb_3|regn:input_reg_a|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.318

Slack        : 1.063
From Node    : adder_reg:comb_3|regn:input_reg_a|q[14]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.329

Slack        : 1.064
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.332

Slack        : 1.070
From Node    : adder_reg:comb_3|regn:input_reg_a|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.336

Slack        : 1.072
From Node    : adder_reg:comb_3|regn:input_reg_a|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.338

Slack        : 1.085
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.353

Slack        : 1.086
From Node    : adder_reg:comb_3|regn:input_reg_b|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[18]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.352

Slack        : 1.087
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.355

Slack        : 1.093
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.361

Slack        : 1.099
From Node    : adder_reg:comb_3|regn:input_reg_a|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.077
Data Delay   : 1.362

Slack        : 1.104
From Node    : adder_reg:comb_3|regn:input_reg_b|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[19]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.370

Slack        : 1.109
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.377

Slack        : 1.113
From Node    : adder_reg:comb_3|regn:input_reg_b|q[17]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[17]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.380

Slack        : 1.121
From Node    : adder_reg:comb_3|regn:input_reg_a|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.077
Data Delay   : 1.384

Slack        : 1.123
From Node    : adder_reg:comb_3|regn:input_reg_b|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.389

Slack        : 1.123
From Node    : adder_reg:comb_3|regn:input_reg_b|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 1.388

Slack        : 1.133
From Node    : adder_reg:comb_3|regn:input_reg_b|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.400

Slack        : 1.138
From Node    : adder_reg:comb_3|regn:input_reg_b|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 1.403

Slack        : 1.142
From Node    : adder_reg:comb_3|regn:input_reg_b|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 1.407

Slack        : 1.145
From Node    : adder_reg:comb_3|regn:input_reg_a|q[12]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.412

Slack        : 1.146
From Node    : adder_reg:comb_3|regn:input_reg_a|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.412

Slack        : 1.151
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.419

Slack        : 1.164
From Node    : adder_reg:comb_3|regn:input_reg_b|q[21]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.431

Slack        : 1.166
From Node    : adder_reg:comb_3|regn:input_reg_b|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.432

Slack        : 1.168
From Node    : adder_reg:comb_3|regn:input_reg_b|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 1.432

Slack        : 1.184
From Node    : adder_reg:comb_3|regn:input_reg_b|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 1.448

Slack        : 1.199
From Node    : adder_reg:comb_3|regn:input_reg_a|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.466

Slack        : 1.216
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 1.481

Slack        : 1.220
From Node    : adder_reg:comb_3|regn:input_reg_a|q[13]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.486

Slack        : 1.223
From Node    : adder_reg:comb_3|regn:input_reg_b|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 1.483

Slack        : 1.225
From Node    : adder_reg:comb_3|regn:input_reg_b|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.492

Slack        : 1.230
From Node    : adder_reg:comb_3|regn:input_reg_a|q[21]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[21]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.087
Data Delay   : 1.503

Slack        : 1.251
From Node    : adder_reg:comb_3|regn:input_reg_b|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.518

Slack        : 1.254
From Node    : adder_reg:comb_3|regn:input_reg_b|q[28]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.516

Slack        : 1.258
From Node    : adder_reg:comb_3|regn:input_reg_b|q[19]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[19]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 1.523

Slack        : 1.266
From Node    : adder_reg:comb_3|regn:input_reg_b|q[19]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[20]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 1.531

Slack        : 1.276
From Node    : adder_reg:comb_3|regn:input_reg_b|q[22]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[22]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.542
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                          ;
+--------------------------------------------------------------------------------+
Slack        : 47.620
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.081
Data Delay   : 2.479

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.094
Data Delay   : 6.420

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[340]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.094
Data Delay   : 6.420

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[339]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.094
Data Delay   : 6.420

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.094
Data Delay   : 6.420

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.094
Data Delay   : 6.420

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.094
Data Delay   : 6.420

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.094
Data Delay   : 6.420

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.094
Data Delay   : 6.420

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.094
Data Delay   : 6.420

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.088
Data Delay   : 6.426

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.088
Data Delay   : 6.426

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.088
Data Delay   : 6.426

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.088
Data Delay   : 6.426

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.088
Data Delay   : 6.426

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.088
Data Delay   : 6.426

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.088
Data Delay   : 6.426

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.087
Data Delay   : 6.427

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.092
Data Delay   : 6.422

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.093
Data Delay   : 6.421

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.091
Data Delay   : 6.423

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.091
Data Delay   : 6.423

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.091
Data Delay   : 6.423

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.091
Data Delay   : 6.423

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.091
Data Delay   : 6.423

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.091
Data Delay   : 6.423

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.091
Data Delay   : 6.423

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.091
Data Delay   : 6.423

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.091
Data Delay   : 6.423

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.090
Data Delay   : 6.424

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425

Slack        : 93.504
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.089
Data Delay   : 6.425
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                           ;
+--------------------------------------------------------------------------------+
Slack        : 1.355
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.622

Slack        : 1.355
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 1.622

Slack        : 1.428
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.700

Slack        : 1.428
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.700

Slack        : 1.498
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.759

Slack        : 1.508
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[5][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 1.779

Slack        : 1.508
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[5][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 1.779

Slack        : 1.508
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 1.779

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_ir_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.510
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_dr_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.778

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.645
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.913

Slack        : 1.707
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 1.978

Slack        : 1.707
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[1]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 1.978

Slack        : 1.707
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[4]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 1.978

Slack        : 1.707
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[2]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 1.978

Slack        : 1.707
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.975

Slack        : 1.707
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[5]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 1.978

Slack        : 1.707
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[3]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 1.978

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.723
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 1.995

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.738
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.007

Slack        : 1.752
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.088
Data Delay   : 2.026

Slack        : 1.752
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.088
Data Delay   : 2.026

Slack        : 1.863
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 2.125

Slack        : 1.863
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 2.125

Slack        : 2.015
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.088
Data Delay   : 2.289

Slack        : 2.015
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.088
Data Delay   : 2.289

Slack        : 2.015
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.088
Data Delay   : 2.289

Slack        : 2.015
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.088
Data Delay   : 2.289

Slack        : 2.015
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.088
Data Delay   : 2.289

Slack        : 2.015
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.088
Data Delay   : 2.289

Slack        : 2.015
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.088
Data Delay   : 2.289

Slack        : 2.015
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.088
Data Delay   : 2.289

Slack        : 2.015
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.088
Data Delay   : 2.289

Slack        : 2.090
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 2.362

Slack        : 2.090
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.086
Data Delay   : 2.362

Slack        : 2.257
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.089
Data Delay   : 2.532

Slack        : 2.257
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.089
Data Delay   : 2.532

Slack        : 2.257
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.089
Data Delay   : 2.532

Slack        : 2.257
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.089
Data Delay   : 2.532

Slack        : 2.257
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.089
Data Delay   : 2.532

Slack        : 2.257
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.089
Data Delay   : 2.532

Slack        : 2.317
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.090
Data Delay   : 2.593

Slack        : 2.317
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.090
Data Delay   : 2.593

Slack        : 2.317
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.090
Data Delay   : 2.593

Slack        : 2.317
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.090
Data Delay   : 2.593
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                          ;
+--------------------------------------------------------------------------------+
Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[15]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[16]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[17]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[20]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[23]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[24]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[25]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[26]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[29]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[30]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[31]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[9]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[10]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[15]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[16]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[18]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[21]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[24]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[25]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[27]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[29]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[30]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[31]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[9]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_cout|q[0]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[10]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[15]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[16]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[21]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[22]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[23]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[24]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[25]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[26]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[27]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[28]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[29]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[30]

Slack          : 9.681
Actual Width   : 9.869
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[31]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[0]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[10]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[11]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[12]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[13]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[14]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[18]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[19]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[1]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[21]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[22]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[27]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[28]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[2]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[3]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[4]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[5]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[6]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[7]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[8]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[0]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[11]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[12]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[13]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[14]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[17]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[19]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[1]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[20]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[22]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[23]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[26]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[28]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[3]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[4]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[5]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[6]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[8]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[0]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[11]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[12]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[13]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[14]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[17]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[18]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[19]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[1]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[20]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[3]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[4]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[5]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[6]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[7]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[8]

Slack          : 9.682
Actual Width   : 9.870
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[9]

Slack          : 9.683
Actual Width   : 9.871
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[2]

Slack          : 9.683
Actual Width   : 9.871
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[7]

Slack          : 9.683
Actual Width   : 9.871
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[2]

Slack          : 9.819
Actual Width   : 9.819
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|o

Slack          : 9.833
Actual Width   : 9.833
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|inclk[0]

Slack          : 9.833
Actual Width   : 9.833
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|outclk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'               ;
+--------------------------------------------------------------------------------+
Slack          : 49.566
Actual Width   : 49.801
Required Width : 0.235
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a108~portb_address_reg0

Slack          : 49.569
Actual Width   : 49.804
Required Width : 0.235
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~portb_address_reg0

Slack          : 49.570
Actual Width   : 49.805
Required Width : 0.235
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~portb_address_reg0

Slack          : 49.570
Actual Width   : 49.805
Required Width : 0.235
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~portb_address_reg0

Slack          : 49.624
Actual Width   : 49.844
Required Width : 0.220
Type           : High Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Fall
Target         : sld_hub:auto_hub|tdo

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]

Slack          : 49.675
Actual Width   : 49.863
Required Width : 0.188
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 4.236
Fall            : 4.329
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : 9.937
Fall            : 9.957
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : -0.571
Fall            : -0.579
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : -2.580
Fall            : -2.596
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 16.471
Fall            : 17.208
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 13.986
Fall            : 14.720
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                              ;
+--------------------------------------------------------------------------------+
Fmax            : 74.68 MHz
Restricted Fmax : 74.68 MHz
Clock Name      : altera_reserved_tck
Note            : 

Fmax            : 77.95 MHz
Restricted Fmax : 77.95 MHz
Clock Name      : CLOCK_50
Note            : 
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 7.172
End Point TNS : 0.000

Clock         : altera_reserved_tck
Slack         : 43.305
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 0.353
End Point TNS : 0.000

Clock         : CLOCK_50
Slack         : 0.381
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 47.917
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 1.238
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 9.689
End Point TNS : 0.000

Clock         : altera_reserved_tck
Slack         : 49.489
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 7.172
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 12.768

Slack        : 7.175
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 12.765

Slack        : 7.408
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 12.532

Slack        : 7.439
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 12.501

Slack        : 7.516
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 12.424

Slack        : 7.628
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.080
Data Delay   : 12.311

Slack        : 7.758
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 12.182

Slack        : 7.758
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 12.182

Slack        : 7.761
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 12.179

Slack        : 7.761
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 12.179

Slack        : 7.897
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 12.043

Slack        : 7.994
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.946

Slack        : 7.994
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.946

Slack        : 8.025
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.915

Slack        : 8.025
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.915

Slack        : 8.048
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.892

Slack        : 8.102
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.838

Slack        : 8.102
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.838

Slack        : 8.102
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.838

Slack        : 8.105
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.835

Slack        : 8.171
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.769

Slack        : 8.214
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.080
Data Delay   : 11.725

Slack        : 8.214
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.080
Data Delay   : 11.725

Slack        : 8.338
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.602

Slack        : 8.369
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.571

Slack        : 8.446
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.494

Slack        : 8.483
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.457

Slack        : 8.483
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.457

Slack        : 8.542
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.398

Slack        : 8.558
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.080
Data Delay   : 11.381

Slack        : 8.620
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.320

Slack        : 8.634
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.306

Slack        : 8.634
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.306

Slack        : 8.757
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.183

Slack        : 8.757
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.183

Slack        : 8.827
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.113

Slack        : 8.870
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 11.070

Slack        : 8.915
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 11.029

Slack        : 8.916
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 11.028

Slack        : 8.918
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 11.026

Slack        : 8.919
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 11.025

Slack        : 8.972
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.968

Slack        : 8.978
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.962

Slack        : 9.101
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.839

Slack        : 9.128
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.812

Slack        : 9.128
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.812

Slack        : 9.151
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.793

Slack        : 9.152
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.792

Slack        : 9.182
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.762

Slack        : 9.183
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.761

Slack        : 9.206
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.734

Slack        : 9.206
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.734

Slack        : 9.259
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.685

Slack        : 9.260
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.684

Slack        : 9.306
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.638

Slack        : 9.309
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.635

Slack        : 9.324
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.616

Slack        : 9.371
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.076
Data Delay   : 10.572

Slack        : 9.372
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.076
Data Delay   : 10.571

Slack        : 9.417
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.072
Data Delay   : 10.530

Slack        : 9.435
From Node    : adder_reg:comb_3|regn:input_reg_a|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.072
Data Delay   : 10.512

Slack        : 9.456
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.484

Slack        : 9.456
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.484

Slack        : 9.472
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.468

Slack        : 9.534
From Node    : adder_reg:comb_3|regn:input_reg_b|q[7]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.080
Data Delay   : 10.405

Slack        : 9.542
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.402

Slack        : 9.550
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.390

Slack        : 9.558
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.382

Slack        : 9.558
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.382

Slack        : 9.573
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.371

Slack        : 9.589
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.355

Slack        : 9.592
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.352

Slack        : 9.592
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.352

Slack        : 9.595
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.349

Slack        : 9.640
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.304

Slack        : 9.641
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.303

Slack        : 9.650
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.294

Slack        : 9.762
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.076
Data Delay   : 10.181

Slack        : 9.791
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.153

Slack        : 9.792
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.152

Slack        : 9.800
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.140

Slack        : 9.825
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.119

Slack        : 9.828
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.116

Slack        : 9.856
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.088

Slack        : 9.859
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.085

Slack        : 9.902
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.038

Slack        : 9.910
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.030

Slack        : 9.910
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.030

Slack        : 9.914
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.030

Slack        : 9.915
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.029

Slack        : 9.933
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.011

Slack        : 9.934
From Node    : adder_reg:comb_3|regn:input_reg_a|q[7]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.079
Data Delay   : 10.006

Slack        : 9.936
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 10.008

Slack        : 10.003
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.072
Data Delay   : 9.944

Slack        : 10.003
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.072
Data Delay   : 9.944

Slack        : 10.021
From Node    : adder_reg:comb_3|regn:input_reg_a|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.072
Data Delay   : 9.926

Slack        : 10.021
From Node    : adder_reg:comb_3|regn:input_reg_a|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.072
Data Delay   : 9.926

Slack        : 10.031
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 9.913

Slack        : 10.036
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 9.908

Slack        : 10.039
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.075
Data Delay   : 9.905
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                              ;
+--------------------------------------------------------------------------------+
Slack        : 43.305
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.152
Data Delay   : 6.866

Slack        : 43.326
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.156
Data Delay   : 6.849

Slack        : 43.880
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.150
Data Delay   : 6.289

Slack        : 44.089
From Node    : sld_hub:auto_hub|node_ena[5]~reg0
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.150
Data Delay   : 6.080

Slack        : 44.348
From Node    : sld_hub:auto_hub|irf_reg[5][5]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.144
Data Delay   : 5.815

Slack        : 44.475
From Node    : sld_hub:auto_hub|irf_reg[5][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.148
Data Delay   : 5.692

Slack        : 44.518
From Node    : sld_hub:auto_hub|irf_reg[5][7]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.144
Data Delay   : 5.645

Slack        : 44.568
From Node    : sld_hub:auto_hub|irf_reg[5][6]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.144
Data Delay   : 5.595

Slack        : 44.651
From Node    : sld_hub:auto_hub|irf_reg[2][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.153
Data Delay   : 5.521

Slack        : 44.715
From Node    : sld_hub:auto_hub|irf_reg[5][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.144
Data Delay   : 5.448

Slack        : 44.741
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.145
Data Delay   : 5.423

Slack        : 44.751
From Node    : sld_hub:auto_hub|irf_reg[5][4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.144
Data Delay   : 5.412

Slack        : 45.114
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.139
Data Delay   : 5.044

Slack        : 45.437
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.144
Data Delay   : 4.726

Slack        : 45.496
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.132
Data Delay   : 4.655

Slack        : 45.604
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.144
Data Delay   : 4.559

Slack        : 45.691
From Node    : sld_hub:auto_hub|irf_reg[2][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.153
Data Delay   : 4.481

Slack        : 45.748
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.139
Data Delay   : 4.410

Slack        : 45.790
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.140
Data Delay   : 4.369

Slack        : 45.859
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.147
Data Delay   : 4.307

Slack        : 45.888
From Node    : sld_hub:auto_hub|irf_reg[3][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.148
Data Delay   : 4.279

Slack        : 45.894
From Node    : sld_hub:auto_hub|irf_reg[2][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.153
Data Delay   : 4.278

Slack        : 45.897
From Node    : sld_hub:auto_hub|irf_reg[4][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.152
Data Delay   : 4.274

Slack        : 45.918
From Node    : sld_hub:auto_hub|irf_reg[3][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.148
Data Delay   : 4.249

Slack        : 45.941
From Node    : sld_hub:auto_hub|irf_reg[1][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.144
Data Delay   : 4.222

Slack        : 45.944
From Node    : sld_hub:auto_hub|irf_reg[4][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.152
Data Delay   : 4.227

Slack        : 45.996
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.146
Data Delay   : 4.169

Slack        : 46.017
From Node    : sld_hub:auto_hub|irf_reg[2][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.153
Data Delay   : 4.155

Slack        : 46.176
From Node    : sld_hub:auto_hub|irf_reg[4][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.152
Data Delay   : 3.995

Slack        : 46.195
From Node    : sld_hub:auto_hub|irf_reg[3][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.148
Data Delay   : 3.972

Slack        : 46.196
From Node    : sld_hub:auto_hub|irsr_reg[1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.146
Data Delay   : 3.969

Slack        : 46.240
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.158
Data Delay   : 3.937

Slack        : 46.252
From Node    : sld_hub:auto_hub|irsr_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.146
Data Delay   : 3.913

Slack        : 46.263
From Node    : sld_hub:auto_hub|irf_reg[1][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.144
Data Delay   : 3.900

Slack        : 46.319
From Node    : sld_hub:auto_hub|irsr_reg[2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.148
Data Delay   : 3.848

Slack        : 46.419
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.147
Data Delay   : 3.747

Slack        : 46.517
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.140
Data Delay   : 3.642

Slack        : 46.570
From Node    : sld_hub:auto_hub|irf_reg[1][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.149
Data Delay   : 3.598

Slack        : 46.619
From Node    : sld_hub:auto_hub|irf_reg[4][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.152
Data Delay   : 3.552

Slack        : 46.651
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.153
Data Delay   : 3.521

Slack        : 46.658
From Node    : sld_hub:auto_hub|irf_reg[3][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.148
Data Delay   : 3.509

Slack        : 46.688
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.159
Data Delay   : 3.490

Slack        : 46.694
From Node    : sld_hub:auto_hub|irf_reg[1][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.149
Data Delay   : 3.474

Slack        : 46.742
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.146
Data Delay   : 3.423

Slack        : 46.755
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.142
Data Delay   : 3.406

Slack        : 46.850
From Node    : sld_hub:auto_hub|irsr_reg[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.154
Data Delay   : 3.323

Slack        : 46.970
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.147
Data Delay   : 3.196

Slack        : 47.005
From Node    : sld_hub:auto_hub|irsr_reg[9]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.154
Data Delay   : 3.168

Slack        : 47.023
From Node    : sld_hub:auto_hub|irsr_reg[10]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.150
Data Delay   : 3.146

Slack        : 47.246
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.159
Data Delay   : 2.932

Slack        : 47.710
From Node    : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.157
Data Delay   : 2.466

Slack        : 47.852
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.157
Data Delay   : 2.324

Slack        : 94.135
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.810

Slack        : 94.138
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.807

Slack        : 94.145
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.800

Slack        : 94.313
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.632

Slack        : 94.315
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.630

Slack        : 94.315
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.630

Slack        : 94.316
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.629

Slack        : 94.316
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.629

Slack        : 94.317
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.628

Slack        : 94.318
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.627

Slack        : 94.319
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.626

Slack        : 94.319
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.626

Slack        : 94.320
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.625

Slack        : 94.320
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.625

Slack        : 94.321
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.624

Slack        : 94.321
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.074
Data Delay   : 5.624

Slack        : 94.391
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 5.559

Slack        : 94.396
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 5.554

Slack        : 94.398
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 5.552

Slack        : 94.399
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 5.551

Slack        : 94.421
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.057
Data Delay   : 5.541

Slack        : 94.421
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.057
Data Delay   : 5.541

Slack        : 94.421
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.057
Data Delay   : 5.541

Slack        : 94.421
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.057
Data Delay   : 5.541

Slack        : 94.421
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.057
Data Delay   : 5.541

Slack        : 94.421
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.057
Data Delay   : 5.541

Slack        : 94.423
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 5.528

Slack        : 94.424
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[31]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.062
Data Delay   : 5.533

Slack        : 94.424
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[30]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.062
Data Delay   : 5.533

Slack        : 94.424
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.062
Data Delay   : 5.533

Slack        : 94.424
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.062
Data Delay   : 5.533

Slack        : 94.424
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.062
Data Delay   : 5.533

Slack        : 94.424
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.062
Data Delay   : 5.533

Slack        : 94.424
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.062
Data Delay   : 5.533

Slack        : 94.424
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.062
Data Delay   : 5.533

Slack        : 94.424
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.062
Data Delay   : 5.533

Slack        : 94.426
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 5.525

Slack        : 94.426
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 5.525

Slack        : 94.426
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.069
Data Delay   : 5.524

Slack        : 94.427
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 5.524

Slack        : 94.427
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 5.524

Slack        : 94.428
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 5.523

Slack        : 94.428
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.068
Data Delay   : 5.523

Slack        : 94.429
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.525

Slack        : 94.429
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.525

Slack        : 94.429
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.525

Slack        : 94.429
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.525

Slack        : 94.429
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.065
Data Delay   : 5.525
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                               ;
+--------------------------------------------------------------------------------+
Slack        : 0.353
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : sld_hub:auto_hub|hub_mode_reg[1]
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : sld_hub:auto_hub|hub_mode_reg[0]
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : sld_hub:auto_hub|irsr_reg[5]
To Node      : sld_hub:auto_hub|irsr_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : sld_hub:auto_hub|irsr_reg[4]
To Node      : sld_hub:auto_hub|irsr_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.353
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.597

Slack        : 0.354
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : sld_hub:auto_hub|hub_mode_reg[2]
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.354
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo_bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.597

Slack        : 0.355
From Node    : sld_hub:auto_hub|tdo
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.597

Slack        : 0.364
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.608

Slack        : 0.364
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.608

Slack        : 0.365
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.608

Slack        : 0.365
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.608

Slack        : 0.365
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.608

Slack        : 0.365
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.608

Slack        : 0.380
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.623
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                          ;
+--------------------------------------------------------------------------------+
Slack        : 0.381
From Node    : adder_reg:comb_3|regn:input_reg_a|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.624

Slack        : 0.386
From Node    : adder_reg:comb_3|regn:input_reg_b|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.629

Slack        : 0.388
From Node    : adder_reg:comb_3|regn:input_reg_b|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.631

Slack        : 0.394
From Node    : adder_reg:comb_3|regn:input_reg_b|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.637

Slack        : 0.401
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.644

Slack        : 0.404
From Node    : adder_reg:comb_3|regn:input_reg_a|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.647

Slack        : 0.405
From Node    : adder_reg:comb_3|regn:input_reg_a|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.649

Slack        : 0.407
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.650

Slack        : 0.407
From Node    : adder_reg:comb_3|regn:input_reg_a|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.651

Slack        : 0.499
From Node    : adder_reg:comb_3|regn:input_reg_b|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.742

Slack        : 0.501
From Node    : adder_reg:comb_3|regn:input_reg_b|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.744

Slack        : 0.520
From Node    : adder_reg:comb_3|regn:input_reg_a|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[18]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.763

Slack        : 0.537
From Node    : adder_reg:comb_3|regn:input_reg_a|q[13]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.780

Slack        : 0.546
From Node    : adder_reg:comb_3|regn:input_reg_a|q[23]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.790

Slack        : 0.551
From Node    : adder_reg:comb_3|regn:input_reg_a|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.794

Slack        : 0.553
From Node    : adder_reg:comb_3|regn:input_reg_a|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.796

Slack        : 0.583
From Node    : adder_reg:comb_3|regn:input_reg_b|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.826

Slack        : 0.593
From Node    : adder_reg:comb_3|regn:input_reg_b|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.836

Slack        : 0.601
From Node    : adder_reg:comb_3|regn:input_reg_b|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.844

Slack        : 0.604
From Node    : adder_reg:comb_3|regn:input_reg_b|q[10]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.847

Slack        : 0.605
From Node    : adder_reg:comb_3|regn:input_reg_b|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[20]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.848

Slack        : 0.606
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.849

Slack        : 0.608
From Node    : adder_reg:comb_3|regn:input_reg_b|q[14]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.851

Slack        : 0.609
From Node    : adder_reg:comb_3|regn:input_reg_a|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.853

Slack        : 0.614
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.857

Slack        : 0.630
From Node    : adder_reg:comb_3|regn:input_reg_a|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[19]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.873

Slack        : 0.630
From Node    : adder_reg:comb_3|regn:input_reg_a|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.874

Slack        : 0.678
From Node    : adder_reg:comb_3|regn:input_reg_b|q[13]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.922

Slack        : 0.685
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.929

Slack        : 0.686
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.930

Slack        : 0.740
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.984

Slack        : 0.744
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.988

Slack        : 0.750
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 0.993

Slack        : 0.784
From Node    : adder_reg:comb_3|regn:input_reg_a|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[20]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.026

Slack        : 0.798
From Node    : adder_reg:comb_3|regn:input_reg_a|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.041

Slack        : 0.805
From Node    : adder_reg:comb_3|regn:input_reg_b|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.049

Slack        : 0.806
From Node    : adder_reg:comb_3|regn:input_reg_b|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.050

Slack        : 0.811
From Node    : adder_reg:comb_3|regn:input_reg_a|q[17]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[18]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.053

Slack        : 0.811
From Node    : adder_reg:comb_3|regn:input_reg_a|q[17]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[19]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.053

Slack        : 0.814
From Node    : adder_reg:comb_3|regn:input_reg_a|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[21]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.058

Slack        : 0.815
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.059

Slack        : 0.816
From Node    : adder_reg:comb_3|regn:input_reg_a|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[22]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.060

Slack        : 0.816
From Node    : adder_reg:comb_3|regn:input_reg_b|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.059

Slack        : 0.818
From Node    : adder_reg:comb_3|regn:input_reg_b|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.061

Slack        : 0.820
From Node    : adder_reg:comb_3|regn:input_reg_b|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[20]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.062

Slack        : 0.822
From Node    : adder_reg:comb_3|regn:input_reg_b|q[16]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.065

Slack        : 0.832
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.076

Slack        : 0.839
From Node    : adder_reg:comb_3|regn:input_reg_b|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.082

Slack        : 0.844
From Node    : adder_reg:comb_3|regn:input_reg_a|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 1.094

Slack        : 0.847
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 1.092

Slack        : 0.847
From Node    : adder_reg:comb_3|regn:input_reg_a|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 1.097

Slack        : 0.882
From Node    : adder_reg:comb_3|regn:input_reg_a|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.125

Slack        : 0.888
From Node    : adder_reg:comb_3|regn:input_reg_a|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.131

Slack        : 0.892
From Node    : adder_reg:comb_3|regn:input_reg_b|q[12]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.136

Slack        : 0.903
From Node    : adder_reg:comb_3|regn:input_reg_a|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.147

Slack        : 0.903
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.147

Slack        : 0.925
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.168

Slack        : 0.930
From Node    : adder_reg:comb_3|regn:input_reg_a|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.173

Slack        : 0.930
From Node    : adder_reg:comb_3|regn:input_reg_a|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.173

Slack        : 0.932
From Node    : adder_reg:comb_3|regn:input_reg_a|q[22]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[22]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.175

Slack        : 0.946
From Node    : adder_reg:comb_3|regn:input_reg_a|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.190

Slack        : 0.949
From Node    : adder_reg:comb_3|regn:input_reg_a|q[12]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.193

Slack        : 0.954
From Node    : adder_reg:comb_3|regn:input_reg_a|q[7]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.196

Slack        : 0.957
From Node    : adder_reg:comb_3|regn:input_reg_a|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.200

Slack        : 0.958
From Node    : adder_reg:comb_3|regn:input_reg_a|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.201

Slack        : 0.980
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.224

Slack        : 0.985
From Node    : adder_reg:comb_3|regn:input_reg_a|q[14]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.228

Slack        : 0.988
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.232

Slack        : 0.989
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.233

Slack        : 0.989
From Node    : adder_reg:comb_3|regn:input_reg_a|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.232

Slack        : 0.992
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.236

Slack        : 0.994
From Node    : adder_reg:comb_3|regn:input_reg_b|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.237

Slack        : 0.997
From Node    : adder_reg:comb_3|regn:input_reg_a|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.069
Data Delay   : 1.237

Slack        : 0.998
From Node    : adder_reg:comb_3|regn:input_reg_b|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[18]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.240

Slack        : 0.999
From Node    : adder_reg:comb_3|regn:input_reg_b|q[17]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[17]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.242

Slack        : 1.001
From Node    : adder_reg:comb_3|regn:input_reg_b|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.245

Slack        : 1.005
From Node    : adder_reg:comb_3|regn:input_reg_a|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.069
Data Delay   : 1.245

Slack        : 1.005
From Node    : adder_reg:comb_3|regn:input_reg_b|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[19]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.247

Slack        : 1.006
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.250

Slack        : 1.024
From Node    : adder_reg:comb_3|regn:input_reg_a|q[12]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.268

Slack        : 1.025
From Node    : adder_reg:comb_3|regn:input_reg_a|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.268

Slack        : 1.029
From Node    : adder_reg:comb_3|regn:input_reg_b|q[21]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.273

Slack        : 1.034
From Node    : adder_reg:comb_3|regn:input_reg_b|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.277

Slack        : 1.038
From Node    : adder_reg:comb_3|regn:input_reg_b|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.280

Slack        : 1.042
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.286

Slack        : 1.052
From Node    : adder_reg:comb_3|regn:input_reg_b|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.294

Slack        : 1.061
From Node    : adder_reg:comb_3|regn:input_reg_b|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.303

Slack        : 1.080
From Node    : adder_reg:comb_3|regn:input_reg_b|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 1.321

Slack        : 1.080
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 1.322

Slack        : 1.080
From Node    : adder_reg:comb_3|regn:input_reg_a|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.324

Slack        : 1.081
From Node    : adder_reg:comb_3|regn:input_reg_a|q[13]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 1.324

Slack        : 1.088
From Node    : adder_reg:comb_3|regn:input_reg_b|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.066
Data Delay   : 1.325

Slack        : 1.089
From Node    : adder_reg:comb_3|regn:input_reg_b|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 1.330

Slack        : 1.094
From Node    : adder_reg:comb_3|regn:input_reg_b|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.338

Slack        : 1.122
From Node    : adder_reg:comb_3|regn:input_reg_b|q[28]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.067
Data Delay   : 1.360

Slack        : 1.124
From Node    : adder_reg:comb_3|regn:input_reg_a|q[21]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[21]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.375

Slack        : 1.131
From Node    : adder_reg:comb_3|regn:input_reg_b|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.375

Slack        : 1.132
From Node    : adder_reg:comb_3|regn:input_reg_b|q[19]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[20]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 1.373

Slack        : 1.136
From Node    : adder_reg:comb_3|regn:input_reg_b|q[19]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[19]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 1.377

Slack        : 1.140
From Node    : adder_reg:comb_3|regn:input_reg_b|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[21]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.384
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                           ;
+--------------------------------------------------------------------------------+
Slack        : 47.917
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.145
Data Delay   : 2.247

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.083
Data Delay   : 5.848

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[340]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.083
Data Delay   : 5.848

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[339]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.083
Data Delay   : 5.848

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.083
Data Delay   : 5.848

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.083
Data Delay   : 5.848

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.083
Data Delay   : 5.848

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.083
Data Delay   : 5.848

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.083
Data Delay   : 5.848

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.083
Data Delay   : 5.848

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 5.853

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 5.853

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 5.853

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 5.853

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 5.853

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 5.853

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 5.853

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 5.853

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.078
Data Delay   : 5.853

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 5.856

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 5.856

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 5.856

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 5.856

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 5.856

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 5.856

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.075
Data Delay   : 5.856

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.076
Data Delay   : 5.855

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 5.861

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 5.861

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 5.861

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 5.861

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 5.861

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 5.861

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 5.861

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 5.861

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.070
Data Delay   : 5.861

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.077
Data Delay   : 5.854

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.081
Data Delay   : 5.850

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.080
Data Delay   : 5.851

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852

Slack        : 94.088
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.079
Data Delay   : 5.852
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                            ;
+--------------------------------------------------------------------------------+
Slack        : 1.238
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 1.483

Slack        : 1.238
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 1.483

Slack        : 1.318
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 1.568

Slack        : 1.318
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 1.568

Slack        : 1.375
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.069
Data Delay   : 1.615

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_ir_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.376
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_dr_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.622

Slack        : 1.378
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[5][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.629

Slack        : 1.378
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[5][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.629

Slack        : 1.378
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.629

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.492
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 1.738

Slack        : 1.537
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 1.782

Slack        : 1.563
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 1.812

Slack        : 1.563
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[1]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 1.812

Slack        : 1.563
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[4]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 1.812

Slack        : 1.563
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[2]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 1.812

Slack        : 1.563
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[5]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 1.812

Slack        : 1.563
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[3]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.078
Data Delay   : 1.812

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.570
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 1.821

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.592
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.076
Data Delay   : 1.839

Slack        : 1.601
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 1.855

Slack        : 1.601
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 1.855

Slack        : 1.676
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.068
Data Delay   : 1.915

Slack        : 1.676
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.068
Data Delay   : 1.915

Slack        : 1.812
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.064

Slack        : 1.812
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.064

Slack        : 1.812
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.064

Slack        : 1.812
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.064

Slack        : 1.812
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.064

Slack        : 1.812
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.064

Slack        : 1.812
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.064

Slack        : 1.812
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.064

Slack        : 1.812
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.064

Slack        : 1.875
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 2.126

Slack        : 1.875
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 2.126

Slack        : 2.024
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.278

Slack        : 2.024
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.278

Slack        : 2.024
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.278

Slack        : 2.024
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.278

Slack        : 2.024
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.278

Slack        : 2.024
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.278

Slack        : 2.081
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.335

Slack        : 2.081
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.335

Slack        : 2.081
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.335

Slack        : 2.081
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.335
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                           ;
+--------------------------------------------------------------------------------+
Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[11]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[12]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[19]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[21]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[22]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[24]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[25]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[27]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[28]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[29]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[30]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[31]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[9]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[10]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[12]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[13]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[17]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[19]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[22]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[23]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[25]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[28]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[29]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[30]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[31]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[9]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_cout|q[0]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[10]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[11]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[12]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[13]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[21]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[22]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[23]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[24]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[25]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[26]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[29]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[30]

Slack          : 9.689
Actual Width   : 9.875
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[31]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[0]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[10]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[13]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[14]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[15]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[16]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[17]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[18]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[1]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[20]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[23]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[26]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[2]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[3]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[4]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[5]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[6]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[7]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[8]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[0]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[11]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[15]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[16]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[18]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[1]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[20]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[21]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[24]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[27]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[2]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[3]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[4]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[5]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[6]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[7]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[8]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[0]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[15]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[16]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[17]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[18]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[19]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[1]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[20]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[27]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[28]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[2]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[3]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[4]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[5]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[6]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[7]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[8]

Slack          : 9.690
Actual Width   : 9.876
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[9]

Slack          : 9.691
Actual Width   : 9.877
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[14]

Slack          : 9.691
Actual Width   : 9.877
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[26]

Slack          : 9.691
Actual Width   : 9.877
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[14]

Slack          : 9.828
Actual Width   : 9.828
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|o

Slack          : 9.834
Actual Width   : 9.834
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|inclk[0]

Slack          : 9.834
Actual Width   : 9.834
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|outclk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                ;
+--------------------------------------------------------------------------------+
Slack          : 49.489
Actual Width   : 49.722
Required Width : 0.233
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a108~portb_address_reg0

Slack          : 49.491
Actual Width   : 49.724
Required Width : 0.233
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~portb_address_reg0

Slack          : 49.491
Actual Width   : 49.724
Required Width : 0.233
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~portb_address_reg0

Slack          : 49.491
Actual Width   : 49.724
Required Width : 0.233
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~portb_address_reg0

Slack          : 49.565
Actual Width   : 49.783
Required Width : 0.218
Type           : High Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Fall
Target         : sld_hub:auto_hub|tdo

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[25]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[26]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[27]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[28]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[29]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[30]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[31]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[7]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[8]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[9]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[25]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[26]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[27]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[28]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[29]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[30]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[31]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|bypass_reg

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[0]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[18]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[19]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[20]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[27]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[28]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[29]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[30]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[31]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[1][2]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[1][3]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][0]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][1]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][2]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][3]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][4]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][5]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][6]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][7]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irsr_reg[10]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|node_ena[1]~reg0

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|node_ena[2]~reg0

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|node_ena[3]~reg0

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|node_ena[4]~reg0

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|node_ena[5]~reg0

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][0]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][1]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][2]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][3]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][4]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][5]

Slack          : 49.608
Actual Width   : 49.794
Required Width : 0.186
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][6]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 4.056
Fall            : 4.300
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : 9.595
Fall            : 9.646
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : -0.644
Fall            : -0.744
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : -2.621
Fall            : -2.752
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 15.246
Fall            : 15.831
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 12.804
Fall            : 13.388
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 13.028
End Point TNS : 0.000

Clock         : altera_reserved_tck
Slack         : 46.493
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 0.180
End Point TNS : 0.000

Clock         : CLOCK_50
Slack         : 0.188
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 48.990
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------------------------------+
Clock         : altera_reserved_tck
Slack         : 0.641
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 9.264
End Point TNS : 0.000

Clock         : altera_reserved_tck
Slack         : 49.459
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 13.028
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.930

Slack        : 13.032
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.926

Slack        : 13.185
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.773

Slack        : 13.218
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.740

Slack        : 13.311
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.647

Slack        : 13.327
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.050
Data Delay   : 6.630

Slack        : 13.354
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.604

Slack        : 13.354
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.604

Slack        : 13.358
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.600

Slack        : 13.358
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.600

Slack        : 13.511
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.447

Slack        : 13.511
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.447

Slack        : 13.515
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.443

Slack        : 13.531
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.427

Slack        : 13.535
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.423

Slack        : 13.544
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.414

Slack        : 13.544
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.414

Slack        : 13.555
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.403

Slack        : 13.619
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.339

Slack        : 13.637
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.321

Slack        : 13.637
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.321

Slack        : 13.653
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.050
Data Delay   : 6.304

Slack        : 13.653
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.050
Data Delay   : 6.304

Slack        : 13.688
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.270

Slack        : 13.721
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.237

Slack        : 13.788
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.170

Slack        : 13.814
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.144

Slack        : 13.830
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.050
Data Delay   : 6.127

Slack        : 13.841
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.117

Slack        : 13.841
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.117

Slack        : 13.878
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.080

Slack        : 13.881
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.077

Slack        : 13.881
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.077

Slack        : 13.945
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.013

Slack        : 13.945
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 6.013

Slack        : 13.960
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 6.001

Slack        : 13.964
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.997

Slack        : 13.968
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.993

Slack        : 13.972
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.989

Slack        : 13.977
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.981

Slack        : 14.018
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.940

Slack        : 14.058
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.900

Slack        : 14.059
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.899

Slack        : 14.114
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.844

Slack        : 14.114
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.844

Slack        : 14.117
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.844

Slack        : 14.122
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.836

Slack        : 14.125
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.836

Slack        : 14.150
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.811

Slack        : 14.158
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.803

Slack        : 14.189
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.772

Slack        : 14.193
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.768

Slack        : 14.204
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.754

Slack        : 14.204
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.754

Slack        : 14.241
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.717

Slack        : 14.243
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.718

Slack        : 14.251
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.710

Slack        : 14.259
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.047
Data Delay   : 5.701

Slack        : 14.267
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.047
Data Delay   : 5.693

Slack        : 14.288
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.042
Data Delay   : 5.677

Slack        : 14.291
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.667

Slack        : 14.303
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.655

Slack        : 14.303
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.655

Slack        : 14.316
From Node    : adder_reg:comb_3|regn:input_reg_a|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.042
Data Delay   : 5.649

Slack        : 14.331
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.630

Slack        : 14.334
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.627

Slack        : 14.335
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.626

Slack        : 14.338
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.623

Slack        : 14.346
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.615

Slack        : 14.363
From Node    : adder_reg:comb_3|regn:input_reg_b|q[7]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.050
Data Delay   : 5.594

Slack        : 14.379
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.582

Slack        : 14.381
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.577

Slack        : 14.385
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.573

Slack        : 14.385
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.573

Slack        : 14.447
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.514

Slack        : 14.455
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.506

Slack        : 14.472
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.489

Slack        : 14.480
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.478

Slack        : 14.487
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.474

Slack        : 14.488
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.047
Data Delay   : 5.472

Slack        : 14.488
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.473

Slack        : 14.491
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.470

Slack        : 14.495
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.466

Slack        : 14.521
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.440

Slack        : 14.524
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.437

Slack        : 14.551
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.410

Slack        : 14.559
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.402

Slack        : 14.562
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.396

Slack        : 14.567
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.391

Slack        : 14.567
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.391

Slack        : 14.568
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.393

Slack        : 14.572
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.389

Slack        : 14.580
From Node    : adder_reg:comb_3|regn:input_reg_a|q[7]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.049
Data Delay   : 5.378

Slack        : 14.614
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.042
Data Delay   : 5.351

Slack        : 14.614
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.042
Data Delay   : 5.351

Slack        : 14.614
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.347

Slack        : 14.617
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.046
Data Delay   : 5.344

Slack        : 14.630
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.047
Data Delay   : 5.330

Slack        : 14.633
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.047
Data Delay   : 5.327

Slack        : 14.640
From Node    : adder_reg:comb_3|regn:input_reg_a|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 20.000
Clock Skew   : -0.048
Data Delay   : 5.319
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                              ;
+--------------------------------------------------------------------------------+
Slack        : 46.493
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.271
Data Delay   : 3.785

Slack        : 46.493
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.274
Data Delay   : 3.788

Slack        : 46.782
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.268
Data Delay   : 3.493

Slack        : 46.920
From Node    : sld_hub:auto_hub|node_ena[5]~reg0
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.268
Data Delay   : 3.355

Slack        : 47.114
From Node    : sld_hub:auto_hub|irf_reg[5][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.267
Data Delay   : 3.160

Slack        : 47.136
From Node    : sld_hub:auto_hub|irf_reg[5][5]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.262
Data Delay   : 3.133

Slack        : 47.167
From Node    : sld_hub:auto_hub|irf_reg[5][6]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.262
Data Delay   : 3.102

Slack        : 47.223
From Node    : sld_hub:auto_hub|irf_reg[5][7]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.262
Data Delay   : 3.046

Slack        : 47.255
From Node    : sld_hub:auto_hub|irf_reg[2][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.271
Data Delay   : 3.023

Slack        : 47.325
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.262
Data Delay   : 2.944

Slack        : 47.331
From Node    : sld_hub:auto_hub|irf_reg[5][4]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.262
Data Delay   : 2.938

Slack        : 47.333
From Node    : sld_hub:auto_hub|irf_reg[5][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.262
Data Delay   : 2.936

Slack        : 47.518
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.257
Data Delay   : 2.746

Slack        : 47.700
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.267
Data Delay   : 2.574

Slack        : 47.736
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.253
Data Delay   : 2.524

Slack        : 47.795
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.267
Data Delay   : 2.479

Slack        : 47.862
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.257
Data Delay   : 2.402

Slack        : 47.866
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.258
Data Delay   : 2.399

Slack        : 47.887
From Node    : sld_hub:auto_hub|irf_reg[2][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.271
Data Delay   : 2.391

Slack        : 47.946
From Node    : sld_hub:auto_hub|irf_reg[4][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.270
Data Delay   : 2.331

Slack        : 47.952
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.268
Data Delay   : 2.323

Slack        : 47.978
From Node    : sld_hub:auto_hub|irf_reg[1][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.262
Data Delay   : 2.291

Slack        : 47.982
From Node    : sld_hub:auto_hub|irf_reg[3][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.266
Data Delay   : 2.291

Slack        : 47.994
From Node    : sld_hub:auto_hub|irf_reg[4][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.270
Data Delay   : 2.283

Slack        : 47.994
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.265
Data Delay   : 2.278

Slack        : 48.004
From Node    : sld_hub:auto_hub|irf_reg[2][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.271
Data Delay   : 2.274

Slack        : 48.014
From Node    : sld_hub:auto_hub|irf_reg[3][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.266
Data Delay   : 2.259

Slack        : 48.061
From Node    : sld_hub:auto_hub|irf_reg[2][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.271
Data Delay   : 2.217

Slack        : 48.106
From Node    : sld_hub:auto_hub|irf_reg[3][0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.266
Data Delay   : 2.167

Slack        : 48.137
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.276
Data Delay   : 2.146

Slack        : 48.147
From Node    : sld_hub:auto_hub|irsr_reg[1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.264
Data Delay   : 2.124

Slack        : 48.156
From Node    : sld_hub:auto_hub|irf_reg[4][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.270
Data Delay   : 2.121

Slack        : 48.163
From Node    : sld_hub:auto_hub|irsr_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.264
Data Delay   : 2.108

Slack        : 48.198
From Node    : sld_hub:auto_hub|irf_reg[1][1]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.262
Data Delay   : 2.071

Slack        : 48.205
From Node    : sld_hub:auto_hub|irsr_reg[2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.267
Data Delay   : 2.069

Slack        : 48.230
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.265
Data Delay   : 2.042

Slack        : 48.299
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.258
Data Delay   : 1.966

Slack        : 48.349
From Node    : sld_hub:auto_hub|irf_reg[1][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.268
Data Delay   : 1.926

Slack        : 48.355
From Node    : sld_hub:auto_hub|irf_reg[4][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.270
Data Delay   : 1.922

Slack        : 48.360
From Node    : sld_hub:auto_hub|irf_reg[3][3]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.266
Data Delay   : 1.913

Slack        : 48.388
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.271
Data Delay   : 1.890

Slack        : 48.403
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.277
Data Delay   : 1.881

Slack        : 48.418
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.268
Data Delay   : 1.857

Slack        : 48.438
From Node    : sld_hub:auto_hub|irf_reg[1][2]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.268
Data Delay   : 1.837

Slack        : 48.467
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.265
Data Delay   : 1.805

Slack        : 48.471
From Node    : sld_hub:auto_hub|irsr_reg[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.272
Data Delay   : 1.808

Slack        : 48.532
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.265
Data Delay   : 1.740

Slack        : 48.590
From Node    : sld_hub:auto_hub|irsr_reg[10]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.268
Data Delay   : 1.685

Slack        : 48.623
From Node    : sld_hub:auto_hub|irsr_reg[9]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.272
Data Delay   : 1.656

Slack        : 48.707
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.277
Data Delay   : 1.577

Slack        : 48.954
From Node    : sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.275
Data Delay   : 1.328

Slack        : 49.027
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.275
Data Delay   : 1.255

Slack        : 96.729
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.240

Slack        : 96.731
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.238

Slack        : 96.741
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.228

Slack        : 96.823
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.146

Slack        : 96.823
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.146

Slack        : 96.824
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.145

Slack        : 96.825
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.144

Slack        : 96.826
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.143

Slack        : 96.826
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.143

Slack        : 96.828
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.141

Slack        : 96.829
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.140

Slack        : 96.830
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.139

Slack        : 96.830
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.139

Slack        : 96.831
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.138

Slack        : 96.832
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.137

Slack        : 96.832
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.137

Slack        : 96.873
From Node    : sld_hub:auto_hub|node_ena[5]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.093

Slack        : 96.875
From Node    : sld_hub:auto_hub|node_ena[5]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.091

Slack        : 96.881
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 3.090

Slack        : 96.885
From Node    : sld_hub:auto_hub|node_ena[5]~reg0
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.081

Slack        : 96.886
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 3.085

Slack        : 96.889
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 3.082

Slack        : 96.892
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 3.079

Slack        : 96.892
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.036
Data Delay   : 3.079

Slack        : 96.900
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.069

Slack        : 96.909
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.060

Slack        : 96.910
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.059

Slack        : 96.912
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.060

Slack        : 96.913
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.059

Slack        : 96.913
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.056

Slack        : 96.914
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.058

Slack        : 96.916
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.056

Slack        : 96.917
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.055

Slack        : 96.918
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.054

Slack        : 96.919
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.053

Slack        : 96.921
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.051

Slack        : 96.921
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.038
Data Delay   : 3.048

Slack        : 96.922
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.050

Slack        : 96.922
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[31]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.050

Slack        : 96.922
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[30]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.050

Slack        : 96.922
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.050

Slack        : 96.922
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.050

Slack        : 96.922
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.050

Slack        : 96.922
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.050

Slack        : 96.922
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.050

Slack        : 96.922
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.050

Slack        : 96.922
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.050

Slack        : 96.924
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.035
Data Delay   : 3.048
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                               ;
+--------------------------------------------------------------------------------+
Slack        : 0.180
From Node    : sld_hub:auto_hub|tdo
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.307

Slack        : 0.181
From Node    : sld_hub:auto_hub|irsr_reg[5]
To Node      : sld_hub:auto_hub|irsr_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : sld_hub:auto_hub|irsr_reg[4]
To Node      : sld_hub:auto_hub|irsr_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[18]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[14]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.181
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|hub_mode_reg[1]
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|hub_mode_reg[2]
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|hub_mode_reg[0]
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[20]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|tdo_bypass_reg
To Node      : sld_hub:auto_hub|tdo_bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
To Node      : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.182
From Node    : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.307

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313

Slack        : 0.187
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.313
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                          ;
+--------------------------------------------------------------------------------+
Slack        : 0.188
From Node    : adder_reg:comb_3|regn:input_reg_a|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.193
From Node    : adder_reg:comb_3|regn:input_reg_b|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.318

Slack        : 0.194
From Node    : adder_reg:comb_3|regn:input_reg_a|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.320

Slack        : 0.194
From Node    : adder_reg:comb_3|regn:input_reg_b|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.319

Slack        : 0.196
From Node    : adder_reg:comb_3|regn:input_reg_b|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.322

Slack        : 0.200
From Node    : adder_reg:comb_3|regn:input_reg_b|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.326

Slack        : 0.203
From Node    : adder_reg:comb_3|regn:input_reg_a|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.329

Slack        : 0.205
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.330

Slack        : 0.205
From Node    : adder_reg:comb_3|regn:input_reg_a|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.331

Slack        : 0.252
From Node    : adder_reg:comb_3|regn:input_reg_b|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.377

Slack        : 0.254
From Node    : adder_reg:comb_3|regn:input_reg_b|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.379

Slack        : 0.256
From Node    : adder_reg:comb_3|regn:input_reg_a|q[13]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.381

Slack        : 0.258
From Node    : adder_reg:comb_3|regn:input_reg_a|q[23]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.384

Slack        : 0.261
From Node    : adder_reg:comb_3|regn:input_reg_a|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.387

Slack        : 0.263
From Node    : adder_reg:comb_3|regn:input_reg_a|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.389

Slack        : 0.263
From Node    : adder_reg:comb_3|regn:input_reg_a|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[18]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.389

Slack        : 0.289
From Node    : adder_reg:comb_3|regn:input_reg_b|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.415

Slack        : 0.296
From Node    : adder_reg:comb_3|regn:input_reg_b|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.422

Slack        : 0.299
From Node    : adder_reg:comb_3|regn:input_reg_b|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.425

Slack        : 0.301
From Node    : adder_reg:comb_3|regn:input_reg_b|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[20]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.427

Slack        : 0.302
From Node    : adder_reg:comb_3|regn:input_reg_b|q[10]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.428

Slack        : 0.302
From Node    : adder_reg:comb_3|regn:input_reg_b|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.427

Slack        : 0.304
From Node    : adder_reg:comb_3|regn:input_reg_b|q[14]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.430

Slack        : 0.305
From Node    : adder_reg:comb_3|regn:input_reg_a|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.431

Slack        : 0.307
From Node    : adder_reg:comb_3|regn:input_reg_a|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.432

Slack        : 0.312
From Node    : adder_reg:comb_3|regn:input_reg_a|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.438

Slack        : 0.313
From Node    : adder_reg:comb_3|regn:input_reg_a|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[19]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.439

Slack        : 0.328
From Node    : adder_reg:comb_3|regn:input_reg_b|q[13]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.454

Slack        : 0.334
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.459

Slack        : 0.334
From Node    : adder_reg:comb_3|regn:input_reg_b|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.459

Slack        : 0.362
From Node    : adder_reg:comb_3|regn:input_reg_b|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.487

Slack        : 0.363
From Node    : adder_reg:comb_3|regn:input_reg_a|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.488

Slack        : 0.365
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.490

Slack        : 0.373
From Node    : adder_reg:comb_3|regn:input_reg_a|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[20]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.499

Slack        : 0.384
From Node    : adder_reg:comb_3|regn:input_reg_b|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[24]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.510

Slack        : 0.386
From Node    : adder_reg:comb_3|regn:input_reg_b|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.512

Slack        : 0.391
From Node    : adder_reg:comb_3|regn:input_reg_a|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.517

Slack        : 0.399
From Node    : adder_reg:comb_3|regn:input_reg_b|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.524

Slack        : 0.401
From Node    : adder_reg:comb_3|regn:input_reg_b|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.526

Slack        : 0.406
From Node    : adder_reg:comb_3|regn:input_reg_b|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_cout|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.532

Slack        : 0.407
From Node    : adder_reg:comb_3|regn:input_reg_b|q[16]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.532

Slack        : 0.407
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.532

Slack        : 0.415
From Node    : adder_reg:comb_3|regn:input_reg_a|q[2]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.541

Slack        : 0.416
From Node    : adder_reg:comb_3|regn:input_reg_a|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 0.547

Slack        : 0.417
From Node    : adder_reg:comb_3|regn:input_reg_a|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[21]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.543

Slack        : 0.417
From Node    : adder_reg:comb_3|regn:input_reg_a|q[17]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[18]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.543

Slack        : 0.418
From Node    : adder_reg:comb_3|regn:input_reg_a|q[27]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 0.549

Slack        : 0.418
From Node    : adder_reg:comb_3|regn:input_reg_a|q[17]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[19]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.544

Slack        : 0.419
From Node    : adder_reg:comb_3|regn:input_reg_b|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.544

Slack        : 0.420
From Node    : adder_reg:comb_3|regn:input_reg_a|q[20]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[22]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.546

Slack        : 0.420
From Node    : adder_reg:comb_3|regn:input_reg_b|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[20]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.546

Slack        : 0.436
From Node    : adder_reg:comb_3|regn:input_reg_a|q[4]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.561

Slack        : 0.444
From Node    : adder_reg:comb_3|regn:input_reg_a|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.569

Slack        : 0.449
From Node    : adder_reg:comb_3|regn:input_reg_a|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.574

Slack        : 0.453
From Node    : adder_reg:comb_3|regn:input_reg_a|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.579

Slack        : 0.453
From Node    : adder_reg:comb_3|regn:input_reg_b|q[12]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.579

Slack        : 0.454
From Node    : adder_reg:comb_3|regn:input_reg_a|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.580

Slack        : 0.463
From Node    : adder_reg:comb_3|regn:input_reg_a|q[12]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.589

Slack        : 0.465
From Node    : adder_reg:comb_3|regn:input_reg_a|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.591

Slack        : 0.467
From Node    : adder_reg:comb_3|regn:input_reg_a|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.593

Slack        : 0.468
From Node    : adder_reg:comb_3|regn:input_reg_a|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.594

Slack        : 0.468
From Node    : adder_reg:comb_3|regn:input_reg_b|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.594

Slack        : 0.469
From Node    : adder_reg:comb_3|regn:input_reg_a|q[7]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.593

Slack        : 0.469
From Node    : adder_reg:comb_3|regn:input_reg_a|q[22]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[22]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.594

Slack        : 0.472
From Node    : adder_reg:comb_3|regn:input_reg_a|q[30]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.598

Slack        : 0.475
From Node    : adder_reg:comb_3|regn:input_reg_b|q[1]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.600

Slack        : 0.478
From Node    : adder_reg:comb_3|regn:input_reg_a|q[9]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.604

Slack        : 0.482
From Node    : adder_reg:comb_3|regn:input_reg_a|q[14]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.606

Slack        : 0.484
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.609

Slack        : 0.486
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.611

Slack        : 0.487
From Node    : adder_reg:comb_3|regn:input_reg_a|q[0]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.612

Slack        : 0.489
From Node    : adder_reg:comb_3|regn:input_reg_b|q[3]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.614

Slack        : 0.492
From Node    : adder_reg:comb_3|regn:input_reg_b|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[18]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.618

Slack        : 0.493
From Node    : adder_reg:comb_3|regn:input_reg_a|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.614

Slack        : 0.498
From Node    : adder_reg:comb_3|regn:input_reg_b|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[19]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.624

Slack        : 0.503
From Node    : adder_reg:comb_3|regn:input_reg_b|q[17]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[17]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.631

Slack        : 0.504
From Node    : adder_reg:comb_3|regn:input_reg_a|q[15]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.625

Slack        : 0.509
From Node    : adder_reg:comb_3|regn:input_reg_b|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.635

Slack        : 0.512
From Node    : adder_reg:comb_3|regn:input_reg_b|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.636

Slack        : 0.517
From Node    : adder_reg:comb_3|regn:input_reg_b|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.643

Slack        : 0.519
From Node    : adder_reg:comb_3|regn:input_reg_a|q[5]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.644

Slack        : 0.520
From Node    : adder_reg:comb_3|regn:input_reg_b|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.644

Slack        : 0.520
From Node    : adder_reg:comb_3|regn:input_reg_b|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.039
Data Delay   : 0.643

Slack        : 0.520
From Node    : adder_reg:comb_3|regn:input_reg_a|q[31]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.646

Slack        : 0.521
From Node    : adder_reg:comb_3|regn:input_reg_a|q[12]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.647

Slack        : 0.525
From Node    : adder_reg:comb_3|regn:input_reg_b|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[27]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.038
Data Delay   : 0.647

Slack        : 0.529
From Node    : adder_reg:comb_3|regn:input_reg_a|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.655

Slack        : 0.530
From Node    : adder_reg:comb_3|regn:input_reg_b|q[26]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[28]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.038
Data Delay   : 0.652

Slack        : 0.534
From Node    : adder_reg:comb_3|regn:input_reg_b|q[21]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[23]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.660

Slack        : 0.538
From Node    : adder_reg:comb_3|regn:input_reg_b|q[11]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.663

Slack        : 0.565
From Node    : adder_reg:comb_3|regn:input_reg_a|q[21]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[21]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.048
Data Delay   : 0.697

Slack        : 0.567
From Node    : adder_reg:comb_3|regn:input_reg_a|q[13]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.691

Slack        : 0.567
From Node    : adder_reg:comb_3|regn:input_reg_b|q[24]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[26]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.693

Slack        : 0.570
From Node    : adder_reg:comb_3|regn:input_reg_a|q[6]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.694

Slack        : 0.573
From Node    : adder_reg:comb_3|regn:input_reg_b|q[8]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.034
Data Delay   : 0.691

Slack        : 0.574
From Node    : adder_reg:comb_3|regn:input_reg_b|q[25]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[25]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.700

Slack        : 0.579
From Node    : adder_reg:comb_3|regn:input_reg_b|q[28]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[29]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.038
Data Delay   : 0.701

Slack        : 0.580
From Node    : adder_reg:comb_3|regn:input_reg_b|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[30]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.706

Slack        : 0.581
From Node    : adder_reg:comb_3|regn:input_reg_b|q[29]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[31]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.707

Slack        : 0.582
From Node    : adder_reg:comb_3|regn:input_reg_b|q[18]
To Node      : adder_reg:comb_3|regn:output_reg_s|q[21]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.708
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                           ;
+--------------------------------------------------------------------------------+
Slack        : 48.990
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]
To Node      : sld_hub:auto_hub|tdo
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 50.000
Clock Skew   : 0.263
Data Delay   : 1.280

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.511

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.511

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.511

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.511

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.511

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.511

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.511

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.511

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.054
Data Delay   : 3.510

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[340]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.054
Data Delay   : 3.510

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[339]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.054
Data Delay   : 3.510

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.054
Data Delay   : 3.510

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.054
Data Delay   : 3.510

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.054
Data Delay   : 3.510

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.054
Data Delay   : 3.510

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.054
Data Delay   : 3.510

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.054
Data Delay   : 3.510

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.047
Data Delay   : 3.517

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.047
Data Delay   : 3.517

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.047
Data Delay   : 3.517

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.047
Data Delay   : 3.517

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.047
Data Delay   : 3.517

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.047
Data Delay   : 3.517

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.047
Data Delay   : 3.517

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.045
Data Delay   : 3.519

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.045
Data Delay   : 3.519

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.045
Data Delay   : 3.519

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.045
Data Delay   : 3.519

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.045
Data Delay   : 3.519

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.045
Data Delay   : 3.519

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.045
Data Delay   : 3.519

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.045
Data Delay   : 3.519

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.523

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.523

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.523

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.523

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.523

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.523

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.523

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.523

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.041
Data Delay   : 3.523

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.051
Data Delay   : 3.513

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.051
Data Delay   : 3.513

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.051
Data Delay   : 3.513

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.051
Data Delay   : 3.513

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.051
Data Delay   : 3.513

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.051
Data Delay   : 3.513

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.051
Data Delay   : 3.513

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.051
Data Delay   : 3.513

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.516

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.516

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.516

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.516

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.516

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.516

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.516

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.050
Data Delay   : 3.514

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.516

Slack        : 96.443
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.516

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 3.511

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.510

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.510

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.510

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.510

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.510

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.510

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.510

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.510

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.053
Data Delay   : 3.510

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 3.511

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 3.511

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 3.511

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 3.511

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 3.511

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 3.511

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.052
Data Delay   : 3.511

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.515

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.515

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.515

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.515

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.515

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.515

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.515

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.048
Data Delay   : 3.515

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.045
Data Delay   : 3.518

Slack        : 96.444
From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all
To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 100.000
Clock Skew   : -0.045
Data Delay   : 3.518
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                            ;
+--------------------------------------------------------------------------------+
Slack        : 0.641
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.768

Slack        : 0.641
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.768

Slack        : 0.673
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 0.804

Slack        : 0.673
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[1][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 0.804

Slack        : 0.706
From Node    : sld_hub:auto_hub|virtual_ir_scan_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.038
Data Delay   : 0.828

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[9]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[8]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|jtag_ir_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_ir_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.709
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : sld_hub:auto_hub|virtual_dr_scan_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.836

Slack        : 0.718
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[5][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.048
Data Delay   : 0.850

Slack        : 0.718
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[5][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.048
Data Delay   : 0.850

Slack        : 0.718
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.048
Data Delay   : 0.850

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[2][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.769
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[2][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.044
Data Delay   : 0.897

Slack        : 0.794
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irsr_reg[10]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 0.925

Slack        : 0.794
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[1]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 0.925

Slack        : 0.794
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[4]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 0.925

Slack        : 0.794
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[2]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 0.925

Slack        : 0.794
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[5]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 0.925

Slack        : 0.794
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|node_ena[3]~reg0
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 0.925

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[3][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.814
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[3][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 0.947

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][6]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[4][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.817
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[4][7]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.045
Data Delay   : 0.946

Slack        : 0.828
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.052
Data Delay   : 0.964

Slack        : 0.828
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|hub_mode_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.052
Data Delay   : 0.964

Slack        : 0.849
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.043
Data Delay   : 0.976

Slack        : 0.917
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 1.038

Slack        : 0.917
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 1.038

Slack        : 1.001
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.046
Data Delay   : 1.131

Slack        : 1.001
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.046
Data Delay   : 1.131

Slack        : 1.001
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.046
Data Delay   : 1.131

Slack        : 1.001
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.046
Data Delay   : 1.131

Slack        : 1.001
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[20]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.046
Data Delay   : 1.131

Slack        : 1.001
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[19]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.046
Data Delay   : 1.131

Slack        : 1.001
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.046
Data Delay   : 1.131

Slack        : 1.001
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.046
Data Delay   : 1.131

Slack        : 1.001
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.046
Data Delay   : 1.131

Slack        : 1.023
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 1.156

Slack        : 1.023
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.049
Data Delay   : 1.156

Slack        : 1.113
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 1.244

Slack        : 1.113
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 1.244

Slack        : 1.113
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 1.244

Slack        : 1.113
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 1.244

Slack        : 1.113
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 1.244

Slack        : 1.113
From Node    : sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
To Node      : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.047
Data Delay   : 1.244

Slack        : 1.140
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[5][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.053
Data Delay   : 1.277

Slack        : 1.140
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|irf_reg[5][0]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.053
Data Delay   : 1.277

Slack        : 1.140
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[5][1]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.053
Data Delay   : 1.277

Slack        : 1.140
From Node    : sld_hub:auto_hub|clr_reg
To Node      : sld_hub:auto_hub|shadow_irf_reg[5][5]
Launch Clock : altera_reserved_tck
Latch Clock  : altera_reserved_tck
Relationship : 0.000
Clock Skew   : 0.053
Data Delay   : 1.277
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                           ;
+--------------------------------------------------------------------------------+
Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[0]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[10]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[13]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[14]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[1]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[2]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[3]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[4]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[5]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[6]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[7]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[0]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[11]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[1]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[3]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[4]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[5]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[6]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[8]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[0]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[1]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[3]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[4]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[5]

Slack          : 9.264
Actual Width   : 9.448
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[6]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[11]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[12]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[16]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[17]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[20]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[23]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[26]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[12]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[13]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[15]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[16]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[18]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[21]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[24]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[27]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[2]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[7]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[11]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[12]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[13]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[15]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[16]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[27]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[28]

Slack          : 9.265
Actual Width   : 9.449
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[2]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[15]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[19]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[21]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[22]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[24]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[25]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[27]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[28]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[29]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[30]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[31]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[9]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[10]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[17]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[19]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[22]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[23]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[25]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[28]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[29]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[30]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[31]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[9]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_cout|q[0]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[10]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[21]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[22]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[23]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[24]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[25]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[26]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[29]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[30]

Slack          : 9.266
Actual Width   : 9.450
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[31]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[18]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_a|q[8]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[14]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[20]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:input_reg_b|q[26]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[14]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[17]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[18]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[19]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[20]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[7]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[8]

Slack          : 9.267
Actual Width   : 9.451
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : adder_reg:comb_3|regn:output_reg_s|q[9]

Slack          : 9.444
Actual Width   : 9.444
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : comb_3|input_reg_a|q[0]|clk

Slack          : 9.444
Actual Width   : 9.444
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : comb_3|input_reg_a|q[10]|clk

Slack          : 9.444
Actual Width   : 9.444
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : comb_3|input_reg_a|q[11]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                ;
+--------------------------------------------------------------------------------+
Slack          : 49.459
Actual Width   : 49.689
Required Width : 0.230
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a108~portb_address_reg0

Slack          : 49.460
Actual Width   : 49.690
Required Width : 0.230
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~portb_address_reg0

Slack          : 49.460
Actual Width   : 49.690
Required Width : 0.230
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~portb_address_reg0

Slack          : 49.460
Actual Width   : 49.690
Required Width : 0.230
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~portb_address_reg0

Slack          : 49.474
Actual Width   : 49.690
Required Width : 0.216
Type           : High Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Fall
Target         : sld_hub:auto_hub|tdo

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[24]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[23]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[24]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[25]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[26]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[27]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[28]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[29]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[30]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[31]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]

Slack          : 49.516
Actual Width   : 49.700
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[25]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[26]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[27]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[29]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[30]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[31]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[25]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[26]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[27]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[28]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[29]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[30]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[31]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|bypass_reg

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[13]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[15]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[16]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[17]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[19]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[23]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[28]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[5]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[3]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[4]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[1][2]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[1][3]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][0]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][1]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][2]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][3]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][4]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][5]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][6]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|irf_reg[4][7]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][0]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][1]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][2]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][3]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][4]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][5]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][6]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_hub:auto_hub|shadow_irf_reg[4][7]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]

Slack          : 49.517
Actual Width   : 49.701
Required Width : 0.184
Type           : Low Pulse Width
Clock          : altera_reserved_tck
Clock Edge     : Rise
Target         : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 1.968
Fall            : 1.975
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : 4.306
Fall            : 4.556
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : -0.129
Fall            : -0.247
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : -0.950
Fall            : -1.078
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 8.686
Fall            : 9.137
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 7.413
Fall            : 7.864
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+--------------------------------------------------------------------------------+
Clock               : Worst-case Slack
Setup               : 5.917
Hold                : 0.180
Recovery            : 47.620
Removal             : 0.641
Minimum Pulse Width : 9.264

Clock               :  CLOCK_50
Setup               : 5.917
Hold                : 0.188
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : 9.264

Clock               :  altera_reserved_tck
Setup               : 42.598
Hold                : 0.180
Recovery            : 47.620
Removal             : 0.641
Minimum Pulse Width : 49.459

Clock               : Design-wide TNS
Setup               : 0.0
Hold                : 0.0
Recovery            : 0.0
Removal             : 0.0
Minimum Pulse Width : 0.0

Clock               :  CLOCK_50
Setup               : 0.000
Hold                : 0.000
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : 0.000

Clock               :  altera_reserved_tck
Setup               : 0.000
Hold                : 0.000
Recovery            : 0.000
Removal             : 0.000
Minimum Pulse Width : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : 4.236
Fall            : 4.329
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : 9.937
Fall            : 9.957
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdi
Clock Port      : altera_reserved_tck
Rise            : -0.129
Fall            : -0.247
Clock Edge      : Rise
Clock Reference : altera_reserved_tck

Data Port       : altera_reserved_tms
Clock Port      : altera_reserved_tck
Rise            : -0.950
Fall            : -1.078
Clock Edge      : Rise
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 16.471
Fall            : 17.208
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : altera_reserved_tdo
Clock Port      : altera_reserved_tck
Rise            : 7.413
Fall            : 7.864
Clock Edge      : Fall
Clock Reference : altera_reserved_tck
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                  ;
+--------------------------------------------------------------------------------+
Pin                     : altera_reserved_tdo
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_DCLK~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_nCEO~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Transition Times                                                         ;
+--------------------------------------------------------------------------------+
Pin             : CLOCK_50
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : altera_reserved_tms
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : altera_reserved_tck
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : altera_reserved_tdi
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_ASDO_DATA1~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_FLASH_nCE_nCSO~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_DATA0~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : altera_reserved_tdo
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 2.07e-08 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.0049 V
Ringback Voltage on Rise at FPGA Pin : 0.041 V
Ringback Voltage on Fall at FPGA Pin : 0.094 V
10-90 Rise Time at FPGA Pin          : 8.74e-10 s
90-10 Fall Time at FPGA Pin          : 1.89e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 2.07e-08 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.0049 V
Ringback Voltage on Rise at Far-end  : 0.041 V
Ringback Voltage on Fall at Far-end  : 0.094 V
10-90 Rise Time at Far-end           : 8.74e-10 s
90-10 Fall Time at Far-end           : 1.89e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 2.67e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0485 V
Ringback Voltage on Rise at FPGA Pin : 0.167 V
Ringback Voltage on Fall at FPGA Pin : 0.096 V
10-90 Rise Time at FPGA Pin          : 2.95e-10 s
90-10 Fall Time at FPGA Pin          : 2.73e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 2.67e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0485 V
Ringback Voltage on Rise at Far-end  : 0.167 V
Ringback Voltage on Fall at Far-end  : 0.096 V
10-90 Rise Time at Far-end           : 2.95e-10 s
90-10 Fall Time at Far-end           : 2.73e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.18e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00483 V
Ringback Voltage on Rise at FPGA Pin : 0.152 V
Ringback Voltage on Fall at FPGA Pin : 0.012 V
10-90 Rise Time at FPGA Pin          : 4.81e-10 s
90-10 Fall Time at FPGA Pin          : 6.29e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.18e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00483 V
Ringback Voltage on Rise at Far-end  : 0.152 V
Ringback Voltage on Fall at Far-end  : 0.012 V
10-90 Rise Time at Far-end           : 4.81e-10 s
90-10 Fall Time at Far-end           : 6.29e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                               ;
+--------------------------------------------------------------------------------+
Pin                                  : altera_reserved_tdo
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.15e-06 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : 3.15e-06 V
Ringback Voltage on Rise at FPGA Pin : 0.014 V
Ringback Voltage on Fall at FPGA Pin : 0.05 V
10-90 Rise Time at FPGA Pin          : 1.08e-09 s
90-10 Fall Time at FPGA Pin          : 2.51e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.15e-06 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : 3.15e-06 V
Ringback Voltage on Rise at Far-end  : 0.014 V
Ringback Voltage on Fall at Far-end  : 0.05 V
10-90 Rise Time at Far-end           : 1.08e-09 s
90-10 Fall Time at Far-end           : 2.51e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.75e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.0109 V
Ringback Voltage on Rise at FPGA Pin : 0.084 V
Ringback Voltage on Fall at FPGA Pin : 0.027 V
10-90 Rise Time at FPGA Pin          : 4.31e-10 s
90-10 Fall Time at FPGA Pin          : 3.61e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.75e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.0109 V
Ringback Voltage on Rise at Far-end  : 0.084 V
Ringback Voltage on Fall at Far-end  : 0.027 V
10-90 Rise Time at Far-end           : 4.31e-10 s
90-10 Fall Time at Far-end           : 3.61e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.15e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00712 V
Ringback Voltage on Rise at FPGA Pin : 0.093 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 6.21e-10 s
90-10 Fall Time at FPGA Pin          : 7.9e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.15e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00712 V
Ringback Voltage on Rise at Far-end  : 0.093 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 6.21e-10 s
90-10 Fall Time at Far-end           : 7.9e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : altera_reserved_tdo
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 1.77e-07 V
Voh Max at FPGA Pin                  : 2.65 V
Vol Min at FPGA Pin                  : -0.0108 V
Ringback Voltage on Rise at FPGA Pin : 0.18 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.63e-10 s
90-10 Fall Time at FPGA Pin          : 1.56e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 1.77e-07 V
Voh Max at Far-end                   : 2.65 V
Vol Min at Far-end                   : -0.0108 V
Ringback Voltage on Rise at Far-end  : 0.18 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.63e-10 s
90-10 Fall Time at Far-end           : 1.56e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.22e-08 V
Voh Max at FPGA Pin                  : 2.74 V
Vol Min at FPGA Pin                  : -0.06 V
Ringback Voltage on Rise at FPGA Pin : 0.158 V
Ringback Voltage on Fall at FPGA Pin : 0.08 V
10-90 Rise Time at FPGA Pin          : 2.68e-10 s
90-10 Fall Time at FPGA Pin          : 2.19e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.22e-08 V
Voh Max at Far-end                   : 2.74 V
Vol Min at Far-end                   : -0.06 V
Ringback Voltage on Rise at Far-end  : 0.158 V
Ringback Voltage on Fall at Far-end  : 0.08 V
10-90 Rise Time at Far-end           : 2.68e-10 s
90-10 Fall Time at Far-end           : 2.19e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 3.54e-08 V
Voh Max at FPGA Pin                  : 2.7 V
Vol Min at FPGA Pin                  : -0.00943 V
Ringback Voltage on Rise at FPGA Pin : 0.276 V
Ringback Voltage on Fall at FPGA Pin : 0.035 V
10-90 Rise Time at FPGA Pin          : 3.19e-10 s
90-10 Fall Time at FPGA Pin          : 4.99e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 3.54e-08 V
Voh Max at Far-end                   : 2.7 V
Vol Min at Far-end                   : -0.00943 V
Ringback Voltage on Rise at Far-end  : 0.276 V
Ringback Voltage on Fall at Far-end  : 0.035 V
10-90 Rise Time at Far-end           : 3.19e-10 s
90-10 Fall Time at Far-end           : 4.99e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Transfers                                                                ;
+--------------------------------------------------------------------------------+
From Clock : altera_reserved_tck
To Clock   : altera_reserved_tck
RR Paths   : 8692
FR Paths   : 0
RF Paths   : 68
FF Paths   : 1

From Clock : CLOCK_50
To Clock   : altera_reserved_tck
RR Paths   : false path
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : altera_reserved_tck
To Clock   : CLOCK_50
RR Paths   : false path
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : CLOCK_50
To Clock   : CLOCK_50
RR Paths   : 1362
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Hold Transfers                                                                 ;
+--------------------------------------------------------------------------------+
From Clock : altera_reserved_tck
To Clock   : altera_reserved_tck
RR Paths   : 8692
FR Paths   : 0
RF Paths   : 68
FF Paths   : 1

From Clock : CLOCK_50
To Clock   : altera_reserved_tck
RR Paths   : false path
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : altera_reserved_tck
To Clock   : CLOCK_50
RR Paths   : false path
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0

From Clock : CLOCK_50
To Clock   : CLOCK_50
RR Paths   : 1362
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Recovery Transfers                                                             ;
+--------------------------------------------------------------------------------+
From Clock : altera_reserved_tck
To Clock   : altera_reserved_tck
RR Paths   : 756
FR Paths   : 0
RF Paths   : 1
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Removal Transfers                                                              ;
+--------------------------------------------------------------------------------+
From Clock : altera_reserved_tck
To Clock   : altera_reserved_tck
RR Paths   : 756
FR Paths   : 0
RF Paths   : 1
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+--------------------------------------------------------------------------------+
; Unconstrained Paths                                                            ;
+--------------------------------------------------------------------------------+
Property : Illegal Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Input Ports
Setup    : 2
Hold     : 2

Property : Unconstrained Input Port Paths
Setup    : 134
Hold     : 134

Property : Unconstrained Output Ports
Setup    : 1
Hold     : 1

Property : Unconstrained Output Port Paths
Setup    : 1
Hold     : 1
+--------------------------------------------------------------------------------+



+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Mon Oct 10 16:17:16 2016
Info: Command: quartus_sta the_project -c the_project
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SDC1.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.917
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.917         0.000 CLOCK_50 
    Info (332119):    42.598         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.403         0.000 altera_reserved_tck 
    Info (332119):     0.421         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 47.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.620         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.355         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.681         0.000 CLOCK_50 
    Info (332119):    49.566         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.172
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.172         0.000 CLOCK_50 
    Info (332119):    43.305         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.353         0.000 altera_reserved_tck 
    Info (332119):     0.381         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 47.917
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.917         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.238         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.689
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.689         0.000 CLOCK_50 
    Info (332119):    49.489         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.028
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.028         0.000 CLOCK_50 
    Info (332119):    46.493         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.180         0.000 altera_reserved_tck 
    Info (332119):     0.188         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 48.990
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.990         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.641
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.641         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.264
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.264         0.000 CLOCK_50 
    Info (332119):    49.459         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 459 megabytes
    Info: Processing ended: Mon Oct 10 16:17:20 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


