Alfred V. Aho , Monica S. Lam , Ravi Sethi , Jeffrey D. Ullman, Compilers: Principles, Techniques, and Tools (2nd Edition), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2006
S. Amarasinghe, D. R. Karger, W. Lee, and V. S. Mirrokni. 2002. A Theoretical and Practical Approach to Instruction Scheduling on Spatial Architectures. Technical Report. MIT.
S. Amellal , B. Kaminska, Functional synthesis of digital systems with TASS, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.5, p.537-552, November 2006[doi>10.1109/43.277628]
Corinne Ancourt , François Irigoin, Scanning polyhedra with DO loops, Proceedings of the third ACM SIGPLAN symposium on Principles and practice of parallel programming, p.39-50, April 21-24, 1991, Williamsburg, Virginia, USA[doi>10.1145/109625.109631]
Omid Azizi , Aqeel Mahesri , Benjamin C. Lee , Sanjay J. Patel , Mark Horowitz, Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815967]
Shuvra S. Battacharyya , Edward A. Lee , Praveen K. Murthy, Software Synthesis from Dataflow Graphs, Kluwer Academic Publishers, Norwell, MA, 1996
Shekhar Borkar , Andrew A. Chien, The future of microprocessors, Communications of the ACM, v.54 n.5, May 2011[doi>10.1145/1941487.1941507]
Doug Burger , Stephen W. Keckler , Kathryn S. McKinley , Mike Dahlin , Lizy K. John , Calvin Lin , Charles R. Moore , James Burrill , Robert G. McDonald , William Yoder , the TRIPS Team, Scaling to the End of Silicon with EDGE Architectures, Computer, v.37 n.7, p.44-55, July 2004[doi>10.1109/MC.2004.65]
Alessandro Cimatti , Anders Franzén , Alberto Griggio , Roberto Sebastiani , Cristian Stenico, Satisfiability modulo the theory of costs: foundations and applications, Proceedings of the 16th international conference on Tools and Algorithms for the Construction and Analysis of Systems, March 20-28, 2010, Paphos, Cyprus[doi>10.1007/978-3-642-12002-2_8]
Nathan Clark , Manjunath Kudlur , Hyunchul Park , Scott Mahlke , Krisztian Flautner, Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.30-40, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.5]
Jason Cong , Karthik Gururaj , Guoling Han , Wei Jiang, Synthesis algorithm for application-specific homogeneous processor networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1318-1329, September 2009[doi>10.1109/TVLSI.2008.2004874]
Katherine E. Coons , Xia Chen , Doug Burger , Kathryn S. McKinley , Sundeep K. Kushwaha, A spatial path scheduling algorithm for EDGE architectures, ACM SIGPLAN Notices, v.41 n.11, November 2006[doi>10.1145/1168918.1168875]
Lorenzo De Carli , Yi Pan , Amit Kumar , Cristian Estan , Karthikeyan Sankaralingam, PLUG: flexible lookup modules for rapid deployment of new protocols in high-speed routers, Proceedings of the ACM SIGCOMM 2009 conference on Data communication, August 16-21, 2009, Barcelona, Spain[doi>10.1145/1592568.1592593]
Leonardo De Moura , Nikolaj Bjørner, Z3: an efficient SMT solver, Proceedings of the Theory and practice of software, 14th international conference on Tools and algorithms for the construction and analysis of systems, March 29-April 06, 2008, Budapest, Hungary
Abhishek Deb , Josep Maria Codina , Antonio González, SoftHV: a HW/SW co-designed processor with horizontal and vertical fusion, Proceedings of the 8th ACM International Conference on Computing Frontiers, May 03-05, 2011, Ischia, Italy[doi>10.1145/2016604.2016606]
Alexandre E. Eichenberger , Edward S. Davidson, Efficient formulation for optimal modulo schedulers, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.194-205, June 16-18, 1997, Las Vegas, Nevada, USA[doi>10.1145/258915.258933]
Christine Eisenbeis and Antoine Sawaya. 1996. Optimal Loop Parallelization under Register Constraints. Research Report RR-2781, Inria.
John R. Ellis, Bulldog: a compiler for vliw architectures (parallel computing, reduced-instruction-set, trace scheduling, scientific), Yale University, New Haven, CT, 1985
Daniel W. Engels , Jon Feldman , David R. Karger , Matthias Ruhl, Parallel processor scheduling with delay constraints, Proceedings of the twelfth annual ACM-SIAM symposium on Discrete algorithms, p.577-585, January 07-09, 2001, Washington, D.C., USA
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, ACM SIGARCH Computer Architecture News, v.39 n.3, June 2011[doi>10.1145/2024723.2000108]
Hadi Esmaeilzadeh , Adrian Sampson , Luis Ceze , Doug Burger, Neural Acceleration for General-Purpose Approximate Programs, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.449-460, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.48]
Kevin Fan , Hyun hul Park , Manjunath Kudlur , S ott Mahlke, Modulo scheduling for highly customized datapaths to increase hardware reusability, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356075]
Paul Feautrier, Fine-Grain Scheduling under Resource Constraints, Proceedings of the 7th International Workshop on Languages and Compilers for Parallel Computing, p.1-15, August 08-10, 1994
Mark Gebhart , Bertrand A. Maher , Katherine E. Coons , Jeff Diamond , Paul Gratz , Mario Marino , Nitya Ranganathan , Behnam Robatmili , Aaron Smith , James Burrill , Stephen W. Keckler , Doug Burger , Kathryn S. McKinley, An evaluation of the TRIPS computer system, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508246]
Geoffrey J. Gordon , Sue Ann Hong , Miroslav Dudík, First-order mixed integer linear programming, Proceedings of the Twenty-Fifth Conference on Uncertainty in Artificial Intelligence, p.213-222, June 18-21, 2009, Montreal, Quebec, Canada
Ramaswamy Govindarajan , Erik R. Altman , Guang R. Gao, A Framework for Resource-Constrained Rate-Optimal Software Pipelining, Proceedings of the Third Joint International Conference on Vector and Parallel Processing: Parallel Processing, p.640-651, September 06-08, 1994
Venkatraman Govindaraju , Chen-Han Ho , Tony Nowatzki , Jatin Chhugani , Nadathur Satish , Karthikeyan Sankaralingam , Changkyu Kim, DySER: Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing, IEEE Micro, v.32 n.5, p.38-51, September 2012[doi>10.1109/MM.2012.51]
Venkatraman Govindaraju , Chen-Han Ho , Karthikeyan Sankaralingam, Dynamically Specialized Datapaths for energy efficient computing, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.503-514, February 12-16, 2011
Shantanu Gupta , Shuguang Feng , Amin Ansari , Scott Mahlke , David August, Bundled execution of recurring traces for energy-efficient general purpose processing, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155623]
Nikos Hardavellas , Michael Ferdman , Babak Falsafi , Anastasia Ailamaki, Toward Dark Silicon in Servers, IEEE Micro, v.31 n.4, p.6-15, July 2011[doi>10.1109/MM.2011.77]
John N. Hooker, Logic, Optimization, and Constraint Programming, INFORMS Journal on Computing, v.14 n.4, p.295-321, October 2002[doi>10.1287/ijoc.14.4.295.2828]
J. N. Hooker , M. A. Osorio, Mixed logical-linear programming, Discrete Applied Mathematics, v.96-97 n.1, p.395-442, Oct. 19, 1999[doi>10.1016/S0166-218X(99)00100-6]
Zhining Huang , Sharad Malik , Nahri Moreano , Guido Araujo, The design of dynamically reconfigurable datapath coprocessors, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.361-384, May 2004[doi>10.1145/993396.993403]
Rajeev Joshi , Greg Nelson , Keith Randall, Denali: a goal-directed superoptimizer, Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, June 17-19, 2002, Berlin, Germany[doi>10.1145/512529.512566]
Krishnan Kailas , Ashok Agrawala , Kemal Ebcioglu, CARS: A New Code Generation Framework for Clustered ILP Processors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.133, January 20-24, 2001
Daniel Kroening , Ofer Strichman, Decision Procedures: An Algorithmic Point of View, Springer Publishing Company, Incorporated, 2010
Manjunath Kudlur , Scott Mahlke, Orchestrating the execution of stream programs on multicore platforms, Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation, June 07-13, 2008, Tucson, AZ, USA[doi>10.1145/1375581.1375596]
Amit Kumar , Lorenzo De Carli , Sung Jin Kim , Marc de Kruijf , Karthikeyan Sankaralingam , Cristian Estan , Somesh Jha, Design and implementation of the PLUG architecture for programmable and efficient network lookups, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854316]
Walter Lee , Rajeev Barua , Matthew Frank , Devabhaktuni Srikrishna , Jonathan Babb , Vivek Sarkar , Saman Amarasinghe, Space-time scheduling of instruction-level parallelism on a raw machine, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.46-57, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291018]
Martha Mercaldi , Steven Swanson , Andrew Petersen , Andrew Putnam , Andrew Schwerin , Mark Oskin , Susan J. Eggers, Instruction scheduling for a tiled dataflow architecture, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168876]
Martha Mercaldi , Steven Swanson , Andrew Petersen , Andrew Putnam , Andrew Schwerin , Mark Oskin , Susan J. Eggers, Modeling instruction placement on a spatial architecture, Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures, July 30-August 02, 2006, Cambridge, Massachusetts, USA[doi>10.1145/1148109.1148137]
Mahim Mishra , Timothy J. Callahan , Tiberiu Chelcea , Girish Venkataramani , Seth C. Goldstein , Mihai Budiu, Tartan: evaluating spatial computation for whole program execution, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168878]
Ramadass Nagarajan , Sundeep K. Kushwaha , Doug Burger , Kathryn S. McKinley , Calvin Lin , Stephen W. Keckler, Static Placement, Dynamic Issue (SPDI) Scheduling for EDGE Architectures, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.74-84, September 29-October 03, 2004[doi>10.1109/PACT.2004.26]
Emre Özer , Sanjeev Banerjia , Thomas M. Conte, Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.308-315, November 1998, Dallas, Texas, USA
Jens Palsberg and Mayur Naik. 2004. ILP-Based Resource-Aware Compilation. (Multiprocessor Systems-on-Chips, chapter 12. Elsevier, 2004).
Hyunchul Park , Kevin Fan , Scott A. Mahlke , Taewook Oh , Heeseok Kim , Hong-seok Kim, Edge-centric modulo scheduling for coarse-grained reconfigurable architectures, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454140]
William Pugh, The Omega test: a fast and practical integer programming algorithm for dependence analysis, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.4-13, November 18-22, 1991, Albuquerque, New Mexico, USA[doi>10.1145/125826.125848]
Michael Sartin-Tarm , Tony Nowatzki , Lorenzo De Carli , Karthikeyan Sankaralingam , Cristian Estan, Constraint centric scheduling guide, ACM SIGARCH Computer Architecture News, v.41 n.2, May 2013[doi>10.1145/2490302.2490306]
Nadathur Satish , Kaushik Ravindran , Kurt Keutzer, A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Robert E. Shostak, Deciding Combinations of Theories, Journal of the ACM (JACM), v.31 n.1, p.1-12, Jan. 1984[doi>10.1145/2422.322411]
Steven Swanson , Ken Michelson , Andrew Schwerin , Mark Oskin, WaveScalar, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.291, December 03-05, 2003
M. Thuresson, M. Sjalander, M. Bjork, L. Svensson, P. Larsson-Edefors, and P. Stenstrom. 2007. FlexCore: Utilizing exposed datapath control for efficient computing. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS'07).
Ganesh Venkatesh , Jack Sampson , Nathan Goulding , Saturnino Garcia , Vladyslav Bryksin , Jose Lugo-Martinez , Steven Swanson , Michael Bedford Taylor, Conservation cores: reducing the energy of mature computations, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736044]
Harvey M. Wagner. 1959. An integer linear-programming model for machine scheduling. Naval Res. Logistics Quarterly 6, 2 (1959), 131--140.
Elliot Waingold , Michael Taylor , Devabhaktuni Srikrishna , Vivek Sarkar , Walter Lee , Victor Lee , Jang Kim , Matthew Frank , Peter Finch , Rajeev Barua , Jonathan Babb , Saman Amarasinghe , Anant Agarwal, Baring It All to Software: Raw Machines, Computer, v.30 n.9, p.86-93, September 1997[doi>10.1109/2.612254]
M. A. Watkins, M. J. Cianchetti, and D. H. Albonesi. 2008. Shared reconfigurable architectures for CMPS. In Proceedings of the 16th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA'08). 299--304.
Laurence A. Wolsey and George L. Nemhauser. 1999. Integer and Combinatorial Optimization. Wiley.
