

================================================================
== Vivado HLS Report for 'SkipList_HeadOffs'
================================================================
* Date:           Wed Jun 03 15:49:09 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        SkipList_HeadOffs
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  109169|  109169|  109170|  109170|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    1800|    1800|         9|          -|          -|   200|    no    |
        |- Loop 2     |  107359|  107359|      2191|          -|          -|    49|    no    |
        | + Loop 2.1  |    2189|    2189|        11|          -|          -|   199|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     95|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|      -|     687|    891|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    153|
|Register         |        -|      -|     239|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|     926|   1139|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |SkipList_HeadOffs_A_BUS_m_axi_U  |SkipList_HeadOffs_A_BUS_m_axi  |        8|      0|  613|  787|
    |SkipList_HeadOffs_CFG_s_axi_U    |SkipList_HeadOffs_CFG_s_axi    |        0|      0|   74|  104|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |Total                            |                               |        8|      0|  687|  891|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |buff_U  |SkipList_HeadOffsbkb  |        1|  0|   0|   200|   32|     1|         6400|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                      |        1|  0|   0|   200|   32|     1|         6400|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |a2_sum4_fu_253_p2    |     +    |      0|  0|  32|          32|          32|
    |grp_fu_161_p2        |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_208_p2        |     +    |      0|  0|   8|           8|           1|
    |i_2_fu_247_p2        |     +    |      0|  0|   8|           8|           1|
    |j_1_fu_230_p2        |     +    |      0|  0|   6|           6|           1|
    |exitcond1_fu_224_p2  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond2_fu_202_p2  |   icmp   |      0|  0|   3|           8|           7|
    |exitcond_fu_241_p2   |   icmp   |      0|  0|   3|           8|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  95|         108|          86|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_BUS_ARADDR                  |  32|          3|   32|         96|
    |A_BUS_blk_n_AR                |   1|          2|    1|          2|
    |A_BUS_blk_n_R                 |   1|          2|    1|          2|
    |ap_NS_fsm                     |  24|         31|    1|         31|
    |ap_sig_ioackin_A_BUS_ARREADY  |   1|          2|    1|          2|
    |buff_address0                 |   8|          4|    8|         32|
    |buff_d0                       |  32|          3|   32|         96|
    |i1_reg_150                    |   8|          2|    8|         16|
    |i_reg_116                     |   8|          2|    8|         16|
    |j_reg_139                     |   6|          2|    6|         12|
    |temp_offs_reg_127             |  32|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 153|         55|  130|        369|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a2_sum4_reg_314               |  32|   0|   32|          0|
    |ap_CS_fsm                     |  30|   0|   30|          0|
    |ap_reg_ioackin_A_BUS_ARREADY  |   1|   0|    1|          0|
    |buff_addr_1_reg_304           |   8|   0|    8|          0|
    |i1_reg_150                    |   8|   0|    8|          0|
    |i_1_reg_283                   |   8|   0|    8|          0|
    |i_2_reg_309                   |   8|   0|    8|          0|
    |i_reg_116                     |   8|   0|    8|          0|
    |j_1_reg_296                   |   6|   0|    6|          0|
    |j_reg_139                     |   6|   0|    6|          0|
    |reg_166                       |  32|   0|   32|          0|
    |temp_offs_reg_127             |  32|   0|   32|          0|
    |tmp_1_reg_274                 |  28|   0|   32|          4|
    |tmp_reg_325                   |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 239|   0|  243|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CFG_AWVALID     |  in |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_AWREADY     | out |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_AWADDR      |  in |    5|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_WVALID      |  in |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_WREADY      | out |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_WDATA       |  in |   32|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_WSTRB       |  in |    4|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_ARVALID     |  in |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_ARREADY     | out |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_ARADDR      |  in |    5|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_RVALID      | out |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_RREADY      |  in |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_RDATA       | out |   32|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_RRESP       | out |    2|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_BVALID      | out |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_BREADY      |  in |    1|    s_axi   |        CFG        |    scalar    |
|s_axi_CFG_BRESP       | out |    2|    s_axi   |        CFG        |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs | SkipList_HeadOffs | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | SkipList_HeadOffs | return value |
|interrupt             | out |    1| ap_ctrl_hs | SkipList_HeadOffs | return value |
|m_axi_A_BUS_AWVALID   | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWREADY   |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWADDR    | out |   32|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWID      | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWLEN     | out |    8|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWSIZE    | out |    3|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWBURST   | out |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWLOCK    | out |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWCACHE   | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWPROT    | out |    3|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWQOS     | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWREGION  | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_AWUSER    | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WVALID    | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WREADY    |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WDATA     | out |  128|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WSTRB     | out |   16|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WLAST     | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WID       | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_WUSER     | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARVALID   | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARREADY   |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARADDR    | out |   32|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARID      | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARLEN     | out |    8|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARSIZE    | out |    3|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARBURST   | out |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARLOCK    | out |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARCACHE   | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARPROT    | out |    3|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARQOS     | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARREGION  | out |    4|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_ARUSER    | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RVALID    |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RREADY    | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RDATA     |  in |  128|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RLAST     |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RID       |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RUSER     |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_RRESP     |  in |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_BVALID    |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_BREADY    | out |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_BRESP     |  in |    2|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_BID       |  in |    1|    m_axi   |       A_BUS       |    pointer   |
|m_axi_A_BUS_BUSER     |  in |    1|    m_axi   |       A_BUS       |    pointer   |
+----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 30
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	11  / (exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / (!exitcond1)
20 --> 
	21  / (!exitcond)
	19  / (exitcond)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	20  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: a_read (3)  [1/1] 1.00ns
:0  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: a1 (4)  [1/1] 0.00ns
:1  %a1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %a_read, i32 4, i32 31)

ST_1: tmp_1 (5)  [1/1] 0.00ns
:2  %tmp_1 = zext i28 %a1 to i32

ST_1: StgValue_34 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i128* %A_BUS), !map !22

ST_1: StgValue_35 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @SkipList_HeadOffs_st) nounwind

ST_1: buff (8)  [1/1] 2.71ns  loc: SkipList_HeadOffs.cpp:25
:5  %buff = alloca [200 x i32], align 4

ST_1: StgValue_37 (9)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i128* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_38 (10)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_39 (11)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:20
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_40 (12)  [1/1] 1.57ns  loc: SkipList_HeadOffs.cpp:41
:9  br label %1


 <State 2>: 2.71ns
ST_2: i (14)  [1/1] 0.00ns
:0  %i = phi i8 [ 0, %0 ], [ %i_1, %2 ]

ST_2: temp_offs (15)  [1/1] 0.00ns
:1  %temp_offs = phi i32 [ 0, %0 ], [ %temp_offs_1, %2 ]

ST_2: i_cast2 (16)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:41
:2  %i_cast2 = zext i8 %i to i32

ST_2: exitcond2 (17)  [1/1] 2.00ns  loc: SkipList_HeadOffs.cpp:41
:3  %exitcond2 = icmp eq i8 %i, -56

ST_2: empty (18)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

ST_2: i_1 (19)  [1/1] 1.72ns  loc: SkipList_HeadOffs.cpp:41
:5  %i_1 = add i8 %i, 1

ST_2: StgValue_47 (20)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:41
:6  br i1 %exitcond2, label %3, label %2

ST_2: buff_addr (22)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:47
:0  %buff_addr = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i_cast2

ST_2: StgValue_49 (23)  [1/1] 2.71ns  loc: SkipList_HeadOffs.cpp:47
:1  store i32 %temp_offs, i32* %buff_addr, align 4

ST_2: a2_sum (24)  [1/1] 2.44ns  loc: SkipList_HeadOffs.cpp:48
:2  %a2_sum = add i32 %tmp_1, %temp_offs

ST_2: a2_sum3 (31)  [1/1] 2.44ns  loc: SkipList_HeadOffs.cpp:50
:0  %a2_sum3 = add i32 %tmp_1, %temp_offs


 <State 3>: 8.75ns
ST_3: A_BUS_addr_1 (25)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:48
:3  %A_BUS_addr_1 = getelementptr i128* %A_BUS, i32 %a2_sum

ST_3: A_BUS_load_req (26)  [7/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 4>: 8.75ns
ST_4: A_BUS_load_req (26)  [6/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 5>: 8.75ns
ST_5: A_BUS_load_req (26)  [5/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 6>: 8.75ns
ST_6: A_BUS_load_req (26)  [4/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 7>: 8.75ns
ST_7: A_BUS_load_req (26)  [3/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 8>: 8.75ns
ST_8: A_BUS_load_req (26)  [2/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 9>: 8.75ns
ST_9: A_BUS_load_req (26)  [1/7] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:4  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_1, i32 1)


 <State 10>: 8.75ns
ST_10: A_BUS_addr_1_read (27)  [1/1] 8.75ns  loc: SkipList_HeadOffs.cpp:48
:5  %A_BUS_addr_1_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_1)

ST_10: temp_offs_1 (28)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:48
:6  %temp_offs_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_1_read, i32 64, i32 95)

ST_10: StgValue_62 (29)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:41
:7  br label %1


 <State 11>: 8.75ns
ST_11: A_BUS_addr (32)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:50
:1  %A_BUS_addr = getelementptr i128* %A_BUS, i32 %a2_sum3

ST_11: p_new_req (33)  [7/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 12>: 8.75ns
ST_12: p_new_req (33)  [6/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 13>: 8.75ns
ST_13: p_new_req (33)  [5/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 14>: 8.75ns
ST_14: p_new_req (33)  [4/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 15>: 8.75ns
ST_15: p_new_req (33)  [3/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 16>: 8.75ns
ST_16: p_new_req (33)  [2/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 17>: 8.75ns
ST_17: p_new_req (33)  [1/7] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:2  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr, i32 1)


 <State 18>: 8.75ns
ST_18: p_new (34)  [1/1] 8.75ns  loc: SkipList_HeadOffs.cpp:50
:3  %p_new = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr)

ST_18: StgValue_72 (35)  [1/1] 1.57ns  loc: SkipList_HeadOffs.cpp:54
:4  br label %.loopexit


 <State 19>: 1.94ns
ST_19: j (37)  [1/1] 0.00ns
.loopexit:0  %j = phi i6 [ 0, %3 ], [ %j_1, %.loopexit.loopexit ]

ST_19: exitcond1 (38)  [1/1] 1.94ns  loc: SkipList_HeadOffs.cpp:54
.loopexit:1  %exitcond1 = icmp eq i6 %j, -15

ST_19: empty_9 (39)  [1/1] 0.00ns
.loopexit:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_19: j_1 (40)  [1/1] 1.72ns  loc: SkipList_HeadOffs.cpp:54
.loopexit:3  %j_1 = add i6 %j, 1

ST_19: StgValue_77 (41)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:54
.loopexit:4  br i1 %exitcond1, label %5, label %.preheader.preheader

ST_19: StgValue_78 (43)  [1/1] 1.57ns  loc: SkipList_HeadOffs.cpp:55
.preheader.preheader:0  br label %.preheader

ST_19: StgValue_79 (64)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:63
:0  ret void


 <State 20>: 2.71ns
ST_20: i1 (45)  [1/1] 0.00ns
.preheader:0  %i1 = phi i8 [ %i_2, %4 ], [ 1, %.preheader.preheader ]

ST_20: i1_cast1 (46)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:55
.preheader:1  %i1_cast1 = zext i8 %i1 to i32

ST_20: exitcond (47)  [1/1] 2.00ns  loc: SkipList_HeadOffs.cpp:55
.preheader:2  %exitcond = icmp eq i8 %i1, -56

ST_20: empty_10 (48)  [1/1] 0.00ns
.preheader:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 199, i64 199, i64 199)

ST_20: StgValue_84 (49)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:55
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %4

ST_20: buff_addr_1 (51)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:60
:0  %buff_addr_1 = getelementptr inbounds [200 x i32]* %buff, i32 0, i32 %i1_cast1

ST_20: buff_load (52)  [2/2] 2.71ns  loc: SkipList_HeadOffs.cpp:60
:1  %buff_load = load i32* %buff_addr_1, align 4

ST_20: i_2 (59)  [1/1] 1.72ns  loc: SkipList_HeadOffs.cpp:55
:8  %i_2 = add i8 %i1, 1

ST_20: StgValue_88 (62)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 21>: 5.15ns
ST_21: buff_load (52)  [1/2] 2.71ns  loc: SkipList_HeadOffs.cpp:60
:1  %buff_load = load i32* %buff_addr_1, align 4

ST_21: a2_sum4 (53)  [1/1] 2.44ns  loc: SkipList_HeadOffs.cpp:60
:2  %a2_sum4 = add i32 %tmp_1, %buff_load


 <State 22>: 8.75ns
ST_22: A_BUS_addr_2 (54)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:60
:3  %A_BUS_addr_2 = getelementptr i128* %A_BUS, i32 %a2_sum4

ST_22: A_BUS_load_1_req (55)  [7/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 23>: 8.75ns
ST_23: A_BUS_load_1_req (55)  [6/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 24>: 8.75ns
ST_24: A_BUS_load_1_req (55)  [5/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 25>: 8.75ns
ST_25: A_BUS_load_1_req (55)  [4/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 26>: 8.75ns
ST_26: A_BUS_load_1_req (55)  [3/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 27>: 8.75ns
ST_27: A_BUS_load_1_req (55)  [2/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 28>: 8.75ns
ST_28: A_BUS_load_1_req (55)  [1/7] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:4  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_BUS_addr_2, i32 1)


 <State 29>: 8.75ns
ST_29: A_BUS_addr_2_read (56)  [1/1] 8.75ns  loc: SkipList_HeadOffs.cpp:60
:5  %A_BUS_addr_2_read = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %A_BUS_addr_2)

ST_29: tmp (57)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:60
:6  %tmp = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %A_BUS_addr_2_read, i32 32, i32 63)


 <State 30>: 2.71ns
ST_30: StgValue_101 (58)  [1/1] 2.71ns  loc: SkipList_HeadOffs.cpp:60
:7  store i32 %tmp, i32* %buff_addr_1, align 4

ST_30: StgValue_102 (60)  [1/1] 0.00ns  loc: SkipList_HeadOffs.cpp:55
:9  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read            (read             ) [ 0000000000000000000000000000000]
a1                (partselect       ) [ 0000000000000000000000000000000]
tmp_1             (zext             ) [ 0011111111111111111111111111111]
StgValue_34       (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_35       (spectopmodule    ) [ 0000000000000000000000000000000]
buff              (alloca           ) [ 0011111111111111111111111111111]
StgValue_37       (specinterface    ) [ 0000000000000000000000000000000]
StgValue_38       (specinterface    ) [ 0000000000000000000000000000000]
StgValue_39       (specinterface    ) [ 0000000000000000000000000000000]
StgValue_40       (br               ) [ 0111111111100000000000000000000]
i                 (phi              ) [ 0010000000000000000000000000000]
temp_offs         (phi              ) [ 0010000000000000000000000000000]
i_cast2           (zext             ) [ 0000000000000000000000000000000]
exitcond2         (icmp             ) [ 0011111111100000000000000000000]
empty             (speclooptripcount) [ 0000000000000000000000000000000]
i_1               (add              ) [ 0111111111100000000000000000000]
StgValue_47       (br               ) [ 0000000000000000000000000000000]
buff_addr         (getelementptr    ) [ 0000000000000000000000000000000]
StgValue_49       (store            ) [ 0000000000000000000000000000000]
a2_sum            (add              ) [ 0001000000000000000000000000000]
a2_sum3           (add              ) [ 0000000000010000000000000000000]
A_BUS_addr_1      (getelementptr    ) [ 0000111111100000000000000000000]
A_BUS_load_req    (readreq          ) [ 0000000000000000000000000000000]
A_BUS_addr_1_read (read             ) [ 0000000000000000000000000000000]
temp_offs_1       (partselect       ) [ 0111111111100000000000000000000]
StgValue_62       (br               ) [ 0111111111100000000000000000000]
A_BUS_addr        (getelementptr    ) [ 0000000000001111111000000000000]
p_new_req         (readreq          ) [ 0000000000000000000000000000000]
p_new             (read             ) [ 0000000000000000000000000000000]
StgValue_72       (br               ) [ 0000000000000000001111111111111]
j                 (phi              ) [ 0000000000000000000100000000000]
exitcond1         (icmp             ) [ 0000000000000000000111111111111]
empty_9           (speclooptripcount) [ 0000000000000000000000000000000]
j_1               (add              ) [ 0000000000000000001111111111111]
StgValue_77       (br               ) [ 0000000000000000000000000000000]
StgValue_78       (br               ) [ 0000000000000000000111111111111]
StgValue_79       (ret              ) [ 0000000000000000000000000000000]
i1                (phi              ) [ 0000000000000000000010000000000]
i1_cast1          (zext             ) [ 0000000000000000000000000000000]
exitcond          (icmp             ) [ 0000000000000000000111111111111]
empty_10          (speclooptripcount) [ 0000000000000000000000000000000]
StgValue_84       (br               ) [ 0000000000000000000000000000000]
buff_addr_1       (getelementptr    ) [ 0000000000000000000001111111111]
i_2               (add              ) [ 0000000000000000000111111111111]
StgValue_88       (br               ) [ 0000000000000000001111111111111]
buff_load         (load             ) [ 0000000000000000000000000000000]
a2_sum4           (add              ) [ 0000000000000000000000100000000]
A_BUS_addr_2      (getelementptr    ) [ 0000000000000000000000011111110]
A_BUS_load_1_req  (readreq          ) [ 0000000000000000000000000000000]
A_BUS_addr_2_read (read             ) [ 0000000000000000000000000000000]
tmp               (partselect       ) [ 0000000000000000000000000000001]
StgValue_101      (store            ) [ 0000000000000000000000000000000]
StgValue_102      (br               ) [ 0000000000000000000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SkipList_HeadOffs_st"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="buff_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_readreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_BUS_load_req/3 p_new_req/11 A_BUS_load_1_req/22 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_read_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="128" slack="0"/>
<pin id="95" dir="0" index="1" bw="128" slack="7"/>
<pin id="96" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_BUS_addr_1_read/10 p_new/18 A_BUS_addr_2_read/29 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buff_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_49/2 buff_load/20 StgValue_101/30 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buff_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_1/20 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="1"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="temp_offs_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_offs (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="temp_offs_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_offs/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="1"/>
<pin id="141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/19 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i1_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/20 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="28" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum/2 a2_sum3/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_sum a2_sum3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr_1/3 A_BUS_addr/11 "/>
</bind>
</comp>

<comp id="177" class="1005" name="reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="128" slack="1"/>
<pin id="179" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_1 A_BUS_addr "/>
</bind>
</comp>

<comp id="183" class="1004" name="a1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="28" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="0" index="3" bw="6" slack="0"/>
<pin id="188" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="28" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_cast2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="exitcond2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="temp_offs_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="128" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="0" index="3" bw="8" slack="0"/>
<pin id="219" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_offs_1/10 "/>
</bind>
</comp>

<comp id="224" class="1004" name="exitcond1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/19 "/>
</bind>
</comp>

<comp id="230" class="1004" name="j_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/19 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i1_cast1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast1/20 "/>
</bind>
</comp>

<comp id="241" class="1004" name="exitcond_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/20 "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/20 "/>
</bind>
</comp>

<comp id="253" class="1004" name="a2_sum4_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="28" slack="12"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum4/21 "/>
</bind>
</comp>

<comp id="258" class="1004" name="A_BUS_addr_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr_2/22 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="128" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="0" index="3" bw="7" slack="0"/>
<pin id="269" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/29 "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="i_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="temp_offs_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_offs_1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="j_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="buff_addr_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="a2_sum4_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_sum4 "/>
</bind>
</comp>

<comp id="319" class="1005" name="A_BUS_addr_2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="128" slack="1"/>
<pin id="321" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="54" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="109" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="104" pin=1"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="131" pin="4"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="80" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="183" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="120" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="206"><net_src comp="120" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="120" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="93" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="228"><net_src comp="143" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="143" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="68" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="154" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="245"><net_src comp="154" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="154" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="104" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="258" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="93" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="74" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="277"><net_src comp="193" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="286"><net_src comp="208" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="291"><net_src comp="214" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="299"><net_src comp="230" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="307"><net_src comp="109" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="312"><net_src comp="247" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="317"><net_src comp="253" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="322"><net_src comp="258" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="328"><net_src comp="264" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="104" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: SkipList_HeadOffs : A_BUS | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 22 23 24 25 26 27 28 29 }
	Port: SkipList_HeadOffs : a | {1 }
  - Chain level:
	State 1
		tmp_1 : 1
	State 2
		i_cast2 : 1
		exitcond2 : 1
		i_1 : 1
		StgValue_47 : 2
		buff_addr : 2
		StgValue_49 : 3
		a2_sum : 1
		a2_sum3 : 1
	State 3
		A_BUS_load_req : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		p_new_req : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		exitcond1 : 1
		j_1 : 1
		StgValue_77 : 2
	State 20
		i1_cast1 : 1
		exitcond : 1
		StgValue_84 : 2
		buff_addr_1 : 2
		buff_load : 3
		i_2 : 1
	State 21
		a2_sum4 : 1
	State 22
		A_BUS_load_1_req : 1
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |     grp_fu_161     |    0    |    32   |
|          |     i_1_fu_208     |    0    |    8    |
|    add   |     j_1_fu_230     |    0    |    6    |
|          |     i_2_fu_247     |    0    |    8    |
|          |   a2_sum4_fu_253   |    0    |    32   |
|----------|--------------------|---------|---------|
|          |  exitcond2_fu_202  |    0    |    3    |
|   icmp   |  exitcond1_fu_224  |    0    |    3    |
|          |   exitcond_fu_241  |    0    |    3    |
|----------|--------------------|---------|---------|
|   read   |  a_read_read_fu_80 |    0    |    0    |
|          |   grp_read_fu_93   |    0    |    0    |
|----------|--------------------|---------|---------|
|  readreq |  grp_readreq_fu_86 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |      a1_fu_183     |    0    |    0    |
|partselect| temp_offs_1_fu_214 |    0    |    0    |
|          |     tmp_fu_264     |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_1_fu_193    |    0    |    0    |
|   zext   |   i_cast2_fu_197   |    0    |    0    |
|          |   i1_cast1_fu_236  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    95   |
|----------|--------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|buff|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|A_BUS_addr_2_reg_319|   128  |
|   a2_sum4_reg_314  |   32   |
| buff_addr_1_reg_304|    8   |
|     i1_reg_150     |    8   |
|     i_1_reg_283    |    8   |
|     i_2_reg_309    |    8   |
|      i_reg_116     |    8   |
|     j_1_reg_296    |    6   |
|      j_reg_139     |    6   |
|       reg_166      |   32   |
|       reg_177      |   128  |
| temp_offs_1_reg_288|   32   |
|  temp_offs_reg_127 |   32   |
|    tmp_1_reg_274   |   32   |
|     tmp_reg_325    |   32   |
+--------------------+--------+
|        Total       |   500  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_86 |  p1  |   4  |  128 |   512  ||   128   |
|   grp_read_fu_93  |  p1  |   2  |  128 |   256  ||   128   |
| grp_access_fu_104 |  p0  |   3  |   8  |   24   ||    8    |
| grp_access_fu_104 |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   856  ||  6.284  ||   296   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   95   |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   296  |
|  Register |    -   |    -   |   500  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   500  |   391  |
+-----------+--------+--------+--------+--------+
