

================================================================
== Vivado HLS Report for 'A_IO_L2_in_intra_trans_1'
================================================================
* Date:           Thu Apr 15 10:12:03 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32771|    32771| 0.109 ms | 0.109 ms |  32771|  32771|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    32769|    32769|         3|          1|          1|  32768|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      159|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       93|     -|
|Register             |        -|      -|       58|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       58|      252|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_4_fu_247_p2             |     +    |      0|  0|  19|          11|          10|
    |add_ln321_fu_241_p2               |     +    |      0|  0|  19|          11|          11|
    |add_ln35_fu_149_p2                |     +    |      0|  0|  16|          16|           1|
    |add_ln37_fu_213_p2                |     +    |      0|  0|  12|          12|           1|
    |c5_V_fu_155_p2                    |     +    |      0|  0|   6|           6|           1|
    |c7_V_fu_207_p2                    |     +    |      0|  0|   6|           5|           1|
    |and_ln544_fu_187_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln35_fu_143_p2               |   icmp   |      0|  0|  20|          16|          17|
    |icmp_ln37_fu_161_p2               |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln39_fu_181_p2               |   icmp   |      0|  0|  11|           5|           6|
    |or_ln39_fu_193_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln37_fu_219_p3             |  select  |      0|  0|  12|           1|           1|
    |select_ln39_fu_199_p3             |  select  |      0|  0|   5|           1|           1|
    |select_ln544_fu_167_p3            |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln544_fu_175_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 159|         105|          76|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_p_02_0_phi_fu_114_p4  |   9|          2|    6|         12|
    |fifo_A_local_out_V_V_blk_n       |   9|          2|    1|          2|
    |indvar_flatten11_reg_99          |   9|          2|   16|         32|
    |indvar_flatten_reg_121           |   9|          2|   12|         24|
    |p_02_0_reg_110                   |   9|          2|    6|         12|
    |p_045_0_reg_132                  |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  93|         20|   49|        100|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |icmp_ln35_reg_258                |   1|   0|    1|          0|
    |icmp_ln35_reg_258_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten11_reg_99          |  16|   0|   16|          0|
    |indvar_flatten_reg_121           |  12|   0|   12|          0|
    |p_02_0_reg_110                   |   6|   0|    6|          0|
    |p_045_0_reg_132                  |   5|   0|    5|          0|
    |select_ln39_reg_273              |   5|   0|    5|          0|
    |select_ln544_reg_267             |   6|   0|    6|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  58|   0|   58|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans.1 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans.1 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans.1 | return value |
|ap_done                      | out |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans.1 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans.1 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | A_IO_L2_in_intra_trans.1 | return value |
|local_A_V_address0           | out |   10|  ap_memory |         local_A_V        |     array    |
|local_A_V_ce0                | out |    1|  ap_memory |         local_A_V        |     array    |
|local_A_V_q0                 |  in |  256|  ap_memory |         local_A_V        |     array    |
|fifo_A_local_out_V_V_din     | out |  256|   ap_fifo  |   fifo_A_local_out_V_V   |    pointer   |
|fifo_A_local_out_V_V_full_n  |  in |    1|   ap_fifo  |   fifo_A_local_out_V_V   |    pointer   |
|fifo_A_local_out_V_V_write   | out |    1|   ap_fifo  |   fifo_A_local_out_V_V   |    pointer   |
+-----------------------------+-----+-----+------------+--------------------------+--------------+

