$date
	Sun Dec 01 13:47:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & en $end
$var wire 1 ' reset $end
$var reg 3 ( count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
0&
0%
0$
0#
0"
bx !
$end
#5
1"
1%
#10
0"
0%
1$
1'
#15
b111 (
b111 !
1"
1%
#20
0"
0%
0$
0'
#25
1"
1%
#30
0"
0%
1#
1&
#35
b110 (
b110 !
1"
1%
#40
0"
0%
#45
b101 (
b101 !
1"
1%
#50
0"
0%
#55
b100 (
b100 !
1"
1%
#60
0"
0%
#65
b11 (
b11 !
1"
1%
#70
0"
0%
#75
b10 (
b10 !
1"
1%
#80
0"
0%
#85
b1 (
b1 !
1"
1%
#90
0"
0%
#95
b0 (
b0 !
1"
1%
#100
0"
0%
#105
b111 (
b111 !
1"
1%
#110
0"
0%
#115
b110 (
b110 !
1"
1%
#120
0"
0%
#125
b101 (
b101 !
1"
1%
#130
0"
0%
0#
0&
