[INF:CM0023] Creating log file ../../build/regression/NoParamSubs/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<159> s<158> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<23> s<22> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<19> s<18> l<1:12> el<1:18>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<1:19> el<1:24>
n<1> u<6> t<IntConst> p<7> l<1:26> el<1:27>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:26> el<1:27>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:26> el<1:27>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<1:26> el<1:27>
n<0> u<10> t<IntConst> p<11> l<1:28> el<1:29>
n<> u<11> t<Primary_literal> p<12> c<10> l<1:28> el<1:29>
n<> u<12> t<Constant_primary> p<13> c<11> l<1:28> el<1:29>
n<> u<13> t<Constant_expression> p<14> c<12> l<1:28> el<1:29>
n<> u<14> t<Constant_range> p<15> c<9> l<1:26> el<1:29>
n<> u<15> t<Packed_dimension> p<16> c<14> l<1:25> el<1:30>
n<> u<16> t<Data_type> p<17> c<5> l<1:19> el<1:30>
n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<1:19> el<1:30>
n<> u<18> t<Net_port_type> p<19> c<17> l<1:19> el<1:30>
n<> u<19> t<Net_port_header> p<21> c<4> s<20> l<1:12> el<1:30>
n<a> u<20> t<StringConst> p<21> l<1:31> el<1:32>
n<> u<21> t<Ansi_port_declaration> p<22> c<19> l<1:12> el<1:32>
n<> u<22> t<List_of_port_declarations> p<23> c<21> l<1:11> el<1:33>
n<> u<23> t<Module_ansi_header> p<67> c<2> s<51> l<1:1> el<1:34>
n<> u<24> t<IntVec_TypeLogic> p<35> s<34> l<2:14> el<2:19>
n<1> u<25> t<IntConst> p<26> l<2:21> el<2:22>
n<> u<26> t<Primary_literal> p<27> c<25> l<2:21> el<2:22>
n<> u<27> t<Constant_primary> p<28> c<26> l<2:21> el<2:22>
n<> u<28> t<Constant_expression> p<33> c<27> s<32> l<2:21> el<2:22>
n<0> u<29> t<IntConst> p<30> l<2:23> el<2:24>
n<> u<30> t<Primary_literal> p<31> c<29> l<2:23> el<2:24>
n<> u<31> t<Constant_primary> p<32> c<30> l<2:23> el<2:24>
n<> u<32> t<Constant_expression> p<33> c<31> l<2:23> el<2:24>
n<> u<33> t<Constant_range> p<34> c<28> l<2:21> el<2:24>
n<> u<34> t<Packed_dimension> p<35> c<33> l<2:20> el<2:25>
n<> u<35> t<Data_type> p<36> c<24> l<2:14> el<2:25>
n<> u<36> t<Data_type_or_implicit> p<46> c<35> s<45> l<2:14> el<2:25>
n<P> u<37> t<StringConst> p<44> s<43> l<2:26> el<2:27>
n<0> u<38> t<IntConst> p<39> l<2:30> el<2:31>
n<> u<39> t<Primary_literal> p<40> c<38> l<2:30> el<2:31>
n<> u<40> t<Constant_primary> p<41> c<39> l<2:30> el<2:31>
n<> u<41> t<Constant_expression> p<42> c<40> l<2:30> el<2:31>
n<> u<42> t<Constant_mintypmax_expression> p<43> c<41> l<2:30> el<2:31>
n<> u<43> t<Constant_param_expression> p<44> c<42> l<2:30> el<2:31>
n<> u<44> t<Param_assignment> p<45> c<37> l<2:26> el<2:31>
n<> u<45> t<List_of_param_assignments> p<46> c<44> l<2:26> el<2:31>
n<> u<46> t<Parameter_declaration> p<47> c<36> l<2:4> el<2:31>
n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<2:4> el<2:32>
n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<2:4> el<2:32>
n<> u<49> t<Module_common_item> p<50> c<48> l<2:4> el<2:32>
n<> u<50> t<Module_or_generate_item> p<51> c<49> l<2:4> el<2:32>
n<> u<51> t<Non_port_module_item> p<67> c<50> s<66> l<2:4> el<2:32>
n<a> u<52> t<StringConst> p<53> l<3:11> el<3:12>
n<> u<53> t<Ps_or_hierarchical_identifier> p<56> c<52> s<55> l<3:11> el<3:12>
n<> u<54> t<Constant_bit_select> p<55> l<3:13> el<3:13>
n<> u<55> t<Constant_select> p<56> c<54> l<3:13> el<3:13>
n<> u<56> t<Net_lvalue> p<61> c<53> s<60> l<3:11> el<3:12>
n<P> u<57> t<StringConst> p<58> l<3:15> el<3:16>
n<> u<58> t<Primary_literal> p<59> c<57> l<3:15> el<3:16>
n<> u<59> t<Primary> p<60> c<58> l<3:15> el<3:16>
n<> u<60> t<Expression> p<61> c<59> l<3:15> el<3:16>
n<> u<61> t<Net_assignment> p<62> c<56> l<3:11> el<3:16>
n<> u<62> t<List_of_net_assignments> p<63> c<61> l<3:11> el<3:16>
n<> u<63> t<Continuous_assign> p<64> c<62> l<3:4> el<3:17>
n<> u<64> t<Module_common_item> p<65> c<63> l<3:4> el<3:17>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<3:4> el<3:17>
n<> u<66> t<Non_port_module_item> p<67> c<65> l<3:4> el<3:17>
n<> u<67> t<Module_declaration> p<68> c<23> l<1:1> el<4:10>
n<> u<68> t<Description> p<158> c<67> s<157> l<1:1> el<4:10>
n<> u<69> t<Module_keyword> p<90> s<70> l<6:1> el<6:7>
n<top> u<70> t<StringConst> p<90> s<89> l<6:8> el<6:11>
n<> u<71> t<PortDir_Out> p<86> s<85> l<6:12> el<6:18>
n<> u<72> t<IntVec_TypeLogic> p<83> s<82> l<6:19> el<6:24>
n<1> u<73> t<IntConst> p<74> l<6:26> el<6:27>
n<> u<74> t<Primary_literal> p<75> c<73> l<6:26> el<6:27>
n<> u<75> t<Constant_primary> p<76> c<74> l<6:26> el<6:27>
n<> u<76> t<Constant_expression> p<81> c<75> s<80> l<6:26> el<6:27>
n<0> u<77> t<IntConst> p<78> l<6:28> el<6:29>
n<> u<78> t<Primary_literal> p<79> c<77> l<6:28> el<6:29>
n<> u<79> t<Constant_primary> p<80> c<78> l<6:28> el<6:29>
n<> u<80> t<Constant_expression> p<81> c<79> l<6:28> el<6:29>
n<> u<81> t<Constant_range> p<82> c<76> l<6:26> el<6:29>
n<> u<82> t<Packed_dimension> p<83> c<81> l<6:25> el<6:30>
n<> u<83> t<Data_type> p<84> c<72> l<6:19> el<6:30>
n<> u<84> t<Data_type_or_implicit> p<85> c<83> l<6:19> el<6:30>
n<> u<85> t<Net_port_type> p<86> c<84> l<6:19> el<6:30>
n<> u<86> t<Net_port_header> p<88> c<71> s<87> l<6:12> el<6:30>
n<o> u<87> t<StringConst> p<88> l<6:31> el<6:32>
n<> u<88> t<Ansi_port_declaration> p<89> c<86> l<6:12> el<6:32>
n<> u<89> t<List_of_port_declarations> p<90> c<88> l<6:11> el<6:33>
n<> u<90> t<Module_ansi_header> p<156> c<69> s<127> l<6:1> el<6:34>
n<> u<91> t<IntVec_TypeLogic> p<102> s<101> l<7:14> el<7:19>
n<1> u<92> t<IntConst> p<93> l<7:21> el<7:22>
n<> u<93> t<Primary_literal> p<94> c<92> l<7:21> el<7:22>
n<> u<94> t<Constant_primary> p<95> c<93> l<7:21> el<7:22>
n<> u<95> t<Constant_expression> p<100> c<94> s<99> l<7:21> el<7:22>
n<0> u<96> t<IntConst> p<97> l<7:23> el<7:24>
n<> u<97> t<Primary_literal> p<98> c<96> l<7:23> el<7:24>
n<> u<98> t<Constant_primary> p<99> c<97> l<7:23> el<7:24>
n<> u<99> t<Constant_expression> p<100> c<98> l<7:23> el<7:24>
n<> u<100> t<Constant_range> p<101> c<95> l<7:21> el<7:24>
n<> u<101> t<Packed_dimension> p<102> c<100> l<7:20> el<7:25>
n<> u<102> t<Data_type> p<103> c<91> l<7:14> el<7:25>
n<> u<103> t<Data_type_or_implicit> p<122> c<102> s<121> l<7:14> el<7:25>
n<X> u<104> t<StringConst> p<120> s<119> l<7:26> el<7:27>
n<0> u<105> t<IntConst> p<106> l<7:32> el<7:33>
n<> u<106> t<Primary_literal> p<107> c<105> l<7:32> el<7:33>
n<> u<107> t<Primary> p<108> c<106> l<7:32> el<7:33>
n<> u<108> t<Expression> p<113> c<107> s<112> l<7:32> el<7:33>
n<1> u<109> t<IntConst> p<110> l<7:35> el<7:36>
n<> u<110> t<Primary_literal> p<111> c<109> l<7:35> el<7:36>
n<> u<111> t<Primary> p<112> c<110> l<7:35> el<7:36>
n<> u<112> t<Expression> p<113> c<111> l<7:35> el<7:36>
n<> u<113> t<Assignment_pattern> p<114> c<108> l<7:30> el<7:37>
n<> u<114> t<Assignment_pattern_expression> p<115> c<113> l<7:30> el<7:37>
n<> u<115> t<Constant_assignment_pattern_expression> p<116> c<114> l<7:30> el<7:37>
n<> u<116> t<Constant_primary> p<117> c<115> l<7:30> el<7:37>
n<> u<117> t<Constant_expression> p<118> c<116> l<7:30> el<7:37>
n<> u<118> t<Constant_mintypmax_expression> p<119> c<117> l<7:30> el<7:37>
n<> u<119> t<Constant_param_expression> p<120> c<118> l<7:30> el<7:37>
n<> u<120> t<Param_assignment> p<121> c<104> l<7:26> el<7:37>
n<> u<121> t<List_of_param_assignments> p<122> c<120> l<7:26> el<7:37>
n<> u<122> t<Parameter_declaration> p<123> c<103> l<7:4> el<7:37>
n<> u<123> t<Package_or_generate_item_declaration> p<124> c<122> l<7:4> el<7:38>
n<> u<124> t<Module_or_generate_item_declaration> p<125> c<123> l<7:4> el<7:38>
n<> u<125> t<Module_common_item> p<126> c<124> l<7:4> el<7:38>
n<> u<126> t<Module_or_generate_item> p<127> c<125> l<7:4> el<7:38>
n<> u<127> t<Non_port_module_item> p<156> c<126> s<155> l<7:4> el<7:38>
n<dut> u<128> t<StringConst> p<153> s<140> l<8:4> el<8:7>
n<P> u<129> t<StringConst> p<138> s<137> l<9:8> el<9:9>
n<X> u<130> t<StringConst> p<131> l<9:11> el<9:12>
n<> u<131> t<Primary_literal> p<132> c<130> l<9:11> el<9:12>
n<> u<132> t<Primary> p<133> c<131> l<9:11> el<9:12>
n<> u<133> t<Expression> p<135> c<132> l<9:11> el<9:12>
n<> u<134> t<Unary_Tilda> p<135> s<133> l<9:10> el<9:11>
n<> u<135> t<Expression> p<136> c<134> l<9:10> el<9:12>
n<> u<136> t<Mintypmax_expression> p<137> c<135> l<9:10> el<9:12>
n<> u<137> t<Param_expression> p<138> c<136> l<9:10> el<9:12>
n<> u<138> t<Named_parameter_assignment> p<139> c<129> l<9:7> el<9:13>
n<> u<139> t<List_of_parameter_assignments> p<140> c<138> l<9:7> el<9:13>
n<> u<140> t<Parameter_value_assignment> p<153> c<139> s<152> l<8:8> el<10:5>
n<u_dut> u<141> t<StringConst> p<142> l<10:6> el<10:11>
n<> u<142> t<Name_of_instance> p<152> c<141> s<151> l<10:6> el<10:11>
n<a> u<143> t<StringConst> p<150> s<148> l<11:8> el<11:9>
n<o> u<144> t<StringConst> p<145> l<11:10> el<11:11>
n<> u<145> t<Primary_literal> p<146> c<144> l<11:10> el<11:11>
n<> u<146> t<Primary> p<147> c<145> l<11:10> el<11:11>
n<> u<147> t<Expression> p<150> c<146> s<149> l<11:10> el<11:11>
n<> u<148> t<OpenParens> p<150> s<147> l<11:9> el<11:10>
n<> u<149> t<CloseParens> p<150> l<11:11> el<11:12>
n<> u<150> t<Named_port_connection> p<151> c<143> l<11:7> el<11:12>
n<> u<151> t<List_of_port_connections> p<152> c<150> l<11:7> el<11:12>
n<> u<152> t<Hierarchical_instance> p<153> c<142> l<10:6> el<12:5>
n<> u<153> t<Module_instantiation> p<154> c<128> l<8:4> el<12:6>
n<> u<154> t<Module_or_generate_item> p<155> c<153> l<8:4> el<12:6>
n<> u<155> t<Non_port_module_item> p<156> c<154> l<8:4> el<12:6>
n<> u<156> t<Module_declaration> p<157> c<90> l<6:1> el<13:10>
n<> u<157> t<Description> p<158> c<156> l<6:1> el<13:10>
n<> u<158> t<Source_text> p<159> c<68> l<1:1> el<13:10>
n<> u<159> t<Top_level_rule> c<1> l<1:1> el<14:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:6:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:CP0303] dut.sv:6:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:6:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/NoParamSubs/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/NoParamSubs/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/NoParamSubs/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.P), line:2:26, endln:2:27
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |UINT:0
    |vpiTypespec:
    \_logic_typespec: , line:2:14, endln:2:25
      |vpiParent:
      \_parameter: (work@dut.P), line:2:26, endln:2:27
      |vpiRange:
      \_range: , line:2:20, endln:2:25
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:P
    |vpiFullName:work@dut.P
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:31
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:2:30, endln:2:31
      |vpiDecompile:0
      |vpiSize:2
      |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.P), line:2:26, endln:2:27
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:1:31, endln:1:32
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1:31, endln:1:32
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:31, endln:1:32
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:16
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_ref_obj: (work@dut.P), line:3:15, endln:3:16
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:16
      |vpiName:P
      |vpiFullName:work@dut.P
    |vpiLhs:
    \_ref_obj: (work@dut.a), line:3:11, endln:3:12
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:16
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@top.u_dut.a), line:1:31, endln:1:32
        |vpiParent:
        \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
        |vpiTypespec:
        \_logic_typespec: , line:1:19, endln:1:30
          |vpiRange:
          \_range: , line:1:25, endln:1:30
            |vpiLeftRange:
            \_constant: , line:1:26, endln:1:27
              |vpiParent:
              \_range: , line:1:25, endln:1:30
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:1:28, endln:1:29
              |vpiParent:
              \_range: , line:1:25, endln:1:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:a
        |vpiFullName:work@top.u_dut.a
        |vpiNetType:36
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), line:7:26, endln:7:27
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiTypespec:
    \_logic_typespec: , line:7:14, endln:7:25
      |vpiParent:
      \_parameter: (work@top.X), line:7:26, endln:7:27
      |vpiRange:
      \_range: , line:7:20, endln:7:25
        |vpiLeftRange:
        \_constant: , line:7:21, endln:7:22
          |vpiParent:
          \_range: , line:7:20, endln:7:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:23, endln:7:24
          |vpiParent:
          \_range: , line:7:20, endln:7:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:37
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_operation: , line:7:30, endln:7:37
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:7:32, endln:7:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:35, endln:7:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.X), line:7:26, endln:7:27
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:6:31, endln:6:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiPort:
  \_port: (o), line:6:31, endln:6:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:6:31, endln:6:32
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), line:7:26, endln:7:27
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiTypespec:
    \_logic_typespec: , line:7:14, endln:7:25
      |vpiParent:
      \_parameter: (work@top.X), line:7:26, endln:7:27
      |vpiRange:
      \_range: , line:7:20, endln:7:25
        |vpiParent:
        \_logic_typespec: , line:7:14, endln:7:25
        |vpiLeftRange:
        \_constant: , line:7:21, endln:7:22
          |vpiParent:
          \_range: , line:7:20, endln:7:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:23, endln:7:24
          |vpiParent:
          \_range: , line:7:20, endln:7:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:37
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_operation: , line:7:30, endln:7:37
      |vpiParent:
      \_param_assign: , line:7:26, endln:7:37
      |vpiTypespec:
      \_logic_typespec: , line:7:14, endln:7:25
        |vpiParent:
        \_operation: , line:7:30, endln:7:37
        |vpiRange:
        \_range: , line:7:20, endln:7:25
          |vpiParent:
          \_logic_typespec: , line:7:14, endln:7:25
          |vpiLeftRange:
          \_constant: , line:7:21, endln:7:22
            |vpiParent:
            \_range: , line:7:20, endln:7:25
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:23, endln:7:24
            |vpiParent:
            \_range: , line:7:20, endln:7:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiOpType:75
      |vpiReordered:1
      |vpiOperand:
      \_constant: , line:7:35, endln:7:36
        |vpiParent:
        \_operation: , line:7:30, endln:7:37
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:32, endln:7:33
        |vpiParent:
        \_operation: , line:7:30, endln:7:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.X), line:7:26, endln:7:27
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:6:31, endln:6:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiTypespec:
    \_logic_typespec: , line:6:19, endln:6:30
      |vpiRange:
      \_range: , line:6:25, endln:6:30
        |vpiLeftRange:
        \_constant: , line:6:26, endln:6:27
          |vpiParent:
          \_range: , line:6:25, endln:6:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:28, endln:6:29
          |vpiParent:
          \_range: , line:6:25, endln:6:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:6:31, endln:6:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:6:31, endln:6:32
      |vpiParent:
      \_port: (o), line:6:31, endln:6:32
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:6:31, endln:6:32
    |vpiTypedef:
    \_logic_typespec: , line:6:19, endln:6:30
      |vpiRange:
      \_range: , line:6:25, endln:6:30
        |vpiParent:
        \_port: (o), line:6:31, endln:6:32
        |vpiLeftRange:
        \_constant: , line:6:26, endln:6:27
          |vpiParent:
          \_range: , line:6:25, endln:6:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:28, endln:6:29
          |vpiParent:
          \_range: , line:6:25, endln:6:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
  |vpiModule:
  \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiName:u_dut
    |vpiFullName:work@top.u_dut
    |vpiParameter:
    \_parameter: (work@top.u_dut.P), line:2:26, endln:2:27
      |vpiParent:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
      |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:25
        |vpiParent:
        \_parameter: (work@top.u_dut.P), line:2:26, endln:2:27
        |vpiRange:
        \_range: , line:2:20, endln:2:25
          |vpiParent:
          \_logic_typespec: , line:2:14, endln:2:25
          |vpiLeftRange:
          \_constant: , line:2:21, endln:2:22
            |vpiParent:
            \_range: , line:2:20, endln:2:25
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:23, endln:2:24
            |vpiParent:
            \_range: , line:2:20, endln:2:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:P
      |vpiFullName:work@top.u_dut.P
    |vpiParamAssign:
    \_param_assign: , line:2:26, endln:2:31
      |vpiParent:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:9:10, endln:9:12
        |vpiOpType:4
        |vpiOperand:
        \_ref_obj: (X), line:9:11, endln:9:12
          |vpiParent:
          \_operation: , line:9:10, endln:9:12
          |vpiName:X
          |vpiActual:
          \_operation: , line:7:30, endln:7:37
      |vpiLhs:
      \_parameter: (work@top.u_dut.P), line:2:26, endln:2:27
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@top.u_dut.a), line:1:31, endln:1:32
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:6:1, endln:13:10
    |vpiPort:
    \_port: (a), line:1:31, endln:1:32
      |vpiParent:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
      |vpiName:a
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o), line:11:10, endln:11:11
        |vpiParent:
        \_port: (a), line:1:31, endln:1:32
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiActual:
        \_logic_net: (work@top.o), line:6:31, endln:6:32
      |vpiLowConn:
      \_ref_obj: (work@top.u_dut.a), line:11:8, endln:11:9
        |vpiParent:
        \_port: (a), line:1:31, endln:1:32
        |vpiName:a
        |vpiFullName:work@top.u_dut.a
        |vpiActual:
        \_logic_net: (work@top.u_dut.a), line:1:31, endln:1:32
      |vpiTypedef:
      \_logic_typespec: , line:1:19, endln:1:30
        |vpiRange:
        \_range: , line:1:25, endln:1:30
          |vpiParent:
          \_port: (a), line:1:31, endln:1:32
          |vpiLeftRange:
          \_constant: , line:1:26, endln:1:27
            |vpiParent:
            \_range: , line:1:25, endln:1:30
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:28, endln:1:29
            |vpiParent:
            \_range: , line:1:25, endln:1:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiInstance:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
    |vpiContAssign:
    \_cont_assign: , line:3:11, endln:3:16
      |vpiParent:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:8:4, endln:12:6
      |vpiRhs:
      \_ref_obj: (work@top.u_dut.P), line:3:15, endln:3:16
        |vpiParent:
        \_cont_assign: , line:3:11, endln:3:16
        |vpiName:P
        |vpiFullName:work@top.u_dut.P
        |vpiActual:
        \_operation: , line:9:10, endln:9:12
      |vpiLhs:
      \_ref_obj: (work@top.u_dut.a), line:3:11, endln:3:12
        |vpiParent:
        \_cont_assign: , line:3:11, endln:3:16
        |vpiName:a
        |vpiFullName:work@top.u_dut.a
        |vpiActual:
        \_logic_net: (work@top.u_dut.a), line:1:31, endln:1:32
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/NoParamSubs/dut.sv | ${SURELOG_DIR}/build/regression/NoParamSubs/roundtrip/dut_000.sv | 7 | 13 | 

