#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Jul 29 19:02:47 2020
# Process ID: 6992
# Log file: E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/vry_FifoFirstRead.xpr
launch_simulation
source tb_vry_FifoFirstRead.tcl
run 5 us
close_sim
load_feature simulator
open_wave_database {E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/vry_FifoFirstRead.sim/sim_1/behav/tb_vry_FifoFirstRead_behav.wdb}
launch_simulation
source tb_vry_FifoFirstRead.tcl
save_wave_config {E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/tb_vry_FifoFirstRead_behav.wcfg}
close_sim
close_sim
open_wave_database {E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/vry_FifoFirstRead.sim/sim_1/behav/tb_vry_FifoFirstRead_behav.wdb}
open_wave_config {E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead\tb_vry_FifoFirstRead_behav.wcfg}
close_sim
