// Seed: 1595718327
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_15 = 1 & 1;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_2 = 32'd18
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire _id_2;
  input wire id_1;
  parameter id_6 = 1;
  logic [1 'h0 : (  1  )] id_7;
  ;
  logic id_8;
  ;
  assign id_2 = id_6[id_2];
  module_0 modCall_1 (
      id_8,
      id_1,
      id_7,
      id_4,
      id_7,
      id_5,
      id_8,
      id_7,
      id_7,
      id_1,
      id_1,
      id_8,
      id_7,
      id_8
  );
endmodule
