Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 06:49:50 2020
| Host         : Laptop2n1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SegmentDisplay_timing_summary_routed.rpt -pb SegmentDisplay_timing_summary_routed.pb -rpx SegmentDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : SegmentDisplay
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: counter_anode/clock_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.817        0.000                      0                   33        0.313        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.817        0.000                      0                   33        0.313        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 counter_anode/cycle_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 4.111ns (57.261%)  route 3.068ns (42.739%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_anode/cycle_count_reg[5]/Q
                         net (fo=2, routed)           0.596     6.191    counter_anode/cycle_count_reg[5]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  counter_anode/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009     6.856    counter_anode/clock_div_reg_i_14_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  counter_anode/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.970    counter_anode/clock_div_reg_i_13_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  counter_anode/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.084    counter_anode/clock_div_reg_i_7_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  counter_anode/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.198    counter_anode/clock_div_reg_i_5_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  counter_anode/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    counter_anode/clock_div_reg_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  counter_anode/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.426    counter_anode/clock_div_reg_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.760 f  counter_anode/clock_div_reg_i_10/O[1]
                         net (fo=1, routed)           0.570     8.330    counter_anode/cycle_count2[30]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.303     8.633 f  counter_anode/clock_div_i_12/O
                         net (fo=1, routed)           0.452     9.085    counter_anode/clock_div_i_12_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.209 f  counter_anode/clock_div_i_4/O
                         net (fo=34, routed)          0.956    10.164    counter_anode/clock_div_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  counter_anode/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.766    counter_anode/cycle_count[0]_i_2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.292 r  counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.292    counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.415    counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  counter_anode/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.985    counter_anode/cycle_count_reg[24]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.319 r  counter_anode/cycle_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.319    counter_anode/cycle_count_reg[28]_i_1_n_6
    SLICE_X63Y30         FDRE                                         r  counter_anode/cycle_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_anode/cycle_count_reg[29]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_D)        0.062    15.136    counter_anode/cycle_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 counter_anode/cycle_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 4.090ns (57.136%)  route 3.068ns (42.864%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_anode/cycle_count_reg[5]/Q
                         net (fo=2, routed)           0.596     6.191    counter_anode/cycle_count_reg[5]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  counter_anode/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009     6.856    counter_anode/clock_div_reg_i_14_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  counter_anode/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.970    counter_anode/clock_div_reg_i_13_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  counter_anode/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.084    counter_anode/clock_div_reg_i_7_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  counter_anode/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.198    counter_anode/clock_div_reg_i_5_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  counter_anode/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    counter_anode/clock_div_reg_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  counter_anode/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.426    counter_anode/clock_div_reg_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.760 f  counter_anode/clock_div_reg_i_10/O[1]
                         net (fo=1, routed)           0.570     8.330    counter_anode/cycle_count2[30]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.303     8.633 f  counter_anode/clock_div_i_12/O
                         net (fo=1, routed)           0.452     9.085    counter_anode/clock_div_i_12_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.209 f  counter_anode/clock_div_i_4/O
                         net (fo=34, routed)          0.956    10.164    counter_anode/clock_div_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  counter_anode/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.766    counter_anode/cycle_count[0]_i_2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.292 r  counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.292    counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.415    counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  counter_anode/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.985    counter_anode/cycle_count_reg[24]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.298 r  counter_anode/cycle_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.298    counter_anode/cycle_count_reg[28]_i_1_n_4
    SLICE_X63Y30         FDRE                                         r  counter_anode/cycle_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_anode/cycle_count_reg[31]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_D)        0.062    15.136    counter_anode/cycle_count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.298    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 counter_anode/cycle_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 4.016ns (56.688%)  route 3.068ns (43.312%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_anode/cycle_count_reg[5]/Q
                         net (fo=2, routed)           0.596     6.191    counter_anode/cycle_count_reg[5]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  counter_anode/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009     6.856    counter_anode/clock_div_reg_i_14_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  counter_anode/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.970    counter_anode/clock_div_reg_i_13_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  counter_anode/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.084    counter_anode/clock_div_reg_i_7_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  counter_anode/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.198    counter_anode/clock_div_reg_i_5_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  counter_anode/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    counter_anode/clock_div_reg_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  counter_anode/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.426    counter_anode/clock_div_reg_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.760 f  counter_anode/clock_div_reg_i_10/O[1]
                         net (fo=1, routed)           0.570     8.330    counter_anode/cycle_count2[30]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.303     8.633 f  counter_anode/clock_div_i_12/O
                         net (fo=1, routed)           0.452     9.085    counter_anode/clock_div_i_12_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.209 f  counter_anode/clock_div_i_4/O
                         net (fo=34, routed)          0.956    10.164    counter_anode/clock_div_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  counter_anode/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.766    counter_anode/cycle_count[0]_i_2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.292 r  counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.292    counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.415    counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  counter_anode/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.985    counter_anode/cycle_count_reg[24]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.224 r  counter_anode/cycle_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.224    counter_anode/cycle_count_reg[28]_i_1_n_5
    SLICE_X63Y30         FDRE                                         r  counter_anode/cycle_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_anode/cycle_count_reg[30]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_D)        0.062    15.136    counter_anode/cycle_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 counter_anode/cycle_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 4.000ns (56.590%)  route 3.068ns (43.410%))
  Logic Levels:           18  (CARRY4=15 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_anode/cycle_count_reg[5]/Q
                         net (fo=2, routed)           0.596     6.191    counter_anode/cycle_count_reg[5]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  counter_anode/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009     6.856    counter_anode/clock_div_reg_i_14_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  counter_anode/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.970    counter_anode/clock_div_reg_i_13_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  counter_anode/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.084    counter_anode/clock_div_reg_i_7_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  counter_anode/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.198    counter_anode/clock_div_reg_i_5_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  counter_anode/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    counter_anode/clock_div_reg_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  counter_anode/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.426    counter_anode/clock_div_reg_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.760 f  counter_anode/clock_div_reg_i_10/O[1]
                         net (fo=1, routed)           0.570     8.330    counter_anode/cycle_count2[30]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.303     8.633 f  counter_anode/clock_div_i_12/O
                         net (fo=1, routed)           0.452     9.085    counter_anode/clock_div_i_12_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.209 f  counter_anode/clock_div_i_4/O
                         net (fo=34, routed)          0.956    10.164    counter_anode/clock_div_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  counter_anode/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.766    counter_anode/cycle_count[0]_i_2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.292 r  counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.292    counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.415    counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  counter_anode/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.985    counter_anode/cycle_count_reg[24]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.208 r  counter_anode/cycle_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.208    counter_anode/cycle_count_reg[28]_i_1_n_7
    SLICE_X63Y30         FDRE                                         r  counter_anode/cycle_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_anode/cycle_count_reg[28]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDRE (Setup_fdre_C_D)        0.062    15.136    counter_anode/cycle_count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.208    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 counter_anode/cycle_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 3.997ns (56.572%)  route 3.068ns (43.428%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_anode/cycle_count_reg[5]/Q
                         net (fo=2, routed)           0.596     6.191    counter_anode/cycle_count_reg[5]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  counter_anode/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009     6.856    counter_anode/clock_div_reg_i_14_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  counter_anode/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.970    counter_anode/clock_div_reg_i_13_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  counter_anode/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.084    counter_anode/clock_div_reg_i_7_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  counter_anode/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.198    counter_anode/clock_div_reg_i_5_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  counter_anode/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    counter_anode/clock_div_reg_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  counter_anode/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.426    counter_anode/clock_div_reg_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.760 f  counter_anode/clock_div_reg_i_10/O[1]
                         net (fo=1, routed)           0.570     8.330    counter_anode/cycle_count2[30]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.303     8.633 f  counter_anode/clock_div_i_12/O
                         net (fo=1, routed)           0.452     9.085    counter_anode/clock_div_i_12_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.209 f  counter_anode/clock_div_i_4/O
                         net (fo=34, routed)          0.956    10.164    counter_anode/clock_div_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  counter_anode/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.766    counter_anode/cycle_count[0]_i_2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.292 r  counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.292    counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.415    counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.205 r  counter_anode/cycle_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.205    counter_anode/cycle_count_reg[24]_i_1_n_6
    SLICE_X63Y29         FDRE                                         r  counter_anode/cycle_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  counter_anode/cycle_count_reg[25]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.062    15.136    counter_anode/cycle_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 counter_anode/cycle_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 3.976ns (56.442%)  route 3.068ns (43.558%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_anode/cycle_count_reg[5]/Q
                         net (fo=2, routed)           0.596     6.191    counter_anode/cycle_count_reg[5]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  counter_anode/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009     6.856    counter_anode/clock_div_reg_i_14_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  counter_anode/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.970    counter_anode/clock_div_reg_i_13_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  counter_anode/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.084    counter_anode/clock_div_reg_i_7_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  counter_anode/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.198    counter_anode/clock_div_reg_i_5_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  counter_anode/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    counter_anode/clock_div_reg_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  counter_anode/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.426    counter_anode/clock_div_reg_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.760 f  counter_anode/clock_div_reg_i_10/O[1]
                         net (fo=1, routed)           0.570     8.330    counter_anode/cycle_count2[30]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.303     8.633 f  counter_anode/clock_div_i_12/O
                         net (fo=1, routed)           0.452     9.085    counter_anode/clock_div_i_12_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.209 f  counter_anode/clock_div_i_4/O
                         net (fo=34, routed)          0.956    10.164    counter_anode/clock_div_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  counter_anode/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.766    counter_anode/cycle_count[0]_i_2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.292 r  counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.292    counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.415    counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.184 r  counter_anode/cycle_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.184    counter_anode/cycle_count_reg[24]_i_1_n_4
    SLICE_X63Y29         FDRE                                         r  counter_anode/cycle_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  counter_anode/cycle_count_reg[27]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.062    15.136    counter_anode/cycle_count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 counter_anode/cycle_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 3.902ns (55.980%)  route 3.068ns (44.020%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_anode/cycle_count_reg[5]/Q
                         net (fo=2, routed)           0.596     6.191    counter_anode/cycle_count_reg[5]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  counter_anode/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009     6.856    counter_anode/clock_div_reg_i_14_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  counter_anode/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.970    counter_anode/clock_div_reg_i_13_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  counter_anode/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.084    counter_anode/clock_div_reg_i_7_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  counter_anode/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.198    counter_anode/clock_div_reg_i_5_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  counter_anode/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    counter_anode/clock_div_reg_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  counter_anode/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.426    counter_anode/clock_div_reg_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.760 f  counter_anode/clock_div_reg_i_10/O[1]
                         net (fo=1, routed)           0.570     8.330    counter_anode/cycle_count2[30]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.303     8.633 f  counter_anode/clock_div_i_12/O
                         net (fo=1, routed)           0.452     9.085    counter_anode/clock_div_i_12_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.209 f  counter_anode/clock_div_i_4/O
                         net (fo=34, routed)          0.956    10.164    counter_anode/clock_div_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  counter_anode/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.766    counter_anode/cycle_count[0]_i_2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.292 r  counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.292    counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.415    counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.110 r  counter_anode/cycle_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.110    counter_anode/cycle_count_reg[24]_i_1_n_5
    SLICE_X63Y29         FDRE                                         r  counter_anode/cycle_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  counter_anode/cycle_count_reg[26]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.062    15.136    counter_anode/cycle_count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 counter_anode/cycle_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 3.886ns (55.878%)  route 3.068ns (44.121%))
  Logic Levels:           17  (CARRY4=14 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_anode/cycle_count_reg[5]/Q
                         net (fo=2, routed)           0.596     6.191    counter_anode/cycle_count_reg[5]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  counter_anode/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009     6.856    counter_anode/clock_div_reg_i_14_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  counter_anode/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.970    counter_anode/clock_div_reg_i_13_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  counter_anode/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.084    counter_anode/clock_div_reg_i_7_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  counter_anode/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.198    counter_anode/clock_div_reg_i_5_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  counter_anode/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    counter_anode/clock_div_reg_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  counter_anode/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.426    counter_anode/clock_div_reg_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.760 f  counter_anode/clock_div_reg_i_10/O[1]
                         net (fo=1, routed)           0.570     8.330    counter_anode/cycle_count2[30]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.303     8.633 f  counter_anode/clock_div_i_12/O
                         net (fo=1, routed)           0.452     9.085    counter_anode/clock_div_i_12_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.209 f  counter_anode/clock_div_i_4/O
                         net (fo=34, routed)          0.956    10.164    counter_anode/clock_div_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  counter_anode/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.766    counter_anode/cycle_count[0]_i_2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.292 r  counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.292    counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.415    counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  counter_anode/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    counter_anode/cycle_count_reg[20]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.094 r  counter_anode/cycle_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.094    counter_anode/cycle_count_reg[24]_i_1_n_7
    SLICE_X63Y29         FDRE                                         r  counter_anode/cycle_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  counter_anode/cycle_count_reg[24]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.062    15.136    counter_anode/cycle_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 counter_anode/cycle_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 3.883ns (55.859%)  route 3.068ns (44.141%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_anode/cycle_count_reg[5]/Q
                         net (fo=2, routed)           0.596     6.191    counter_anode/cycle_count_reg[5]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  counter_anode/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009     6.856    counter_anode/clock_div_reg_i_14_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  counter_anode/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.970    counter_anode/clock_div_reg_i_13_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  counter_anode/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.084    counter_anode/clock_div_reg_i_7_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  counter_anode/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.198    counter_anode/clock_div_reg_i_5_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  counter_anode/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    counter_anode/clock_div_reg_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  counter_anode/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.426    counter_anode/clock_div_reg_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.760 f  counter_anode/clock_div_reg_i_10/O[1]
                         net (fo=1, routed)           0.570     8.330    counter_anode/cycle_count2[30]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.303     8.633 f  counter_anode/clock_div_i_12/O
                         net (fo=1, routed)           0.452     9.085    counter_anode/clock_div_i_12_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.209 f  counter_anode/clock_div_i_4/O
                         net (fo=34, routed)          0.956    10.164    counter_anode/clock_div_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  counter_anode/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.766    counter_anode/cycle_count[0]_i_2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.292 r  counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.292    counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.415    counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.091 r  counter_anode/cycle_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.091    counter_anode/cycle_count_reg[20]_i_1_n_6
    SLICE_X63Y28         FDRE                                         r  counter_anode/cycle_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_anode/cycle_count_reg[21]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y28         FDRE (Setup_fdre_C_D)        0.062    15.135    counter_anode/cycle_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 counter_anode/cycle_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 3.862ns (55.726%)  route 3.068ns (44.274%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter_anode/cycle_count_reg[5]/Q
                         net (fo=2, routed)           0.596     6.191    counter_anode/cycle_count_reg[5]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  counter_anode/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.009     6.856    counter_anode/clock_div_reg_i_14_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  counter_anode/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.970    counter_anode/clock_div_reg_i_13_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  counter_anode/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.084    counter_anode/clock_div_reg_i_7_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  counter_anode/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.198    counter_anode/clock_div_reg_i_5_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  counter_anode/clock_div_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    counter_anode/clock_div_reg_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  counter_anode/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.426    counter_anode/clock_div_reg_i_11_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.760 f  counter_anode/clock_div_reg_i_10/O[1]
                         net (fo=1, routed)           0.570     8.330    counter_anode/cycle_count2[30]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.303     8.633 f  counter_anode/clock_div_i_12/O
                         net (fo=1, routed)           0.452     9.085    counter_anode/clock_div_i_12_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.209 f  counter_anode/clock_div_i_4/O
                         net (fo=34, routed)          0.956    10.164    counter_anode/clock_div_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.288 r  counter_anode/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.766    counter_anode/cycle_count[0]_i_2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.292 r  counter_anode/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.292    counter_anode/cycle_count_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.406 r  counter_anode/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.415    counter_anode/cycle_count_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  counter_anode/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    counter_anode/cycle_count_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  counter_anode/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    counter_anode/cycle_count_reg[12]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  counter_anode/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    counter_anode/cycle_count_reg[16]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.070 r  counter_anode/cycle_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.070    counter_anode/cycle_count_reg[20]_i_1_n_4
    SLICE_X63Y28         FDRE                                         r  counter_anode/cycle_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_anode/cycle_count_reg[23]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y28         FDRE (Setup_fdre_C_D)        0.062    15.135    counter_anode/cycle_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  3.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_anode/cycle_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_anode/cycle_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_anode/cycle_count_reg[23]/Q
                         net (fo=2, routed)           0.169     1.778    counter_anode/cycle_count_reg[23]
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  counter_anode/cycle_count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.823    counter_anode/cycle_count[20]_i_2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.886 r  counter_anode/cycle_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    counter_anode/cycle_count_reg[20]_i_1_n_4
    SLICE_X63Y28         FDRE                                         r  counter_anode/cycle_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_anode/cycle_count_reg[23]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_anode/cycle_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_anode/cycle_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  counter_anode/cycle_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter_anode/cycle_count_reg[12]/Q
                         net (fo=2, routed)           0.168     1.775    counter_anode/cycle_count_reg[12]
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  counter_anode/cycle_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.820    counter_anode/cycle_count[12]_i_5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  counter_anode/cycle_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    counter_anode/cycle_count_reg[12]_i_1_n_7
    SLICE_X63Y26         FDRE                                         r  counter_anode/cycle_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  counter_anode/cycle_count_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    counter_anode/cycle_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_anode/cycle_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  counter_anode/cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_anode/cycle_count_reg[16]/Q
                         net (fo=2, routed)           0.168     1.777    counter_anode/cycle_count_reg[16]
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  counter_anode/cycle_count[16]_i_5/O
                         net (fo=1, routed)           0.000     1.822    counter_anode/cycle_count[16]_i_5_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.892 r  counter_anode/cycle_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    counter_anode/cycle_count_reg[16]_i_1_n_7
    SLICE_X63Y27         FDRE                                         r  counter_anode/cycle_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  counter_anode/cycle_count_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_anode/cycle_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_anode/cycle_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_anode/cycle_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_anode/cycle_count_reg[20]/Q
                         net (fo=2, routed)           0.168     1.777    counter_anode/cycle_count_reg[20]
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  counter_anode/cycle_count[20]_i_5/O
                         net (fo=1, routed)           0.000     1.822    counter_anode/cycle_count[20]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.892 r  counter_anode/cycle_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    counter_anode/cycle_count_reg[20]_i_1_n_7
    SLICE_X63Y28         FDRE                                         r  counter_anode/cycle_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_anode/cycle_count_reg[20]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_anode/cycle_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_anode/cycle_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_anode/cycle_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_anode/cycle_count_reg[28]/Q
                         net (fo=2, routed)           0.168     1.779    counter_anode/cycle_count_reg[28]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  counter_anode/cycle_count[28]_i_5/O
                         net (fo=1, routed)           0.000     1.824    counter_anode/cycle_count[28]_i_5_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  counter_anode/cycle_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    counter_anode/cycle_count_reg[28]_i_1_n_7
    SLICE_X63Y30         FDRE                                         r  counter_anode/cycle_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_anode/cycle_count_reg[28]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    counter_anode/cycle_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_anode/cycle_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter_anode/cycle_count_reg[4]/Q
                         net (fo=2, routed)           0.168     1.774    counter_anode/cycle_count_reg[4]
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  counter_anode/cycle_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.819    counter_anode/cycle_count[4]_i_5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.889 r  counter_anode/cycle_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    counter_anode/cycle_count_reg[4]_i_1_n_7
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  counter_anode/cycle_count_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    counter_anode/cycle_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_anode/cycle_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  counter_anode/cycle_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter_anode/cycle_count_reg[8]/Q
                         net (fo=2, routed)           0.168     1.774    counter_anode/cycle_count_reg[8]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  counter_anode/cycle_count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.819    counter_anode/cycle_count[8]_i_5_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.889 r  counter_anode/cycle_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    counter_anode/cycle_count_reg[8]_i_1_n_7
    SLICE_X63Y25         FDRE                                         r  counter_anode/cycle_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  counter_anode/cycle_count_reg[8]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    counter_anode/cycle_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_anode/cycle_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  counter_anode/cycle_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter_anode/cycle_count_reg[24]/Q
                         net (fo=2, routed)           0.168     1.778    counter_anode/cycle_count_reg[24]
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  counter_anode/cycle_count[24]_i_5/O
                         net (fo=1, routed)           0.000     1.823    counter_anode/cycle_count[24]_i_5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.893 r  counter_anode/cycle_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    counter_anode/cycle_count_reg[24]_i_1_n_7
    SLICE_X63Y29         FDRE                                         r  counter_anode/cycle_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  counter_anode/cycle_count_reg[24]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    counter_anode/cycle_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 counter_anode/cycle_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.251ns (55.259%)  route 0.203ns (44.741%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  counter_anode/cycle_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter_anode/cycle_count_reg[13]/Q
                         net (fo=2, routed)           0.203     1.810    counter_anode/cycle_count_reg[13]
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  counter_anode/cycle_count[12]_i_4/O
                         net (fo=1, routed)           0.000     1.855    counter_anode/cycle_count[12]_i_4_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.920 r  counter_anode/cycle_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.920    counter_anode/cycle_count_reg[12]_i_1_n_6
    SLICE_X63Y26         FDRE                                         r  counter_anode/cycle_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  counter_anode/cycle_count_reg[13]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    counter_anode/cycle_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 counter_anode/cycle_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_anode/cycle_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.383%)  route 0.209ns (45.617%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  counter_anode/cycle_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter_anode/cycle_count_reg[11]/Q
                         net (fo=2, routed)           0.209     1.815    counter_anode/cycle_count_reg[11]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.860 r  counter_anode/cycle_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.860    counter_anode/cycle_count[8]_i_2_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.923 r  counter_anode/cycle_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    counter_anode/cycle_count_reg[8]_i_1_n_4
    SLICE_X63Y25         FDRE                                         r  counter_anode/cycle_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    counter_anode/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  counter_anode/cycle_count_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    counter_anode/cycle_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   counter_anode/clock_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   counter_anode/cycle_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   counter_anode/cycle_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   counter_anode/cycle_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   counter_anode/cycle_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   counter_anode/cycle_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   counter_anode/cycle_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   counter_anode/cycle_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   counter_anode/cycle_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   counter_anode/clock_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   counter_anode/cycle_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   counter_anode/cycle_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   counter_anode/cycle_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter_anode/cycle_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter_anode/cycle_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter_anode/cycle_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter_anode/cycle_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   counter_anode/cycle_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   counter_anode/cycle_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   counter_anode/clock_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   counter_anode/cycle_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   counter_anode/cycle_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   counter_anode/cycle_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter_anode/cycle_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter_anode/cycle_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter_anode/cycle_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   counter_anode/cycle_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   counter_anode/cycle_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   counter_anode/cycle_count_reg[17]/C



