

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  9190545|  25836689|  58.011 ms|  0.163 sec|  9190546|  25836690|       no|
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+----------+-----------+-----------+---------+----------+---------+
        |                                         |                               |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
        |                 Instance                |             Module            |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
        +-----------------------------------------+-------------------------------+---------+----------+-----------+-----------+---------+----------+---------+
        |grp_main_Pipeline_VITIS_LOOP_26_1_fu_42  |main_Pipeline_VITIS_LOOP_26_1  |     1033|      1033|   6.520 us|   6.520 us|     1033|      1033|       no|
        |grp_main_Pipeline_VITIS_LOOP_36_3_fu_51  |main_Pipeline_VITIS_LOOP_36_3  |    16386|     16386|  83.905 us|  83.905 us|    16386|     16386|       no|
        |grp_main_Pipeline_VITIS_LOOP_31_2_fu_57  |main_Pipeline_VITIS_LOOP_31_2  |      137|       137|   0.865 us|   0.865 us|      137|       137|       no|
        |grp_levmarq_fu_64                        |levmarq                        |  9174017|  25820161|  57.906 ms|  0.163 sec|  9174017|  25820161|       no|
        +-----------------------------------------+-------------------------------+---------+----------+-----------+-----------+---------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|    3341|   4190|    -|
|Memory           |       38|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    316|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       38|   15|    3351|   4508|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       13|    6|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |grp_levmarq_fu_64                        |levmarq                        |        0|  15|  2859|  3830|    0|
    |grp_main_Pipeline_VITIS_LOOP_26_1_fu_42  |main_Pipeline_VITIS_LOOP_26_1  |        0|   0|   280|   156|    0|
    |grp_main_Pipeline_VITIS_LOOP_31_2_fu_57  |main_Pipeline_VITIS_LOOP_31_2  |        0|   0|   169|   123|    0|
    |grp_main_Pipeline_VITIS_LOOP_36_3_fu_51  |main_Pipeline_VITIS_LOOP_36_3  |        0|   0|    33|    81|    0|
    |uitofp_32ns_32_7_no_dsp_1_U38            |uitofp_32ns_32_7_no_dsp_1      |        0|   0|     0|     0|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                    |                               |        0|  15|  3341|  4190|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dysq_U  |dysq_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1024|   32|     1|        32768|
    |y_U     |dysq_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1024|   32|     1|        32768|
    |g_U     |g_RAM_AUTO_1R1W     |        1|  0|   0|    0|    128|   32|     1|         4096|
    |d_U     |g_RAM_AUTO_1R1W     |        1|  0|   0|    0|    128|   32|     1|         4096|
    |h_U     |h_RAM_AUTO_1R1W     |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                    |       38|  0|   0|    0|  18688|  160|     5|       598016|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  37|          7|    1|          7|
    |d_address0     |  14|          3|    7|         21|
    |d_ce0          |  14|          3|    1|          3|
    |d_d0           |  14|          3|   32|         96|
    |d_we0          |  14|          3|    1|          3|
    |dysq_address0  |  14|          3|   10|         30|
    |dysq_ce0       |  14|          3|    1|          3|
    |dysq_we0       |   9|          2|    1|          2|
    |g_address0     |  14|          3|    7|         21|
    |g_ce0          |  14|          3|    1|          3|
    |g_d0           |  14|          3|   32|         96|
    |g_we0          |  14|          3|    1|          3|
    |grp_fu_86_ce   |  14|          3|    1|          3|
    |grp_fu_86_p0   |  14|          3|   32|         96|
    |h_address0     |  14|          3|   14|         42|
    |h_ce0          |  14|          3|    1|          3|
    |h_ce1          |   9|          2|    1|          2|
    |h_d0           |  14|          3|   32|         96|
    |h_we0          |  14|          3|    1|          3|
    |y_address0     |  14|          3|   10|         30|
    |y_ce0          |  14|          3|    1|          3|
    |y_we0          |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 316|         67|  189|        568|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  6|   0|    6|          0|
    |grp_levmarq_fu_64_ap_start_reg                        |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_26_1_fu_42_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_31_2_fu_57_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_36_3_fu_51_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 10|   0|   10|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv11_i1730_loc = alloca i64 1"   --->   Operation 7 'alloca' 'conv11_i1730_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%dysq = alloca i64 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:16]   --->   Operation 8 'alloca' 'dysq' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%g = alloca i64 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:18]   --->   Operation 9 'alloca' 'g' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%d = alloca i64 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:20]   --->   Operation 10 'alloca' 'd' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%y = alloca i64 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:21]   --->   Operation 11 'alloca' 'y' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%h = alloca i64 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:22]   --->   Operation 12 'alloca' 'h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_26_1, i32 %dysq, i32 %y, i16 %conv11_i1730_loc"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_36_3, i32 %h"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_26_1, i32 %dysq, i32 %y, i16 %conv11_i1730_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_36_3, i32 %h"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.15>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%conv11_i1730_loc_load = load i16 %conv11_i1730_loc"   --->   Operation 17 'load' 'conv11_i1730_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (4.15ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_31_2, i16 %conv11_i1730_loc_load, i32 %g, i32 %d"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_31_2, i16 %conv11_i1730_loc_load, i32 %g, i32 %d"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln40 = call void @levmarq, i32 %dysq, i32 %g, i32 %d, i32 %y, i32 %h" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:40]   --->   Operation 20 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:14]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln40 = call void @levmarq, i32 %dysq, i32 %g, i32 %d, i32 %y, i32 %h" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:40]   --->   Operation 23 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln41 = ret i32 0" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:41]   --->   Operation 24 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv11_i1730_loc      (alloca       ) [ 0111000]
dysq                  (alloca       ) [ 0011111]
g                     (alloca       ) [ 0011111]
d                     (alloca       ) [ 0011111]
y                     (alloca       ) [ 0011111]
h                     (alloca       ) [ 0011111]
call_ln0              (call         ) [ 0000000]
call_ln0              (call         ) [ 0000000]
conv11_i1730_loc_load (load         ) [ 0000100]
call_ln0              (call         ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
spectopmodule_ln14    (spectopmodule) [ 0000000]
call_ln40             (call         ) [ 0000000]
ret_ln41              (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_26_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_36_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_31_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="levmarq"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="conv11_i1730_loc_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv11_i1730_loc/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="dysq_alloca_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dysq/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="g_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="d_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="y_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="h_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_main_Pipeline_VITIS_LOOP_26_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="0" index="3" bw="16" slack="0"/>
<pin id="47" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_main_Pipeline_VITIS_LOOP_36_3_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="0" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_main_Pipeline_VITIS_LOOP_31_2_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="16" slack="0"/>
<pin id="60" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="61" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="62" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_levmarq_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="71" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="conv11_i1730_loc_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="2"/>
<pin id="75" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv11_i1730_loc_load/3 "/>
</bind>
</comp>

<comp id="77" class="1005" name="conv11_i1730_loc_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv11_i1730_loc "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv2/2 conv1/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="0" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="25"><net_src comp="0" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="22" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="50"><net_src comp="34" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="38" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="73" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="80"><net_src comp="18" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="42" pin=3"/></net>

<net id="82"><net_src comp="77" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          | grp_main_Pipeline_VITIS_LOOP_26_1_fu_42 |    0    |  3.176  |   199   |    54   |
|   call   | grp_main_Pipeline_VITIS_LOOP_36_3_fu_51 |    0    |    0    |    30   |    40   |
|          | grp_main_Pipeline_VITIS_LOOP_31_2_fu_57 |    0    |  1.588  |   177   |    45   |
|          |            grp_levmarq_fu_64            |    23   |  36.927 |   3429  |   3723  |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  uitofp  |                grp_fu_86                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    23   |  41.691 |   3835  |   3862  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  d |    1   |    0   |    0   |    0   |
|dysq|    2   |    0   |    0   |    0   |
|  g |    1   |    0   |    0   |    0   |
|  h |   32   |    0   |    0   |    0   |
|  y |    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   38   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|conv11_i1730_loc_reg_77|   16   |
+-----------------------+--------+
|         Total         |   16   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   23   |   41   |  3835  |  3862  |    -   |
|   Memory  |   38   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   16   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   38   |   23   |   41   |  3851  |  3862  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
