/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 3'h0;
    else _00_ <= { in_data[8:7], celloutsig_0_12z };
  assign celloutsig_0_0z = ^ in_data[76:74];
  assign celloutsig_1_18z = ^ { in_data[150:125], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_19z = ^ { in_data[175:173], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_5z = ^ in_data[63:45];
  assign celloutsig_0_6z = ^ in_data[76:68];
  assign celloutsig_0_7z = ^ { in_data[25:24], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_8z = ^ { in_data[32:22], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_9z = ^ { in_data[12:4], celloutsig_0_7z };
  assign celloutsig_0_10z = ^ { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_11z = ^ { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_12z = ^ { in_data[71:65], celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_13z = ^ in_data[61:58];
  assign celloutsig_0_14z = ^ { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_1z = ^ in_data[74:51];
  assign celloutsig_0_15z = ^ { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_16z = ^ { in_data[23:11], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_18z = ^ { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_19z = ^ { in_data[66:64], celloutsig_0_14z };
  assign celloutsig_0_20z = ^ { in_data[94:76], celloutsig_0_18z, _00_, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_8z };
  assign celloutsig_0_21z = ^ { in_data[21:10], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_22z = ^ { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, _00_, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_2z = ^ in_data[59:47];
  assign celloutsig_0_23z = ^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_2z, _00_, celloutsig_0_22z, celloutsig_0_3z };
  assign celloutsig_0_27z = ^ { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_28z = ^ { celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_29z = ^ { celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_1_0z = ^ in_data[115:112];
  assign celloutsig_1_1z = ^ in_data[165:163];
  assign celloutsig_0_3z = ^ in_data[57:53];
  assign celloutsig_1_2z = ^ { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = ^ in_data[138:113];
  assign celloutsig_1_4z = ^ { in_data[121], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_5z = ^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = ^ { in_data[163:157], celloutsig_1_5z };
  assign celloutsig_1_7z = ^ { in_data[164:150], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_9z = ^ in_data[121:117];
  assign celloutsig_1_11z = ^ { in_data[134:117], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_4z = ^ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
