run
#                    0EN=0, clk=0, op code: 1001, LDR(1) or STR(0)? x, LDR_sel=x, src1 = 00000000000000000000000000010001, src2 = 00000000000000000000000000011111, data to RAM = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, data to register = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, addr_sel=x, output RAM address = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
#                   10EN=0, clk=1, op code: 1001, LDR(1) or STR(0)? x, LDR_sel=x, src1 = 00000000000000000000000000010001, src2 = 00000000000000000000000000011111, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=x, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                   20EN=0, clk=0, op code: 1001, LDR(1) or STR(0)? x, LDR_sel=x, src1 = 00000000000000000000000000010001, src2 = 00000000000000000000000000011111, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=x, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                   30EN=0, clk=1, op code: 1001, LDR(1) or STR(0)? x, LDR_sel=x, src1 = 00000000000000000000000000010001, src2 = 00000000000000000000000000011111, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=x, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                   40EN=0, clk=0, op code: 1001, LDR(1) or STR(0)? x, LDR_sel=x, src1 = 00000000000000000000000000010001, src2 = 00000000000000000000000000011111, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=x, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                   50EN=0, clk=1, op code: 1001, LDR(1) or STR(0)? x, LDR_sel=x, src1 = 00000000000000000000000000010001, src2 = 00000000000000000000000000011111, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=x, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                   60EN=0, clk=0, op code: 1001, LDR(1) or STR(0)? x, LDR_sel=x, src1 = 00000000000000000000000000010001, src2 = 00000000000000000000000000011111, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=x, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                   70EN=0, clk=1, op code: 1001, LDR(1) or STR(0)? x, LDR_sel=x, src1 = 00000000000000000000000000010001, src2 = 00000000000000000000000000011111, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=x, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                   80EN=0, clk=0, op code: 1001, LDR(1) or STR(0)? x, LDR_sel=x, src1 = 00000000000000000000000000010001, src2 = 00000000000000000000000000011111, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=x, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                   90EN=1, clk=1, op code: 1010, LDR(1) or STR(0)? 0, LDR_sel=x, src1 = 00000000000000000001000100010001, src2 = 00000000111111110000000011111111, data to RAM = 00000000111111110000000011111111, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=1, output RAM address = 00000000000000000001000100010001
#                  100EN=1, clk=0, op code: 1010, LDR(1) or STR(0)? 0, LDR_sel=x, src1 = 00000000000000000001000100010001, src2 = 00000000111111110000000011111111, data to RAM = 00000000111111110000000011111111, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=1, output RAM address = 00000000000000000001000100010001
#                  110EN=1, clk=1, op code: 0010, LDR(1) or STR(0)? z, LDR_sel=0, src1 = 00000000000000000000011001010100, src2 = 01110111011101100000000000000000, data to RAM = 00000000111111110000000011111111, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=0, output RAM address = 00000000000000000001000100010001
#                  120EN=1, clk=0, op code: 0010, LDR(1) or STR(0)? z, LDR_sel=0, src1 = 00000000000000000000011001010100, src2 = 01110111011101100000000000000000, data to RAM = 00000000111111110000000011111111, data to register = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, addr_sel=0, output RAM address = 00000000000000000001000100010001
#                  130EN=1, clk=1, op code: 1001, LDR(1) or STR(0)? 1, LDR_sel=1, src1 = 00100011001000110001000100010001, src2 = 00010010001101000101011001111000, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = 00100011001000110001000100010001, addr_sel=1, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                  140EN=1, clk=0, op code: 1001, LDR(1) or STR(0)? 1, LDR_sel=1, src1 = 00100011001000110001000100010001, src2 = 00010010001101000101011001111000, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = 00100011001000110001000100010001, addr_sel=1, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                  150EN=1, clk=1, op code: 1001, LDR(1) or STR(0)? 1, LDR_sel=1, src1 = 00100011001000110001000100010001, src2 = 00010010001101000101011001111000, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = 00100011001000110001000100010001, addr_sel=1, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                  160EN=1, clk=0, op code: 1001, LDR(1) or STR(0)? 1, LDR_sel=1, src1 = 00100011001000110001000100010001, src2 = 00010010001101000101011001111000, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = 00100011001000110001000100010001, addr_sel=1, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                  170EN=1, clk=1, op code: 1001, LDR(1) or STR(0)? 1, LDR_sel=1, src1 = 00100011001000110001000100010001, src2 = 00010010001101000101011001111000, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = 00100011001000110001000100010001, addr_sel=1, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                  180EN=1, clk=0, op code: 1001, LDR(1) or STR(0)? 1, LDR_sel=1, src1 = 00100011001000110001000100010001, src2 = 00010010001101000101011001111000, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = 00100011001000110001000100010001, addr_sel=1, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
#                  190EN=1, clk=1, op code: 1001, LDR(1) or STR(0)? 1, LDR_sel=1, src1 = 00100011001000110001000100010001, src2 = 00010010001101000101011001111000, data to RAM = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz, data to register = 00100011001000110001000100010001, addr_sel=1, output RAM address = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
