repos:
  # General hooks
  - repo: https://github.com/pre-commit/pre-commit-hooks
    rev: v5.0.0
    hooks:
      - id: trailing-whitespace
      - id: end-of-file-fixer
      - id: check-yaml
      - id: check-added-large-files
        args: ['--maxkb=500']
      - id: check-merge-conflict
      - id: mixed-line-ending
        args: ['--fix=lf']

  # Verilog/SystemVerilog linting (per-file)
  # Pre-commit passes each file to Verilator individually, so modules that
  # instantiate other modules can't resolve their children. These are excluded
  # here but fully covered by `make lint` in CI (which passes all sources).
  # -Wno-MULTITOP: pre-commit may pass multiple unrelated files in one invocation.
  - repo: local
    hooks:
      - id: verilator-lint
        name: Verilator Lint
        entry: docker compose -f docker/docker-compose.yml run --rm -T fpga-dev verilator --lint-only -Wall -Wno-MULTITOP
        language: system
        files: \.(v|sv|vh|svh)$
        exclude: |
          (?x)^(
            .*_tb\.(v|sv)$|           # Testbenches (timing constructs)
            .*/pll\.v$|               # Instantiates ECP5 EHXPLLL
            .*/tmds_serializer\.v$|   # Instantiates ECP5 ODDRX1F
            .*/hdmi_test\.v$|         # Instantiates pll, tmds_*, video_timing
            .*/hdmi_graph\.v$|        # Instantiates pll, tmds_*, graph_renderer
            .*/i2s_loopback\.v$|      # Instantiates i2s_clkgen, i2s_rx, i2s_tx
            .*/live_fft\.v$|          # Instantiates pll, fft256, i2s_*, tmds_*
            .*/live_real_fft\.v$|    # Instantiates pll, fft_real512, i2s_*, tmds_*
            .*/pdm_to_i2s_loopback\.v$| # Instantiates i2s_clkgen, i2s_tx, pdm_cic
            tests/.*_top\.v$            # Test wrappers (instantiate rtl/ modules)
          )$

  # Python
  - repo: https://github.com/astral-sh/ruff-pre-commit
    rev: v0.3.0
    hooks:
      - id: ruff
        args: ['--fix']
      - id: ruff-format
