
// File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 13:34:20 2024
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// go -I../lib -F -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -Verilog -otrv32p3_cnn_vlog -cgo_options.cfg -Itrv32p3_cnn_vlog/tmp_pdg -updg -updg_controller trv32p3_cnn



// An nML source code reference is printed for each operation when running Go
// with verbose option -v and with option -a ('annotation_level') >= 5
// 'annotation_level' > 15 makes Go print all nML source code references.

opcodes alu
  bin_selector_EX @ alu_bin_sel_EX (4):
     1  "0001" aluR_add_aluA_aluB_alu_EX
     2  "0010" aluR_band_aluA_aluB_alu_EX
     3  "0011" aluR_bor_aluA_aluB_alu_EX
     4  "0100" aluR_bxor_aluA_aluB_alu_EX
     5  "0101" aluR_sll_aluA_aluB_alu_EX
     6  "0110" aluR_slt_aluA_aluB_alu_EX
     7  "0111" aluR_sltu_aluA_aluB_alu_EX
     8  "1000" aluR_sra_aluA_aluB_alu_EX
     9  "1001" aluR_srl_aluA_aluB_alu_EX
    10  "1010" aluR_sub_aluA_aluB_alu_EX

opcodes pca
  ohe_selector_ID @ pca_ohe_sel_ID (1):
     0  pcaR_add_pcaA_pcaB_pca_ID

opcodes cmp
  bin_selector_EX @ cmp_bin_sel_EX (3):
     1  "001" cmpF_eq_cmpA_cmpB_cmp_EX
     2  "010" cmpF_ge_cmpA_cmpB_cmp_EX
     3  "011" cmpF_geu_cmpA_cmpB_cmp_EX
     4  "100" cmpF_lt_cmpA_cmpB_cmp_EX
     5  "101" cmpF_ltu_cmpA_cmpB_cmp_EX
     6  "110" cmpF_ne_cmpA_cmpB_cmp_EX

opcodes div
  en_divR_divs_divA_divB_div_EX @ divR_divs_divA_divB_div_EX (1):
     0  divR_divs_divA_divB_div_EX
  en_divR_divu_divA_divB_div_EX @ divR_divu_divA_divB_div_EX (1):
     0  divR_divu_divA_divB_div_EX
  en_divR_rems_divA_divB_div_EX @ divR_rems_divA_divB_div_EX (1):
     0  divR_rems_divA_divB_div_EX
  en_divR_remu_divA_divB_div_EX @ divR_remu_divA_divB_div_EX (1):
     0  divR_remu_divA_divB_div_EX

opcodes lx
  bin_selector_EX @ lx_bin_sel_EX (3):
     1  "001" lxR_copy0_dmw_rd_lx_EX
     2  "010" lxR_sext_lxB_lx_EX
     3  "011" lxR_sext_lxH_lx_EX
     4  "100" lxR_zext_lxB_lx_EX
     5  "101" lxR_zext_lxH_lx_EX

opcodes agu
  ohe_selector_ID @ agu_ohe_sel_ID (1):
     0  aguR_add_aguA_aguB_agu_ID

opcodes mpy
  ohe_selector_EX @ mpy_ohe_sel_EX (1):
     0  vd_mul_hw_mpyA_mpyB_mpyM_mpyL_mpyH_mpy_EX

opcodes ocd_addr_incr
  default (0):
     0  ocd_addr_w_incr1_ocd_addr_r_ocd_addr_incr___ocd_ld_DMbEX_r_EX_alw
     0  ocd_addr_w_incr1_ocd_addr_r_ocd_addr_incr___ocd_st_DMbEX_r_EX_alw
     0  ocd_addr_w_incr4_ocd_addr_r_ocd_addr_incr___ocd_ld_PMbEX_r_EX_alw
     0  ocd_addr_w_incr4_ocd_addr_r_ocd_addr_incr___ocd_st_PMbEX_r_EX_alw

opcodes cnn
  ohe_selector_EX @ cnn_ohe_sel_EX (1):
     0  cnn_R_mac_xuC_xuA_xuB_cnn_EX

opcodes dm_merge

opcodes dm_wbb

opcodes controller
  ohe_selector_EX @ controller_ohe_sel_EX (1):
     0  vd_br_cnd_of13_cd_EX
  bin_selector_ID @ controller_bin_sel_ID (2):
     1  "01" lnk_id_jal_of21_ID
     2  "10" lnk_id_jalr_trgt_ID

opcodes reg_PC
  default (0):
     0  pcr_rd_PC
  default (0):
     0  PC_wr_pcw_PC_pcw_cntrl_nxtpc_pdg_en

opcodes reg_PC_ID
  default (0):
     0  PC_ID_r_rd_PC_ID_ID
  default (0):
     0  PC_ID_wr_PC_ID_w_PC_ID_PC_ID_w_cntrl_issue_pdg_en

opcodes reg_PC_EX
  default (0):
     0  PC_EX_r_rd_PC_EX_EX
  ohe_selector_ID @ reg_PC_EX_ohe_sel_ID (1):
     0  PC_EX_wr_PC_EX_w_ID

opcodes reg_X
  default (0):
     0  x_r1_rd_X___X_x_r1_rad_EX
     0  x_r2_rd_X___X_x_r2_rad_EX
     0  x_r3_rd_X___X_x_r3_rad_EX
  default (0):
     0  X_wr_x_w1_X_x_w1_div_main_pdg_w_a_X_x_w1_div_main_pdg_en
  bin_selector_EX @ reg_X_bin_sel_EX (2):
     1  "01" X_wr_x_w1___X_x_w1_wad_EX
     2  "10" X_wr_x_w2___X_x_w2_wad_EX

opcodes reg_ocd_addr
  default (0):
     0  ocd_addr_pdcr_rd_ocd_addr
     0  ocd_addr_r_rd_ocd_addr_alw
  default (0):
     0  ocd_addr_wr_ocd_addr_w___ocd_ld_DMbEX_r_EX_alw
     0  ocd_addr_wr_ocd_addr_w___ocd_ld_PMbEX_r_EX_alw
     0  ocd_addr_wr_ocd_addr_w___ocd_st_DMbEX_r_EX_alw
     0  ocd_addr_wr_ocd_addr_w___ocd_st_PMbEX_r_EX_alw
     0  ocd_addr_wr_ocd_addr_pdcw

opcodes reg_ocd_data
  default (0):
     0  ocd_data_pdcr_rd_ocd_data
     0  ocd_data_r_rd_ocd_data_alw
  default (0):
     0  ocd_data_wr_ocd_data_w___ocd_ld_DMbS3_r_S3_alw
     0  ocd_data_wr_ocd_data_pdcw

opcodes reg_ocd_instr
  default (0):
     0  ocd_instr_pdcr_rd_ocd_instr
     0  ocd_instr_r_rd_ocd_instr_alw
  default (0):
     0  ocd_instr_wr_ocd_instr_w___ocd_ld_PMbS3_r_S3_alw
     0  ocd_instr_wr_ocd_instr_pdcw

opcodes mem_PMb
  default (0):
     0  cp_extin_pm_rd_ld_PM_pm_addr___ocd_ld_PMbEX_r_EX_alw
     0  cp_extad_PM_st_pm_wr_pm_addr___ocd_st_PMbEX_r_EX_alw
     0  cp_extad_pm_rd_ld_PM_pm_addr___ocd_ld_PMbEX_r_EX_alw
     0  cp_extout_PM_st_pm_wr_pm_addr___ocd_st_PMbEX_r_EX_alw
     0  cp_extin_pm_rd_rd_PM_pm_addr_pm_ld_pdg_en
     0  mem_enab_PM_st_pm_wr_pm_addr___ocd_st_PMbEX_r_EX_alw
     0  mem_enab_pm_rd_ld_PM_pm_addr___ocd_ld_PMbEX_r_EX_alw
     0  mem_enab_pm_rd_rd_PM_pm_addr_pm_ld_pdg_en
     0  cp_extad_pm_rd_rd_PM_pm_addr_pm_ld_pdg_en

opcodes mem_DMb
  default (0):
     0  cp_extin_dmb_rd_ld_DMb_dm_addr___ocd_ld_DMbEX_r_EX_alw
     0  cp_extout_DMb_st_dmb_wr_dm_addr___ocd_st_DMbEX_r_EX_alw
     0  cp_extad_DMb_st_dmb_wr_dm_addr___ocd_st_DMbEX_r_EX_alw
     0  cp_extad_dmb_rd_ld_DMb_dm_addr___ocd_ld_DMbEX_r_EX_alw
     0  mem_enab_DMb_st_dmb_wr_dm_addr___ocd_st_DMbEX_r_EX_alw
     0  mem_enab_dmb_rd_ld_DMb_dm_addr___ocd_ld_DMbEX_r_EX_alw
  bin_selector_EX @ mem_DMb_bin_sel_EX (3):
     1  "001" cp_extin_dmb_rd_ld_DMb_dm_addr_ID
     2  "010" cp_extout_DMb_st_dmb_wr_dm_addr_ID
     3  "011" cp_extin_dmh_rd_ld_DMh_dm_addr_ID
     4  "100" cp_extout_DMh_st_dmh_wr_dm_addr_ID
     5  "101" cp_extin_dmw_rd_ld_DMw_dm_addr_ID
     6  "110" cp_extout_DMw_st_dmw_wr_dm_addr_ID
  bin_selector_ID @ mem_DMb_bin_sel_ID (3):
     1  "001" mem_enab_DMb_st_dmb_wr_dm_addr_ID
     1  "001" cp_extad_DMb_st_dmb_wr_dm_addr_ID
     2  "010" mem_enab_DMh_st_dmh_wr_dm_addr_ID
     2  "010" cp_extad_DMh_st_dmh_wr_dm_addr_ID
     3  "011" mem_enab_DMw_st_dmw_wr_dm_addr_ID
     3  "011" cp_extad_DMw_st_dmw_wr_dm_addr_ID
     4  "100" mem_enab_dmb_rd_ld_DMb_dm_addr_ID
     4  "100" cp_extad_dmb_rd_ld_DMb_dm_addr_ID
     5  "101" mem_enab_dmh_rd_ld_DMh_dm_addr_ID
     5  "101" cp_extad_dmh_rd_ld_DMh_dm_addr_ID
     6  "110" mem_enab_dmw_rd_ld_DMw_dm_addr_ID
     6  "110" cp_extad_dmw_rd_ld_DMw_dm_addr_ID

opcodes tb_mem_eDM

opcodes mux_pm_addr
  default (0):
     0  pm_addr_copy0_ocd_addr_r___ocd_ld_PMbEX_r_EX_alw
     0  pm_addr_copy0_ocd_addr_r___ocd_st_PMbEX_r_EX_alw
     0  pm_addr_copy_pm_addr1_pm_ld_pdg_en

opcodes mux_pm_wr
  default (0):
     0  pm_wr_copy0_ocd_instr_r___ocd_st_PMbEX_r_EX_alw

opcodes mux_dm_addr
  default (0):
     0  dm_addr_copy0_ocd_addr_r___ocd_ld_DMbEX_r_EX_alw
     0  dm_addr_copy0_ocd_addr_r___ocd_st_DMbEX_r_EX_alw
  ohe_selector_ID @ mux_dm_addr_ohe_sel_ID (1):
     0  dm_addr_copy0_aguR_ID

opcodes mux_dmb_wr
  default (0):
     0  dmb_wr_copy0_ocd_data_r___ocd_st_DMbS3_r_S3_alw
  ohe_selector_EX @ mux_dmb_wr_ohe_sel_EX (1):
     0  dmb_wr_copy0_x_r2_EX

opcodes mux_dmh_wr
  default (0):
     0  dmh_wr_copy0_x_r2_EX

opcodes mux_dmw_wr
  default (0):
     0  dmw_wr_copy0_x_r2_EX

opcodes mux_PC_EX_w
  default (0):
     0  PC_EX_w_copy0_PC_ID_r_ID

opcodes mux_x_w1
  default (0):
     0  x_w1_copy_x_w11_X_x_w1_div_main_pdg_en
  bin_selector_EX @ mux_x_w1_bin_sel_EX (3):
     1  "001" luiU_copy0___CTt20s_rp12_cstP12_EX
     2  "010" mpyR_copy0_mpyH_EX
     3  "011" mpyR_copy0_mpyL_EX
     4  "100" x_w1_copy0_aluR_EX
     5  "101" x_w1_copy0_lxR_EX
     6  "110" x_w1_copy0_pidTGT_EX

opcodes mux_x_w2
  default (0):
     0  x_w2_copy0_cnn_w1_EX

opcodes mux_x_w1_dead
  default (0):
     0  x_w1_dead_copy0_cnn_w1_EX
  ohe_selector_EX @ mux_x_w1_dead_ohe_sel_EX (1):
     0  x_w1_dead_copy0_x_w1_EX

opcodes mux_ocd_data_w
  default (0):
     0  ocd_data_w_copy0_dmb_rd___ocd_ld_DMbS3_r_S3_alw

opcodes mux_ocd_instr_w
  default (0):
     0  ocd_instr_w_copy0_pm_rd___ocd_ld_PMbS3_r_S3_alw

opcodes mux_aluA
  default (0):
     0  aluA_copy0_PC_EX_r_EX
  ohe_selector_EX @ mux_aluA_ohe_sel_EX (1):
     0  aluA_copy0_x_r1_EX

opcodes mux_aluB
  default (0):
     0  aluB_copy0_x_r2_EX
  bin_selector_EX @ mux_aluB_bin_sel_EX (2):
     1  "01" aluB_copy0___CTt12s_cstP20_EX
     2  "10" aluB_copy0___CTt20s_rp12_cstP12_EX
     3  "11" aluB_copy0___CTt5u_cstP20_EX

opcodes mux_pcaA
  default (0):
     0  pcaA_copy0_PC_ID_r_ID
  ohe_selector_ID @ mux_pcaA_ohe_sel_ID (1):
     0  pcaA_copy0_x_r3_ID

opcodes mux_pcaB
  default (0):
     0  pcaB_copy0_of21_ID
  bin_selector_ID @ mux_pcaB_bin_sel_ID (2):
     1  "01" pcaB_copy0___CTt12s_cstP20_ID
     2  "10" pcaB_copy0___CTt13s_s2_cstP31_12P7_11P25_10_5P8_4_1_ID

opcodes mux_cmpA
  default (0):
     0  cmpA_copy0_x_r1_EX

opcodes mux_cmpB
  default (0):
     0  cmpB_copy0_x_r2_EX

opcodes mux_cnd
  default (0):
     0  cnd_copy0_cmpF_EX

opcodes mux_of21
  default (0):
     0  of21_copy0___CTt21s_s2_cstP31_20P12_19_12P20_11P21_10_1_ID

opcodes mux_of13_cd
  default (0):
     0  of13_cd_copy0___CTt13s_s2_cstP31_12P7_11P25_10_5P8_4_1_EX

opcodes mux_trgt
  default (0):
     0  trgt_copy0_pcaR_ID

opcodes mux_jmp_tgt_ID
  default (0):
     0  jmp_tgt_ID_copy0_jmp_tgt_algn2_ID
  ohe_selector_ID @ mux_jmp_tgt_ID_ohe_sel_ID (1):
     0  jmp_tgt_ID_copy0_pcaR_ID

opcodes mux_jmp_tgt_EX
  default (0):
     0  jmp_tgt_EX_copy0_pidTGT_EX

opcodes mux_jmp_tgt_algn2
  default (0):
     0  jmp_tgt_algn2_copy0_trgt_ID

opcodes mux_divA
  default (0):
     0  divA_copy0_x_r1_EX

opcodes mux_divB
  default (0):
     0  divB_copy0_x_r2_EX

opcodes mux_div_wad
  default (0):
     0  div_wad_copy0___CTt5u_cstP7_EX

opcodes mux_lxB
  default (0):
     0  lxB_copy0_dmb_rd_EX

opcodes mux_lxH
  default (0):
     0  lxH_copy0_dmh_rd_EX

opcodes mux_aguA
  default (0):
     0  aguA_copy0_x_r3_ID

opcodes mux_aguB
  bin_selector_ID @ mux_aguB_bin_sel_ID (2):
     1  "01" aguB_copy0___CTt12s_cstP20_ID
     2  "10" aguB_copy0___CTt12s_cstP25_11_5P7_4_0_ID

opcodes mux_mpyA
  default (0):
     0  mpyA_copy0_x_r1_EX

opcodes mux_mpyB
  default (0):
     0  mpyB_copy0_x_r2_EX

opcodes mux_mpyM
  default (0):
     0  mpyM_copy0___CTt2u_cstV0_EX
  bin_selector_EX @ mux_mpyM_bin_sel_EX (2):
     1  "01" mpyM_copy0___CTt2u_cstV2_EX
     2  "10" mpyM_copy0___CTt2u_cstV3_EX

opcodes mux_ocd_swbreak
  ohe_selector_EX @ mux_ocd_swbreak_ohe_sel_EX (1):
     0  ocd_swbreak_copy0___CTt1u_cstV1_EX

opcodes mux_xuC
  default (0):
     0  xuC_copy0_cnn_r3_EX

opcodes mux_xuB
  default (0):
     0  xuB_copy0_cnn_r2_EX

opcodes mux_xuA
  default (0):
     0  xuA_copy0_cnn_r1_EX

opcodes pipe___pidTGT
  default (0):
     0  _pipe_pidTGT_ID

opcodes mux___pidTGT_w
  default (0):
     0  pidTGT_copy0_lnk_id_ID
  ohe_selector_ID @ mux___pidTGT_w_ohe_sel_ID (1):
     0  pidTGT_copy0_pcaR_ID

opcodes mux___X_x_w1_wad
  default (0):
     0  __X_x_w1_wad_cp_X_x_w1_div_main_pdg_w_a_X_x_w1_div_main_pdg_en
  ohe_selector_EX @ mux___X_x_w1_wad_ohe_sel_EX (1):
     0  __X_x_w1_wad_copy0___CTt5u_cstP7_EX

opcodes mux___ocd_ld_DMbID_w
  default (0):
     0  __ocd_ld_DMbID_w_cp_ocd_ld_DMb_ID

opcodes pipe___ocd_ld_DMbEX
  default (0):
     0  _pipe__ocd_ld_DMbID_EX

opcodes mux___ocd_ld_DMbEX_w
  default (0):
     0  __ocd_ld_DMbEX_w_cp___ocd_ld_DMbEX_r_EX

opcodes pipe___ocd_ld_DMbS3
  default (0):
     0  _pipe__ocd_ld_DMbEX_S3

opcodes mux___ocd_st_DMbID_w
  default (0):
     0  __ocd_st_DMbID_w_cp_ocd_st_DMb_ID

opcodes pipe___ocd_st_DMbEX
  default (0):
     0  _pipe__ocd_st_DMbID_EX

opcodes mux___ocd_st_DMbEX_w
  default (0):
     0  __ocd_st_DMbEX_w_cp___ocd_st_DMbEX_r_EX

opcodes pipe___ocd_st_DMbS3
  default (0):
     0  _pipe__ocd_st_DMbEX_S3

opcodes mux___ocd_ld_PMbID_w
  default (0):
     0  __ocd_ld_PMbID_w_cp_ocd_ld_PMb_ID

opcodes pipe___ocd_ld_PMbEX
  default (0):
     0  _pipe__ocd_ld_PMbID_EX

opcodes mux___ocd_ld_PMbEX_w
  default (0):
     0  __ocd_ld_PMbEX_w_cp___ocd_ld_PMbEX_r_EX

opcodes pipe___ocd_ld_PMbS3
  default (0):
     0  _pipe__ocd_ld_PMbEX_S3

opcodes mux___ocd_st_PMbID_w
  default (0):
     0  __ocd_st_PMbID_w_cp_ocd_st_PMb_ID

opcodes pipe___ocd_st_PMbEX
  default (0):
     0  _pipe__ocd_st_PMbID_EX

opcodes hazards
  hazards_decode_ID @ hazards_decode_ID (8):
  hazards_decode_EX @ hazards_decode_EX (1):

opcodes debug_controller

opcodes jtag_scan_register

opcodes jtag_interface

opcodes jtag_tap_controller

opcodes decoder

