{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1469690162211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1469690162218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 02:16:02 2016 " "Processing started: Thu Jul 28 02:16:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1469690162218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690162218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TIMS_sensor -c TIMS_sensor_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off TIMS_sensor -c TIMS_sensor_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690162218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1469690162756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_mux " "Found entity 1: pll_mux" {  } { { "pll_mux.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/pll_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177107 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_CONTROL.v(157) " "Verilog HDL information at UART_CONTROL.v(157): always construct contains both blocking and non-blocking assignments" {  } { { "UART_CONTROL.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/UART_CONTROL.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1469690177110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_CONTROL " "Found entity 1: UART_CONTROL" {  } { { "UART_CONTROL.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/UART_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file prescaler_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler_TX " "Found entity 1: prescaler_TX" {  } { { "prescaler_TX.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/prescaler_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file prescaler_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler_RX " "Found entity 1: prescaler_RX" {  } { { "prescaler_RX.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/prescaler_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tims_sensor_main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tims_sensor_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TIMS_sensor_main " "Found entity 1: TIMS_sensor_main" {  } { { "TIMS_sensor_main.bdf" "" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Counter " "Found entity 1: Simple_Counter" {  } { { "Simple_Counter.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/Simple_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1-SYN " "Found design unit 1: fifo_1-SYN" {  } { { "FIFO_1.vhd" "" { Text "D:/Documents/Quartus/TIMS_Sensor/FIFO_1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177612 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_1 " "Found entity 1: FIFO_1" {  } { { "FIFO_1.vhd" "" { Text "D:/Documents/Quartus/TIMS_Sensor/FIFO_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Encoder " "Found entity 1: Simple_Encoder" {  } { { "Simple_Encoder.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/Simple_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "pll_test.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler_txrx.v 1 1 " "Found 1 design units, including 1 entities, in source file prescaler_txrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler_TXRX " "Found entity 1: prescaler_TXRX" {  } { { "prescaler_TXRX.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/prescaler_TXRX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_driver " "Found entity 1: LCD_driver" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_main.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_main " "Found entity 1: LCD_main" {  } { { "LCD_main.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177625 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RPM_cal.v(70) " "Verilog HDL information at RPM_cal.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1469690177627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file rpm_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPM_cal " "Found entity 1: RPM_cal" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690177627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690177627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TIMS_sensor_main " "Elaborating entity \"TIMS_sensor_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1469690177732 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B " "Pin \"B\" not connected" {  } { { "TIMS_sensor_main.bdf" "" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { -72 -112 64 -56 "B" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1469690177733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst7 " "Elaborating entity \"uart\" for hierarchy \"uart:inst7\"" {  } { { "TIMS_sensor_main.bdf" "inst7" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { 512 496 696 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690177734 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_over_run uart.v(40) " "Verilog HDL or VHDL warning at uart.v(40): object \"tx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1469690177735 "|TIMS_sensor_main|uart:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_frame_err uart.v(47) " "Verilog HDL or VHDL warning at uart.v(47): object \"rx_frame_err\" assigned a value but never read" {  } { { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1469690177735 "|TIMS_sensor_main|uart:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_over_run uart.v(48) " "Verilog HDL or VHDL warning at uart.v(48): object \"rx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1469690177735 "|TIMS_sensor_main|uart:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(86) " "Verilog HDL assignment warning at uart.v(86): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690177735 "|TIMS_sensor_main|uart:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(92) " "Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690177735 "|TIMS_sensor_main|uart:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690177735 "|TIMS_sensor_main|uart:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(136) " "Verilog HDL assignment warning at uart.v(136): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690177735 "|TIMS_sensor_main|uart:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CONTROL UART_CONTROL:inst6 " "Elaborating entity \"UART_CONTROL\" for hierarchy \"UART_CONTROL:inst6\"" {  } { { "TIMS_sensor_main.bdf" "inst6" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { 544 88 320 752 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690177736 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "UART_CONTROL.v(113) " "Verilog HDL Case Statement warning at UART_CONTROL.v(113): can't check case statement for completeness because the case expression has too many possible states" {  } { { "UART_CONTROL.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/UART_CONTROL.v" 113 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1469690177738 "|TIMS_sensor_main|UART_CONTROL:inst6"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "UART_CONTROL.v(113) " "Verilog HDL Case Statement information at UART_CONTROL.v(113): all case item expressions in this case statement are onehot" {  } { { "UART_CONTROL.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/UART_CONTROL.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1469690177738 "|TIMS_sensor_main|UART_CONTROL:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_CONTROL.v(140) " "Verilog HDL assignment warning at UART_CONTROL.v(140): truncated value with size 32 to match size of target (16)" {  } { { "UART_CONTROL.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/UART_CONTROL.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690177738 "|TIMS_sensor_main|UART_CONTROL:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_1 FIFO_1:inst1 " "Elaborating entity \"FIFO_1\" for hierarchy \"FIFO_1:inst1\"" {  } { { "TIMS_sensor_main.bdf" "inst1" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { 80 656 832 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690177746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_1:inst1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\"" {  } { { "FIFO_1.vhd" "dcfifo_component" { Text "D:/Documents/Quartus/TIMS_Sensor/FIFO_1.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_1:inst1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_1:inst1\|dcfifo:dcfifo_component\"" {  } { { "FIFO_1.vhd" "" { Text "D:/Documents/Quartus/TIMS_Sensor/FIFO_1.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_1:inst1\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_1:inst1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32768 " "Parameter \"lpm_numwords\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690178111 ""}  } { { "FIFO_1.vhd" "" { Text "D:/Documents/Quartus/TIMS_Sensor/FIFO_1.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469690178111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_2ek1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_2ek1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_2ek1 " "Found entity 1: dcfifo_2ek1" {  } { { "db/dcfifo_2ek1.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/dcfifo_2ek1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690178166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690178166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_2ek1 FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated " "Elaborating entity \"dcfifo_2ek1\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/programs/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_b77.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_b77.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_b77 " "Found entity 1: a_graycounter_b77" {  } { { "db/a_graycounter_b77.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/a_graycounter_b77.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690178224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690178224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_b77 FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|a_graycounter_b77:rdptr_g1p " "Elaborating entity \"a_graycounter_b77\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|a_graycounter_b77:rdptr_g1p\"" {  } { { "db/dcfifo_2ek1.tdf" "rdptr_g1p" { Text "D:/Documents/Quartus/TIMS_Sensor/db/dcfifo_2ek1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7lc " "Found entity 1: a_graycounter_7lc" {  } { { "db/a_graycounter_7lc.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/a_graycounter_7lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690178279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690178279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7lc FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|a_graycounter_7lc:wrptr_g1p " "Elaborating entity \"a_graycounter_7lc\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|a_graycounter_7lc:wrptr_g1p\"" {  } { { "db/dcfifo_2ek1.tdf" "wrptr_g1p" { Text "D:/Documents/Quartus/TIMS_Sensor/db/dcfifo_2ek1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i271 " "Found entity 1: altsyncram_i271" {  } { { "db/altsyncram_i271.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/altsyncram_i271.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690178349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690178349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i271 FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|altsyncram_i271:fifo_ram " "Elaborating entity \"altsyncram_i271\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|altsyncram_i271:fifo_ram\"" {  } { { "db/dcfifo_2ek1.tdf" "fifo_ram" { Text "D:/Documents/Quartus/TIMS_Sensor/db/dcfifo_2ek1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d87 " "Found entity 1: decode_d87" {  } { { "db/decode_d87.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/decode_d87.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690178401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690178401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d87 FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|altsyncram_i271:fifo_ram\|decode_d87:decode8 " "Elaborating entity \"decode_d87\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|altsyncram_i271:fifo_ram\|decode_d87:decode8\"" {  } { { "db/altsyncram_i271.tdf" "decode8" { Text "D:/Documents/Quartus/TIMS_Sensor/db/altsyncram_i271.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c48.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_c48.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c48 " "Found entity 1: mux_c48" {  } { { "db/mux_c48.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/mux_c48.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690178455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690178455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c48 FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|altsyncram_i271:fifo_ram\|mux_c48:mux9 " "Elaborating entity \"mux_c48\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|altsyncram_i271:fifo_ram\|mux_c48:mux9\"" {  } { { "db/altsyncram_i271.tdf" "mux9" { Text "D:/Documents/Quartus/TIMS_Sensor/db/altsyncram_i271.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j98 " "Found entity 1: alt_synch_pipe_j98" {  } { { "db/alt_synch_pipe_j98.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_synch_pipe_j98.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690178469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690178469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j98 FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|alt_synch_pipe_j98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_j98\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|alt_synch_pipe_j98:rs_dgwp\"" {  } { { "db/dcfifo_2ek1.tdf" "rs_dgwp" { Text "D:/Documents/Quartus/TIMS_Sensor/db/dcfifo_2ek1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690178482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690178482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|alt_synch_pipe_j98:rs_dgwp\|dffpipe_ve9:dffpipe10 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|alt_synch_pipe_j98:rs_dgwp\|dffpipe_ve9:dffpipe10\"" {  } { { "db/alt_synch_pipe_j98.tdf" "dffpipe10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_synch_pipe_j98.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4e8 " "Found entity 1: alt_synch_pipe_4e8" {  } { { "db/alt_synch_pipe_4e8.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_synch_pipe_4e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690178496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690178496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4e8 FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_4e8\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\"" {  } { { "db/dcfifo_2ek1.tdf" "ws_dgrp" { Text "D:/Documents/Quartus/TIMS_Sensor/db/dcfifo_2ek1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690178554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690178554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|cmpr_e66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_e66\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|cmpr_e66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_2ek1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Documents/Quartus/TIMS_Sensor/db/dcfifo_2ek1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690178607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690178607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"FIFO_1:inst1\|dcfifo:dcfifo_component\|dcfifo_2ek1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_2ek1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Documents/Quartus/TIMS_Sensor/db/dcfifo_2ek1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simple_Counter Simple_Counter:inst " "Elaborating entity \"Simple_Counter\" for hierarchy \"Simple_Counter:inst\"" {  } { { "TIMS_sensor_main.bdf" "inst" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { 80 120 360 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Simple_Counter.v(47) " "Verilog HDL assignment warning at Simple_Counter.v(47): truncated value with size 32 to match size of target (16)" {  } { { "Simple_Counter.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/Simple_Counter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178613 "|TIMS_sensor_main|Simple_Counter:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Simple_Counter.v(58) " "Verilog HDL assignment warning at Simple_Counter.v(58): truncated value with size 32 to match size of target (16)" {  } { { "Simple_Counter.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/Simple_Counter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178613 "|TIMS_sensor_main|Simple_Counter:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Simple_Counter.v(81) " "Verilog HDL assignment warning at Simple_Counter.v(81): truncated value with size 32 to match size of target (3)" {  } { { "Simple_Counter.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/Simple_Counter.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178613 "|TIMS_sensor_main|Simple_Counter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler_TXRX prescaler_TXRX:inst5 " "Elaborating entity \"prescaler_TXRX\" for hierarchy \"prescaler_TXRX:inst5\"" {  } { { "TIMS_sensor_main.bdf" "inst5" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { 568 -256 -64 680 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_driver LCD_driver:inst8 " "Elaborating entity \"LCD_driver\" for hierarchy \"LCD_driver:inst8\"" {  } { { "TIMS_sensor_main.bdf" "inst8" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { 1088 432 640 1232 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 LCD_driver.v(143) " "Verilog HDL assignment warning at LCD_driver.v(143): truncated value with size 32 to match size of target (20)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD_driver.v(168) " "Verilog HDL assignment warning at LCD_driver.v(168): truncated value with size 32 to match size of target (4)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_driver.v(191) " "Verilog HDL assignment warning at LCD_driver.v(191): truncated value with size 32 to match size of target (2)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD_driver.v(204) " "Verilog HDL assignment warning at LCD_driver.v(204): truncated value with size 32 to match size of target (4)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_driver.v(229) " "Verilog HDL assignment warning at LCD_driver.v(229): truncated value with size 32 to match size of target (2)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD_driver.v(242) " "Verilog HDL assignment warning at LCD_driver.v(242): truncated value with size 32 to match size of target (4)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_driver.v(267) " "Verilog HDL assignment warning at LCD_driver.v(267): truncated value with size 32 to match size of target (2)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD_driver.v(280) " "Verilog HDL assignment warning at LCD_driver.v(280): truncated value with size 32 to match size of target (4)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_driver.v(305) " "Verilog HDL assignment warning at LCD_driver.v(305): truncated value with size 32 to match size of target (2)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD_driver.v(318) " "Verilog HDL assignment warning at LCD_driver.v(318): truncated value with size 32 to match size of target (4)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_driver.v(343) " "Verilog HDL assignment warning at LCD_driver.v(343): truncated value with size 32 to match size of target (2)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD_driver.v(356) " "Verilog HDL assignment warning at LCD_driver.v(356): truncated value with size 32 to match size of target (4)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_driver.v(381) " "Verilog HDL assignment warning at LCD_driver.v(381): truncated value with size 32 to match size of target (2)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD_driver.v(394) " "Verilog HDL assignment warning at LCD_driver.v(394): truncated value with size 32 to match size of target (4)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_driver.v(419) " "Verilog HDL assignment warning at LCD_driver.v(419): truncated value with size 32 to match size of target (2)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD_driver.v(432) " "Verilog HDL assignment warning at LCD_driver.v(432): truncated value with size 32 to match size of target (4)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_driver.v(457) " "Verilog HDL assignment warning at LCD_driver.v(457): truncated value with size 32 to match size of target (2)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD_driver.v(470) " "Verilog HDL assignment warning at LCD_driver.v(470): truncated value with size 32 to match size of target (4)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_driver.v(495) " "Verilog HDL assignment warning at LCD_driver.v(495): truncated value with size 32 to match size of target (2)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_driver.v(533) " "Verilog HDL assignment warning at LCD_driver.v(533): truncated value with size 32 to match size of target (2)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_driver.v(571) " "Verilog HDL assignment warning at LCD_driver.v(571): truncated value with size 32 to match size of target (2)" {  } { { "LCD_driver.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_driver.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178618 "|TIMS_sensor_main|LCD_driver:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_main LCD_main:inst12 " "Elaborating entity \"LCD_main\" for hierarchy \"LCD_main:inst12\"" {  } { { "TIMS_sensor_main.bdf" "inst12" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { 1104 104 312 1216 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD_main.v(117) " "Verilog HDL assignment warning at LCD_main.v(117): truncated value with size 32 to match size of target (4)" {  } { { "LCD_main.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_main.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178621 "|TIMS_sensor_main|LCD_main:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 LCD_main.v(152) " "Verilog HDL assignment warning at LCD_main.v(152): truncated value with size 32 to match size of target (26)" {  } { { "LCD_main.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/LCD_main.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178621 "|TIMS_sensor_main|LCD_main:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPM_cal RPM_cal:inst13 " "Elaborating entity \"RPM_cal\" for hierarchy \"RPM_cal:inst13\"" {  } { { "TIMS_sensor_main.bdf" "inst13" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { 1136 -160 24 1248 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690178622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RPM_cal.v(48) " "Verilog HDL assignment warning at RPM_cal.v(48): truncated value with size 32 to match size of target (16)" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178623 "|TIMS_sensor_main|RPM_cal:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RPM_cal.v(84) " "Verilog HDL assignment warning at RPM_cal.v(84): truncated value with size 32 to match size of target (8)" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178623 "|TIMS_sensor_main|RPM_cal:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RPM_cal.v(85) " "Verilog HDL assignment warning at RPM_cal.v(85): truncated value with size 32 to match size of target (8)" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178623 "|TIMS_sensor_main|RPM_cal:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RPM_cal.v(86) " "Verilog HDL assignment warning at RPM_cal.v(86): truncated value with size 32 to match size of target (8)" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178623 "|TIMS_sensor_main|RPM_cal:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RPM_cal.v(87) " "Verilog HDL assignment warning at RPM_cal.v(87): truncated value with size 32 to match size of target (8)" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178623 "|TIMS_sensor_main|RPM_cal:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RPM_cal.v(88) " "Verilog HDL assignment warning at RPM_cal.v(88): truncated value with size 32 to match size of target (8)" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1469690178624 "|TIMS_sensor_main|RPM_cal:inst13"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM_cal:inst13\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM_cal:inst13\|Div1\"" {  } { { "RPM_cal.v" "Div1" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690180016 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM_cal:inst13\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM_cal:inst13\|Mod1\"" {  } { { "RPM_cal.v" "Mod1" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690180016 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM_cal:inst13\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM_cal:inst13\|Div2\"" {  } { { "RPM_cal.v" "Div2" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690180016 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM_cal:inst13\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM_cal:inst13\|Mod2\"" {  } { { "RPM_cal.v" "Mod2" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690180016 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM_cal:inst13\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM_cal:inst13\|Div3\"" {  } { { "RPM_cal.v" "Div3" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690180016 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM_cal:inst13\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM_cal:inst13\|Mod3\"" {  } { { "RPM_cal.v" "Mod3" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690180016 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM_cal:inst13\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM_cal:inst13\|Mod0\"" {  } { { "RPM_cal.v" "Mod0" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690180016 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM_cal:inst13\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM_cal:inst13\|Div0\"" {  } { { "RPM_cal.v" "Div0" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690180016 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1469690180016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RPM_cal:inst13\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"RPM_cal:inst13\|lpm_divide:Div1\"" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690180068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RPM_cal:inst13\|lpm_divide:Div1 " "Instantiated megafunction \"RPM_cal:inst13\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180068 ""}  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469690180068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RPM_cal:inst13\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"RPM_cal:inst13\|lpm_divide:Mod1\"" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690180330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RPM_cal:inst13\|lpm_divide:Mod1 " "Instantiated megafunction \"RPM_cal:inst13\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180331 ""}  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469690180331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RPM_cal:inst13\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"RPM_cal:inst13\|lpm_divide:Div2\"" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690180397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RPM_cal:inst13\|lpm_divide:Div2 " "Instantiated megafunction \"RPM_cal:inst13\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180397 ""}  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469690180397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RPM_cal:inst13\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"RPM_cal:inst13\|lpm_divide:Div3\"" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690180543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RPM_cal:inst13\|lpm_divide:Div3 " "Instantiated megafunction \"RPM_cal:inst13\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180543 ""}  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469690180543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/lpm_divide_dkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RPM_cal:inst13\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RPM_cal:inst13\|lpm_divide:Mod0\"" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690180690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RPM_cal:inst13\|lpm_divide:Mod0 " "Instantiated megafunction \"RPM_cal:inst13\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180690 ""}  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469690180690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RPM_cal:inst13\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"RPM_cal:inst13\|lpm_divide:Div0\"" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690180701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RPM_cal:inst13\|lpm_divide:Div0 " "Instantiated megafunction \"RPM_cal:inst13\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1469690180701 ""}  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1469690180701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1469690180801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690180801 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 28 -1 0 } } { "db/dcfifo_2ek1.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/dcfifo_2ek1.tdf" 56 2 0 } } { "db/dcfifo_2ek1.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/dcfifo_2ek1.tdf" 60 2 0 } } { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 29 -1 0 } } { "db/a_graycounter_7lc.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/a_graycounter_7lc.tdf" 33 2 0 } } { "db/a_graycounter_b77.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/a_graycounter_b77.tdf" 33 2 0 } } { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 35 -1 0 } } { "db/a_graycounter_7lc.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/a_graycounter_7lc.tdf" 52 2 0 } } { "db/a_graycounter_b77.tdf" "" { Text "D:/Documents/Quartus/TIMS_Sensor/db/a_graycounter_b77.tdf" 52 2 0 } } { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 51 -1 0 } } { "UART_CONTROL.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/UART_CONTROL.v" 50 -1 0 } } { "uart.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/uart.v" 50 -1 0 } } { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1469690181988 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1469690181988 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "TIMS_sensor_main.bdf" "" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { 1128 696 872 1144 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469690182937 "|TIMS_sensor_main|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DB\[7\] GND " "Pin \"LCD_DB\[7\]\" is stuck at GND" {  } { { "TIMS_sensor_main.bdf" "" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { 1160 696 891 1176 "LCD_DB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1469690182937 "|TIMS_sensor_main|LCD_DB[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1469690182937 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1469690183106 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "RPM_cal:inst13\|rst_cnt High " "Register RPM_cal:inst13\|rst_cnt will power up to High" {  } { { "RPM_cal.v" "" { Text "D:/Documents/Quartus/TIMS_Sensor/RPM_cal.v" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1469690183271 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1469690183271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1469690184649 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_22_result_int\[1\]~14 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_22_result_int\[1\]~14\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_22_result_int\[1\]~14" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_a7f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Div3\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_25_result_int\[2\]~18 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Div3\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_25_result_int\[2\]~18\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_25_result_int\[2\]~18" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_u9f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Div3\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_25_result_int\[1\]~20 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Div3\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_25_result_int\[1\]~20\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_25_result_int\[1\]~20" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_u9f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_2_result_int\[0\]~6" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_eaf.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_eaf.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_eaf.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_eaf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""} { "Info" "ISCL_SCL_CELL_NAME" "RPM_cal:inst13\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"RPM_cal:inst13\|lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/Quartus/TIMS_Sensor/db/alt_u_div_eaf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690184676 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1469690184676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Quartus/TIMS_Sensor/output_files/TIMS_sensor_main.map.smsg " "Generated suppressed messages file D:/Documents/Quartus/TIMS_Sensor/output_files/TIMS_sensor_main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690184814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1469690185096 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1469690185096 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TIMS_sensor_main.bdf" "" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { -24 -112 64 -8 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690185284 "|TIMS_sensor_main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B " "No output dependent on input pin \"B\"" {  } { { "TIMS_sensor_main.bdf" "" { Schematic "D:/Documents/Quartus/TIMS_Sensor/TIMS_sensor_main.bdf" { { -72 -112 64 -56 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1469690185284 "|TIMS_sensor_main|B"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1469690185284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2172 " "Implemented 2172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1469690185285 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1469690185285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2078 " "Implemented 2078 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1469690185285 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1469690185285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1469690185285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "905 " "Peak virtual memory: 905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1469690185368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 02:16:25 2016 " "Processing ended: Thu Jul 28 02:16:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1469690185368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1469690185368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1469690185368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1469690185368 ""}
