-- Test BenchVHDL for IBM SMS ALD group IntegrationTest1
-- Title: IntegrationTest1
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/7/2020 2:26:30 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity IntegrationTest1_tb is
end IntegrationTest1_tb;

architecture behavioral of IntegrationTest1_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component IntegrationTest1
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PP_SPECIAL_OR_12V_POWER_FOR_OSC: in STD_LOGIC;
		PS_1401_STOP_AND_WAIT: in STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE: in STD_LOGIC;
		PS_B_CH_WM_BIT_1: in STD_LOGIC;
		MS_F_CH_IN_PROCESS: in STD_LOGIC;
		MS_E_CH_IN_PROCESS: in STD_LOGIC;
		MS_MASTER_ERROR: in STD_LOGIC;
		MS_PROGRAM_RESET_3: in STD_LOGIC;
		PS_E_CH_UNOVLP_IN_PROCESS: in STD_LOGIC;
		PS_F_CH_UNOVLP_IN_PROCESS: in STD_LOGIC;
		PS_E_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		PS_F_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		MS_PROGRAM_RESET_5: in STD_LOGIC;
		MS_PROGRAM_RESET_1: in STD_LOGIC;
		PS_1401_MODE_1: in STD_LOGIC;
		MS_CONTROL_REG_DISABLE: in STD_LOGIC;
		MS_CONS_RESET_START_CONDITION: in STD_LOGIC;
		MS_1401_I_O_SET_BRANCH_CNDS: in STD_LOGIC;
		MS_DISPLAY_ROUTINE: in STD_LOGIC;
		MS_ALTER_ROUTINE: in STD_LOGIC;
		PS_CONSOLE_STROBE: in STD_LOGIC;
		MS_ANY_CHECK_TEST: in STD_LOGIC;
		PS_NOT_INTR_START: in STD_LOGIC;
		PS_STORAGE_SCAN_ROUTINE: in STD_LOGIC;
		PS_CONS_PRINTER_STROBE: in STD_LOGIC;
		PS_I_O_LAST_EX_CYCLE: in STD_LOGIC;
		PS_COMPARE_OP_CODE: in STD_LOGIC;
		MS_STOP_AT_F_TLU: in STD_LOGIC;
		MS_B_CYCLE_DOT_NO_SCAN: in STD_LOGIC;
		PS_1401_STORE_A_AR_OP_CODE: in STD_LOGIC;
		MS_MPLY_OP_CODE: in STD_LOGIC;
		MS_FILE_OP: in STD_LOGIC;
		PS_STOP_AT_F_STAR_ARITH: in STD_LOGIC;
		MS_STORE_ADDR_REGS_OP_CODE: in STD_LOGIC;
		MS_1401_COND_TEST_DOT_I9: in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE: in STD_LOGIC;
		PS_STOP_AT_F_ON_B_CY_OPS: in STD_LOGIC;
		MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT: in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE: in STD_LOGIC;
		MS_MPLY_DOT_3_DOT_D: in STD_LOGIC;
		PS_STOP_AT_F_ON_B_CY_OP_CODES: in STD_LOGIC;
		MS_STOP_AT_F_DOT_LOGIC_GATE_D: in STD_LOGIC;
		MS_STOP_AT_H_DOT_LOGIC_GATE_F: in STD_LOGIC;
		MS_STOP_AT_G_DOT_LOGIC_GATE_E: in STD_LOGIC;
		MS_STOP_AT_J_DOT_LOGIC_GATE_G: in STD_LOGIC;
		MS_STOP_AT_K_DOT_LOGIC_GATE_H: in STD_LOGIC;
		MS_COMPUTER_RESET_1: in STD_LOGIC;
		MS_OUTPUT_CYCLE: in STD_LOGIC;
		PS_STOP_AT_H_ON_B_CYCLE_OPS: in STD_LOGIC;
		MS_FILE_OP_DOT_D_CYCLE: in STD_LOGIC;
		PS_1ST_SCAN: in STD_LOGIC;
		MS_INPUT_CYCLE: in STD_LOGIC;
		PS_STOP_AT_J_ON_B_CY_OP_CODES: in STD_LOGIC;
		MS_STOP_AT_J_TLU: in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE: in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES: in STD_LOGIC;
		PS_A_RING_4_TIME: in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE: in STD_LOGIC;
		MV_36_VOLTS: in STD_LOGIC;
		GROUND: in STD_LOGIC;
		PS_A_CH_NOT_RECORD_MARK: in STD_LOGIC;
		PS_A_CH_NOT_GROUP_MARK_DOT_WM: in STD_LOGIC;
		PS_A_CY_FIRST_OP_CODES: in STD_LOGIC;
		PS_DATA_MOVE_OP_CODE: in STD_LOGIC;
		PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR: in STD_LOGIC;
		PS_EDIT_USE_A_CH_NU: in STD_LOGIC;
		PS_MOVE_ZERO_SUP_OP_CODE: in STD_LOGIC;
		MS_TLU_SET_A_CYCLE_CTRL_B: in STD_LOGIC;
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A: in STD_LOGIC;
		PS_BODY_LATCH: in STD_LOGIC;
		PS_A_RING_2_OR_3_TIME: in STD_LOGIC;
		PS_MPLY_OR_DIV_OP_CODES: in STD_LOGIC;
		PS_B_CH_WM_BIT_2: in STD_LOGIC;
		PS_TABLE_SEARCH_OP_CODE: in STD_LOGIC;
		PS_A_RING_6_TIME: in STD_LOGIC;
		MS_1401_MODE_1: in STD_LOGIC;
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME: in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1: in STD_LOGIC;
		PS_UNITS_LATCH: in STD_LOGIC;
		PS_SET_D_CYCLE_CTRL_STAR_ARITH: in STD_LOGIC;
		MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE: in STD_LOGIC;
		PS_ARITH_TYPE_OP_CODES: in STD_LOGIC;
		MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y: in STD_LOGIC;
		PS_ALTER_ROUTINE: in STD_LOGIC;
		PS_2ND_SCAN: in STD_LOGIC;
		PS_INSTRUCTION_CHECK_GATE_STAR_1311: in STD_LOGIC;
		PS_B_CY_FIRST_OP_CODES: in STD_LOGIC;
		MS_START_INTERRUPT: in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR: in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS: in STD_LOGIC;
		PS_WORD_MARK_OP_CODES: in STD_LOGIC;
		PS_EDIT_OP_CODE: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_E: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_F: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_B: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_C: in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_D: in STD_LOGIC;
		MS_TLU_SET_B_CYCLE_CTRL: in STD_LOGIC;
		MS_EDIT_SKID_CYCLE: in STD_LOGIC;
		MS_SET_X_CYCLE_CTRL_A: in STD_LOGIC;
		PS_1401_CARD_PRINT_IN_PROC: in STD_LOGIC;
		MS_F_CH_UNOVLP_IN_PROCESS: in STD_LOGIC;
		MS_E_CH_UNOVLP_IN_PROCESS: in STD_LOGIC;
		PS_A_CH_RECORD_MARK: in STD_LOGIC;
		PS_A_CH_GROUP_MARK_DOT_WM: in STD_LOGIC;
		MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD: in STD_LOGIC;
		MS_SET_DOLLAR_SIGN_STAR_EDIT: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_I_O: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_ARITH: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_TLU: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_BR_CND: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_EDIT: in STD_LOGIC;
		PS_M_OR_L_OP_CODES: in STD_LOGIC;
		PS_E_CH_FORMS_CTRL_OP_CODE: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		PS_I_O_PERCENT_OR_LOZENGE: in STD_LOGIC;
		PS_FORMS_OR_1403_PRT_BUFF_BUSY: in STD_LOGIC;
		MS_FORMS_STACKER_GO: in STD_LOGIC;
		MS_F_CH_TAPE_CALL: in STD_LOGIC;
		MS_1401_CARD_PRINT_IN_PROC: in STD_LOGIC;
		MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR: in STD_LOGIC;
		PS_E_CH_IN_PROCESS: in STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_1: in STD_LOGIC;
		MS_E_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		MS_F_CH_OVLP_IN_PROCESS: in STD_LOGIC;
		MS_E_CH_TAPE_CALL: in STD_LOGIC;
		PS_E_CH_BUSY_BUS: in STD_LOGIC;
		MS_UNIT_CONTROL_INST_RO_DELAY: in STD_LOGIC;
		PS_FILE_OP: in STD_LOGIC;
		MS_E_CH_DIGIT_ADVANCE: in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA: in STD_LOGIC;
		PS_PERCENT_TYPE_OP_CODES: in STD_LOGIC;
		MS_1401_UNIT_CTRL_DELAY: in STD_LOGIC;
		MS_E2_REG_FULL: in STD_LOGIC;
		MS_1401_M_OR_L_TAPE_DELAY: in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE_STAR_1412_19: in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE_JRJ: in STD_LOGIC;
		MS_E_CH_INT_END_OF_XFER_DELAYED: in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE: in STD_LOGIC;
		PS_E1_REG_FULL: in STD_LOGIC;
		PS_E_CH_INPUT_MODE: in STD_LOGIC;
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH: in STD_LOGIC;
		PS_E_CH_2ND_ADDR_TRF: in STD_LOGIC;
		PS_Q_OR_V_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_COMP_DSBLE_E_CH: in STD_LOGIC;
		MS_E_CH_INT_END_OF_TRANSFER: in STD_LOGIC;
		MS_E1_REG_FULL: in STD_LOGIC;
		PS_E2_REG_FULL: in STD_LOGIC;
		MS_E1_REG_WORD_SEPARATOR: in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRANSFER: in STD_LOGIC;
		PS_F_CH_OUTPUT_MODE: in STD_LOGIC;
		MS_F2_REG_FULL: in STD_LOGIC;
		PS_F_CH_IN_PROCESS: in STD_LOGIC;
		MS_F_CH_INT_END_OF_TRANSFER: in STD_LOGIC;
		MS_F1_REG_WORD_SEPARATOR: in STD_LOGIC;
		PS_F_CH_INPUT_MODE: in STD_LOGIC;
		PS_F1_REG_FULL: in STD_LOGIC;
		PS_F_CH_EXT_END_OF_TRANSFER: in STD_LOGIC;
		MS_F1_REG_FULL: in STD_LOGIC;
		PS_F2_REG_FULL: in STD_LOGIC;
		MS_PROGRAM_RESET_2: in STD_LOGIC;
		MS_F_CH_FILE_OP: in STD_LOGIC;
		PS_FILE_OP_DLY_EXTENSION: in STD_LOGIC;
		MS_SET_I_RING_INTERRUPT: in STD_LOGIC;
		PS_INDEX_REQUIRED: in STD_LOGIC;
		PS_INDEX_NOT_REQUIRED: in STD_LOGIC;
		PS_ADDR_TYPE_OP_CODES: in STD_LOGIC;
		PS_TWO_ADDRESS_OP_CODES: in STD_LOGIC;
		MS_UNITS_CTRL_LATCH: in STD_LOGIC;
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL: in STD_LOGIC;
		PS_ARS_NO_OP: in STD_LOGIC;
		PS_OP_MOD_TIME: in STD_LOGIC;
		PS_NO_D_CY_AT_I_RING_6_OPS: in STD_LOGIC;
		PS_2_CHAR_ONLY_OP_CODES: in STD_LOGIC;
		PS_NO_C_OR_D_CYCLE_OP_CODES: in STD_LOGIC;
		PS_1_ADDR_PLUS_MOD_OP_CODES: in STD_LOGIC;
		PS_2_ADDR_NO_MOD_OP_CODES: in STD_LOGIC;
		PS_2_ADDR_PLUS_MOD_OP_CODES: in STD_LOGIC;
		MS_NOT_PERCENT_TYPE_OP_CODES: in STD_LOGIC;
		MS_TWO_ADDRESS_OP_CODES: in STD_LOGIC;
		MS_UNIT_CTRL_OP_CODE: in STD_LOGIC;
		PS_CLEAR_OP_CODE: in STD_LOGIC;
		PS_1401_POUND_SIGN_OP_CODE: in STD_LOGIC;
		MS_1401_NO_OP_DOT_LIROC: in STD_LOGIC;
		PS_SET_WORD_MARK_OP_CODE: in STD_LOGIC;
		MS_STORAGE_SCAN_ROUTINE: in STD_LOGIC;
		PS_C_CYCLE_OP_CODES: in STD_LOGIC;
		PS_ADD_TYPE_OP_CODES: in STD_LOGIC;
		PS_START_AUTO_STARTMODE_STAR_AUTS_STAR: in STD_LOGIC;
		MS_ERROR_RESTART: in STD_LOGIC;
		PS_RESET_STOP_KEY_LATCH_STAR_AUTS_STAR: in STD_LOGIC;
		MS_STORAGE_SCAN_MODE: in STD_LOGIC;
		PS_CONS_CLOCK_1_POS: in STD_LOGIC;
		MV_CONS_MODE_SW_I_E_CYCLE_MODE: in STD_LOGIC;
		MV_CONS_MODE_SW_RUN_MODE: in STD_LOGIC;
		PS_CONS_STOP_PRINT_COMPLETE: in STD_LOGIC;
		MS_CONSOLE_CYCLE_START: in STD_LOGIC;
		MS_ONLY_PROGRAM_RESET: in STD_LOGIC;
		MS_COMP_OR_POWER_ON_RESET: in STD_LOGIC;
		MS_DISPLAY_END_OF_MEMORY: in STD_LOGIC;
		PS_CONS_CLOCK_3_POS_1: in STD_LOGIC;
		MV_CONSOLE_MODE_SW_STOP_POS: in STD_LOGIC;
		MS_COMP_RST_CLOCK_START: in STD_LOGIC;
		PS_ADDR_SET_KEYBOARD_LOCK: in STD_LOGIC;
		MS_CONSOLE_STROBE: in STD_LOGIC;
		PS_EARLY_COMPUTER_RESET: in STD_LOGIC;
		MV_CONS_CYCLE_CTRL_LOGIC_STEP: in STD_LOGIC;
		PS_DISPLAY_ROUTINE_1: in STD_LOGIC;
		MV_CONS_MODE_SW_DISPLAY_MODE: in STD_LOGIC;
		MV_CONS_MODE_SW_ALTER_MODE: in STD_LOGIC;
		MS_STOP_DOT_BRANCH_OP_CODE: in STD_LOGIC;
		PS_NO_SCAN: in STD_LOGIC;
		MV_CONS_CYCLE_CTRL_STOR_SCAN: in STD_LOGIC;
		M36_VOLTS: in STD_LOGIC;
		PS_ADDRESS_STOP: in STD_LOGIC;
		PS_A_CH_NOT_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_OP_MOD_REG_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_OP_MOD_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		SWITCH_ROT_STOR_SCAN: in STD_LOGIC_VECTOR(5 downTo 0);
		SWITCH_MOM_CONS_START: in STD_LOGIC;
		SWITCH_MOM_CE_START: in STD_LOGIC;
		SWITCH_MOM_CONS_STOP: in STD_LOGIC;
		SWITCH_MOM_CE_STOP_SW: in STD_LOGIC;
		SWITCH_TOG_I_O_CHK_ST: in STD_LOGIC;
		SWITCH_TOG_ADDR_STOP: in STD_LOGIC;
		PS_OSCILLATOR: out STD_LOGIC;
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS: out STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1: out STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2: out STD_LOGIC;
		PS_STOPPED_DOT_NOT_IN_PROCESS: out STD_LOGIC;
		PS_CLOCK_STOPPED_STAR_AUTS_STAR: out STD_LOGIC;
		PS_CLOCK_STOPPED: out STD_LOGIC;
		MS_CLOCK_STOPPED: out STD_LOGIC;
		PS_EARLY_LAST_GATE_I_O: out STD_LOGIC;
		MS_ANY_LAST_GATE: out STD_LOGIC;
		PS_ANY_LAST_GATE: out STD_LOGIC;
		PS_LOGIC_GATE_Z: out STD_LOGIC;
		PS_INDEX_GATE: out STD_LOGIC;
		PS_INSN_RO_GATE: out STD_LOGIC;
		PS_LOGIC_GATE_A_1: out STD_LOGIC;
		MS_LOGIC_GATE_A_1: out STD_LOGIC;
		PS_LOGIC_GATE_B_1: out STD_LOGIC;
		MS_LOGIC_GATE_B_1: out STD_LOGIC;
		MS_LOGIC_GATE_C_1: out STD_LOGIC;
		PS_LOGIC_GATE_C_1: out STD_LOGIC;
		MS_LOGIC_GATE_D_1: out STD_LOGIC;
		PS_LOGIC_GATE_C_OR_D: out STD_LOGIC;
		PS_LOGIC_GATE_D_1: out STD_LOGIC;
		PS_LOGIC_GATE_E_1: out STD_LOGIC;
		PS_LOGIC_GATE_E_2: out STD_LOGIC;
		MS_LOGIC_GATE_E_1: out STD_LOGIC;
		MY_LOGIC_GATE_E: out STD_LOGIC;
		PS_LOGIC_GATE_F_1: out STD_LOGIC;
		MY_LOGIC_GATE_F_1: out STD_LOGIC;
		MS_LOGIC_GATE_F_1: out STD_LOGIC;
		MS_LOGIC_GATE_G: out STD_LOGIC;
		PS_LOGIC_GATE_G: out STD_LOGIC;
		PS_LOGIC_GATE_H: out STD_LOGIC;
		PS_LOGIC_GATE_J: out STD_LOGIC;
		MS_LOGIC_GATE_K: out STD_LOGIC;
		PS_LOGIC_GATE_K: out STD_LOGIC;
		MS_LOGIC_GATE_R: out STD_LOGIC;
		PS_LOGIC_GATE_R: out STD_LOGIC;
		MS_LOGIC_GATE_S: out STD_LOGIC;
		MS_LOGIC_GATE_T: out STD_LOGIC;
		MS_LOGIC_GATE_U: out STD_LOGIC;
		PS_LOGIC_GATE_U: out STD_LOGIC;
		MS_LOGIC_GATE_V: out STD_LOGIC;
		MS_LOGIC_GATE_W: out STD_LOGIC;
		PS_LOGIC_GATE_W: out STD_LOGIC;
		MY_READ_CALL: out STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R: out STD_LOGIC;
		PS_LOGIC_GATE_B_OR_C: out STD_LOGIC;
		PS_LOGIC_GATE_D_OR_E_OR_F: out STD_LOGIC;
		PS_LOGIC_GATE_S_OR_T: out STD_LOGIC;
		PS_LOGIC_GATE_U_OR_V_OR_W: out STD_LOGIC;
		PS_LOGIC_GATE_E_OR_V: out STD_LOGIC;
		MS_LOGIC_GATE_B_OR_S: out STD_LOGIC;
		MS_LOGIC_GATE_C_OR_T: out STD_LOGIC;
		PS_LOGIC_GATE_C_OR_T: out STD_LOGIC;
		MY_LOGIC_GATE_D_OR_U: out STD_LOGIC;
		PS_LOGIC_GATE_F_OR_W: out STD_LOGIC;
		MY_LOGIC_GATE_B_OR_S: out STD_LOGIC;
		MY_LOGIC_GATE_C_OR_T: out STD_LOGIC;
		MY_LOGIC_GATE_E_OR_V: out STD_LOGIC;
		MY_LOGIC_GATE_F_OR_W: out STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3: out STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3_JRJ: out STD_LOGIC;
		PS_I_RING_12_TIME_STAR_1311_STAR: out STD_LOGIC;
		PS_I_RING_3_OR_8_TIME: out STD_LOGIC;
		PS_I_RING_4_OR_9_TIME: out STD_LOGIC;
		PS_I_RING_5_OR_10_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_6_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8: out STD_LOGIC;
		PS_I_RING_7_OR_1401_6_OR_8: out STD_LOGIC;
		PS_I_RING_6_OR_1401_AND_8_TIME: out STD_LOGIC;
		PS_I_RING_2_OR_7_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME: out STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME: out STD_LOGIC;
		PS_1ST_ADDRESS: out STD_LOGIC;
		PS_2ND_ADDRESS: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_F: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B_OR_S: out STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A: out STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A_1: out STD_LOGIC;
		PS_B_TO_LAST_LOGIC_GATE: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_S: out STD_LOGIC;
		PS_A_CYCLE: out STD_LOGIC;
		MS_A_CYCLE: out STD_LOGIC;
		PS_A_OR_B_CYCLE: out STD_LOGIC;
		PS_B_CYCLE: out STD_LOGIC;
		PS_B_CYCLE_1: out STD_LOGIC;
		PS_B_OR_E_OR_F_CYCLE_CTRL: out STD_LOGIC;
		PS_I_CYCLE: out STD_LOGIC;
		MS_I_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		PS_I_CYCLE_1: out STD_LOGIC;
		PS_I_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		MS_I_CYCLE: out STD_LOGIC;
		PS_X_CYCLE: out STD_LOGIC;
		MS_X_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		MS_X_CYCLE: out STD_LOGIC;
		MS_C_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		PS_C_CYCLE: out STD_LOGIC;
		PS_C_CYCLE_1: out STD_LOGIC;
		PS_A_OR_C_CYCLE: out STD_LOGIC;
		MS_D_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		PS_D_CYCLE: out STD_LOGIC;
		PS_C_OR_D_CYCLE: out STD_LOGIC;
		PS_B_OR_E_OR_F_CYCLE: out STD_LOGIC;
		PS_B_OR_D_CYCLE: out STD_LOGIC;
		PS_A_CYCLE_CTRL: out STD_LOGIC;
		MS_A_CYCLE_CTRL: out STD_LOGIC;
		PS_C_CYCLE_CTRL: out STD_LOGIC;
		PS_C_OR_D_CYCLE_CTRL: out STD_LOGIC;
		PS_B_CYCLE_CTRL: out STD_LOGIC;
		PS_D_CYCLE_CTRL: out STD_LOGIC;
		MS_DISPLAY_OR_ALTER: out STD_LOGIC;
		PS_DISPLAY_OR_ALTER: out STD_LOGIC;
		MS_DISPLAY_OR_ALTER_SET_2ND_SCAN: out STD_LOGIC;
		PS_I_CYCLE_CTRL: out STD_LOGIC;
		MS_I_CYCLE_CTRL: out STD_LOGIC;
		PS_X_CYCLE_CTRL: out STD_LOGIC;
		MS_X_CYCLE_CTRL: out STD_LOGIC;
		MS_I_O_LAST_EX_DOT_Z: out STD_LOGIC;
		MS_LAST_EX_DOT_NEXT_TO_LAST: out STD_LOGIC;
		PS_STOP_AT_F: out STD_LOGIC;
		MS_STOP_AT_F_DOT_B_CYCLE: out STD_LOGIC;
		MS_STORAGE_SCAN_RGEN: out STD_LOGIC;
		PS_LAST_LOGIC_GATE_1: out STD_LOGIC;
		MS_LAST_LOGIC_GATE_1: out STD_LOGIC;
		PS_NEXT_TO_LAST_LOGIC_GATE: out STD_LOGIC;
		PS_LAST_LOGIC_GATE_2: out STD_LOGIC;
		MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN: out STD_LOGIC;
		PS_STOP_AT_H: out STD_LOGIC;
		PS_STOP_AT_J: out STD_LOGIC;
		MS_STORAGE_SCAN_LOAD: out STD_LOGIC;
		PS_STOP_AT_K: out STD_LOGIC;
		MS_DATA_MOVE_A_CYCLE_CTRL_SET: out STD_LOGIC;
		MS_EDIT_SET_A_CYCLE_CTRL: out STD_LOGIC;
		MS_SET_A_CYCLE_CTRL_ON_Z_OP: out STD_LOGIC;
		MS_STORE_AR_SET_A_CYCLE_CTRL_A: out STD_LOGIC;
		MS_STORE_AR_SET_A_CYCLE_CTRL_B: out STD_LOGIC;
		MS_LAST_I_CYCLE_B: out STD_LOGIC;
		MS_G_OP_SET_C_CYCLE_CTRL_B: out STD_LOGIC;
		MS_STORE_AR_SET_C_CYCLE_CTRL_A: out STD_LOGIC;
		MS_STORE_AR_SET_C_CYCLE_CTRL_B: out STD_LOGIC;
		MS_NO_LAST_GATE: out STD_LOGIC;
		MS_ALT_ROUTINE_DOT_2ND_SCAN: out STD_LOGIC;
		PS_INSTRUCTION_CHECK_GATE: out STD_LOGIC;
		MS_WORD_MARK_OP_DOT_A_CYCLE: out STD_LOGIC;
		MS_1401_Q_OP_TRANS: out STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_A: out STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_G: out STD_LOGIC;
		MS_E_CYCLE_DOT_ANY_LAST_GATE: out STD_LOGIC;
		MS_F_CYCLE_DOT_ANY_LAST_GATE: out STD_LOGIC;
		MS_F_CYCLE_REQUIRED: out STD_LOGIC;
		MS_E_CYCLE_CTRL: out STD_LOGIC;
		PS_E_CYCLE_CTRL: out STD_LOGIC;
		PS_E_CYCLE: out STD_LOGIC;
		PS_OVERLAPPED_CYCLE_CTRL: out STD_LOGIC;
		PS_E_CYCLE_CTRL_STAR_1311: out STD_LOGIC;
		MS_F_CYCLE_CTRL: out STD_LOGIC;
		MS_F_CYCLE: out STD_LOGIC;
		PS_F_CYCLE_CTRL: out STD_LOGIC;
		PS_F_CYCLE: out STD_LOGIC;
		PS_I_RING_CTRL: out STD_LOGIC;
		MS_I_RING_CTRL: out STD_LOGIC;
		MS_1401_B_CYCLE_I_RING_OP: out STD_LOGIC;
		PS_SET_OP_REG: out STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_1: out STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_2: out STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE: out STD_LOGIC;
		MS_LAST_INSN_RO_CYCLE: out STD_LOGIC;
		PS_RD_1ST_ADDR_TO_A_AND_C_AR: out STD_LOGIC;
		PS_RD_2ND_ADDR_TO_B_AND_D_AR: out STD_LOGIC;
		MS_1401_UNCOND_BRANCH: out STD_LOGIC;
		MS_1401_CLEAR_DOT_I_RING_11: out STD_LOGIC;
		PS_1401_LAST_I_CYCLE: out STD_LOGIC;
		MS_1401_LAST_I_CYCLE: out STD_LOGIC;
		MS_START_KEY: out STD_LOGIC;
		PS_START_KEY_2: out STD_LOGIC;
		PS_RUN_OR_IE_MODE_STAR_AUTS_STAR: out STD_LOGIC;
		MS_CONSOLE_SET_START_CND: out STD_LOGIC;
		PS_PROCESS_ROUTINE: out STD_LOGIC;
		MS_STOP_KEY_LATCH: out STD_LOGIC;
		MS_START_KEY_PULSE: out STD_LOGIC;
		MS_PROCESS_ROUTINE: out STD_LOGIC;
		PS_STOP_KEY_LATCH: out STD_LOGIC;
		MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN: out STD_LOGIC;
		MS_1401_I_O_CK_STOP_SW: out STD_LOGIC;
		PS_1401_I_O_CK_STOP_SW: out STD_LOGIC;
		MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN: out STD_LOGIC;
		LAMP_15A1K24: out STD_LOGIC;
		MS_I_RING_HDL_BUS: out STD_LOGIC_VECTOR (11 downTo 0);
		PS_I_RING_HDL_BUS: out STD_LOGIC_VECTOR (12 downTo 0);
		LAMPS_LOGIC_GATE_RING: out STD_LOGIC_VECTOR (10 downTo 1);
		LAMPS_IRING: out STD_LOGIC_VECTOR (12 downTo 0);
		LAMPS_CYCLE_CE: out STD_LOGIC_VECTOR (7 downTo 0);
		LAMPS_CYCLE_CONSOLE: out STD_LOGIC_VECTOR (7 downTo 0));
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PP_SPECIAL_OR_12V_POWER_FOR_OSC: STD_LOGIC := '0';
	signal PS_1401_STOP_AND_WAIT: STD_LOGIC := '0';
	signal PS_1401_COND_TEST_OP_CODE: STD_LOGIC := '0';
	signal PS_B_CH_WM_BIT_1: STD_LOGIC := '0';
	signal MS_F_CH_IN_PROCESS: STD_LOGIC := '1';
	signal MS_E_CH_IN_PROCESS: STD_LOGIC := '1';
	signal MS_MASTER_ERROR: STD_LOGIC := '1';
	signal MS_PROGRAM_RESET_3: STD_LOGIC := '1';
	signal PS_E_CH_UNOVLP_IN_PROCESS: STD_LOGIC := '0';
	signal PS_F_CH_UNOVLP_IN_PROCESS: STD_LOGIC := '0';
	signal PS_E_CH_OVLP_IN_PROCESS: STD_LOGIC := '0';
	signal PS_F_CH_OVLP_IN_PROCESS: STD_LOGIC := '0';
	signal MS_PROGRAM_RESET_5: STD_LOGIC := '1';
	signal MS_PROGRAM_RESET_1: STD_LOGIC := '1';
	signal PS_1401_MODE_1: STD_LOGIC := '0';
	signal MS_CONTROL_REG_DISABLE: STD_LOGIC := '1';
	signal MS_CONS_RESET_START_CONDITION: STD_LOGIC := '1';
	signal MS_1401_I_O_SET_BRANCH_CNDS: STD_LOGIC := '1';
	signal MS_DISPLAY_ROUTINE: STD_LOGIC := '1';
	signal MS_ALTER_ROUTINE: STD_LOGIC := '1';
	signal PS_CONSOLE_STROBE: STD_LOGIC := '0';
	signal MS_ANY_CHECK_TEST: STD_LOGIC := '1';
	signal PS_NOT_INTR_START: STD_LOGIC := '0';
	signal PS_STORAGE_SCAN_ROUTINE: STD_LOGIC := '0';
	signal PS_CONS_PRINTER_STROBE: STD_LOGIC := '0';
	signal PS_I_O_LAST_EX_CYCLE: STD_LOGIC := '0';
	signal PS_COMPARE_OP_CODE: STD_LOGIC := '0';
	signal MS_STOP_AT_F_TLU: STD_LOGIC := '1';
	signal MS_B_CYCLE_DOT_NO_SCAN: STD_LOGIC := '1';
	signal PS_1401_STORE_A_AR_OP_CODE: STD_LOGIC := '0';
	signal MS_MPLY_OP_CODE: STD_LOGIC := '1';
	signal MS_FILE_OP: STD_LOGIC := '1';
	signal PS_STOP_AT_F_STAR_ARITH: STD_LOGIC := '0';
	signal MS_STORE_ADDR_REGS_OP_CODE: STD_LOGIC := '1';
	signal MS_1401_COND_TEST_DOT_I9: STD_LOGIC := '1';
	signal MS_STD_A_CYCLE_OPS_DOT_A_CYCLE: STD_LOGIC := '1';
	signal PS_STOP_AT_F_ON_B_CY_OPS: STD_LOGIC := '0';
	signal MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT: STD_LOGIC := '1';
	signal MS_INTERRUPT_DOT_B_CYCLE: STD_LOGIC := '1';
	signal MS_MPLY_DOT_3_DOT_D: STD_LOGIC := '1';
	signal PS_STOP_AT_F_ON_B_CY_OP_CODES: STD_LOGIC := '0';
	signal MS_STOP_AT_F_DOT_LOGIC_GATE_D: STD_LOGIC := '1';
	signal MS_STOP_AT_H_DOT_LOGIC_GATE_F: STD_LOGIC := '1';
	signal MS_STOP_AT_G_DOT_LOGIC_GATE_E: STD_LOGIC := '1';
	signal MS_STOP_AT_J_DOT_LOGIC_GATE_G: STD_LOGIC := '1';
	signal MS_STOP_AT_K_DOT_LOGIC_GATE_H: STD_LOGIC := '1';
	signal MS_COMPUTER_RESET_1: STD_LOGIC := '1';
	signal MS_OUTPUT_CYCLE: STD_LOGIC := '1';
	signal PS_STOP_AT_H_ON_B_CYCLE_OPS: STD_LOGIC := '0';
	signal MS_FILE_OP_DOT_D_CYCLE: STD_LOGIC := '1';
	signal PS_1ST_SCAN: STD_LOGIC := '0';
	signal MS_INPUT_CYCLE: STD_LOGIC := '1';
	signal PS_STOP_AT_J_ON_B_CY_OP_CODES: STD_LOGIC := '0';
	signal MS_STOP_AT_J_TLU: STD_LOGIC := '1';
	signal PS_STORE_ADDR_REGS_OP_CODE: STD_LOGIC := '0';
	signal PS_1401_STORE_AR_OP_CODES: STD_LOGIC := '0';
	signal PS_A_RING_4_TIME: STD_LOGIC := '0';
	signal MS_ADDRESS_SET_ROUTINE: STD_LOGIC := '1';
	signal MV_36_VOLTS: STD_LOGIC := '1';
	signal GROUND: STD_LOGIC := '0';
	signal PS_A_CH_NOT_RECORD_MARK: STD_LOGIC := '0';
	signal PS_A_CH_NOT_GROUP_MARK_DOT_WM: STD_LOGIC := '0';
	signal PS_A_CY_FIRST_OP_CODES: STD_LOGIC := '0';
	signal PS_DATA_MOVE_OP_CODE: STD_LOGIC := '0';
	signal PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR: STD_LOGIC := '0';
	signal PS_EDIT_USE_A_CH_NU: STD_LOGIC := '0';
	signal PS_MOVE_ZERO_SUP_OP_CODE: STD_LOGIC := '0';
	signal MS_TLU_SET_A_CYCLE_CTRL_B: STD_LOGIC := '1';
	signal MS_CMP_MODE_SET_A_CYCLE_CTRL_A: STD_LOGIC := '1';
	signal PS_BODY_LATCH: STD_LOGIC := '0';
	signal PS_A_RING_2_OR_3_TIME: STD_LOGIC := '0';
	signal PS_MPLY_OR_DIV_OP_CODES: STD_LOGIC := '0';
	signal PS_B_CH_WM_BIT_2: STD_LOGIC := '0';
	signal PS_TABLE_SEARCH_OP_CODE: STD_LOGIC := '0';
	signal PS_A_RING_6_TIME: STD_LOGIC := '0';
	signal MS_1401_MODE_1: STD_LOGIC := '1';
	signal PS_A_RING_2_OR_3_OR_4_OR_5_TIME: STD_LOGIC := '0';
	signal MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1: STD_LOGIC := '1';
	signal PS_UNITS_LATCH: STD_LOGIC := '0';
	signal PS_SET_D_CYCLE_CTRL_STAR_ARITH: STD_LOGIC := '0';
	signal MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE: STD_LOGIC := '1';
	signal PS_ARITH_TYPE_OP_CODES: STD_LOGIC := '0';
	signal MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y: STD_LOGIC := '1';
	signal PS_ALTER_ROUTINE: STD_LOGIC := '0';
	signal PS_2ND_SCAN: STD_LOGIC := '0';
	signal PS_INSTRUCTION_CHECK_GATE_STAR_1311: STD_LOGIC := '0';
	signal PS_B_CY_FIRST_OP_CODES: STD_LOGIC := '0';
	signal MS_START_INTERRUPT: STD_LOGIC := '1';
	signal PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR: STD_LOGIC := '0';
	signal PS_SET_B_CYCLE_CTRL_STAR_BR_OPS: STD_LOGIC := '0';
	signal PS_WORD_MARK_OP_CODES: STD_LOGIC := '0';
	signal PS_EDIT_OP_CODE: STD_LOGIC := '0';
	signal MS_EDIT_SET_B_CYCLE_CTRL_E: STD_LOGIC := '1';
	signal MS_EDIT_SET_B_CYCLE_CTRL_F: STD_LOGIC := '1';
	signal MS_EDIT_SET_B_CYCLE_CTRL_B: STD_LOGIC := '1';
	signal MS_EDIT_SET_B_CYCLE_CTRL_C: STD_LOGIC := '1';
	signal MS_EDIT_SET_B_CYCLE_CTRL_D: STD_LOGIC := '1';
	signal MS_TLU_SET_B_CYCLE_CTRL: STD_LOGIC := '1';
	signal MS_EDIT_SKID_CYCLE: STD_LOGIC := '1';
	signal MS_SET_X_CYCLE_CTRL_A: STD_LOGIC := '1';
	signal PS_1401_CARD_PRINT_IN_PROC: STD_LOGIC := '0';
	signal MS_F_CH_UNOVLP_IN_PROCESS: STD_LOGIC := '1';
	signal MS_E_CH_UNOVLP_IN_PROCESS: STD_LOGIC := '1';
	signal PS_A_CH_RECORD_MARK: STD_LOGIC := '0';
	signal PS_A_CH_GROUP_MARK_DOT_WM: STD_LOGIC := '0';
	signal MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD: STD_LOGIC := '1';
	signal MS_SET_DOLLAR_SIGN_STAR_EDIT: STD_LOGIC := '1';
	signal PS_LAST_EXECUTE_CYCLE_STAR_I_O: STD_LOGIC := '0';
	signal PS_LAST_EXECUTE_CYCLE_STAR_ARITH: STD_LOGIC := '0';
	signal PS_LAST_EXECUTE_CYCLE_STAR_TLU: STD_LOGIC := '0';
	signal PS_LAST_EXECUTE_CYCLE_STAR_BR_CND: STD_LOGIC := '0';
	signal PS_LAST_EXECUTE_CYCLE_STAR_EDIT: STD_LOGIC := '0';
	signal PS_M_OR_L_OP_CODES: STD_LOGIC := '0';
	signal PS_E_CH_FORMS_CTRL_OP_CODE: STD_LOGIC := '0';
	signal PS_1401_MODE: STD_LOGIC := '0';
	signal PS_I_O_PERCENT_OR_LOZENGE: STD_LOGIC := '0';
	signal PS_FORMS_OR_1403_PRT_BUFF_BUSY: STD_LOGIC := '0';
	signal MS_FORMS_STACKER_GO: STD_LOGIC := '1';
	signal MS_F_CH_TAPE_CALL: STD_LOGIC := '1';
	signal MS_1401_CARD_PRINT_IN_PROC: STD_LOGIC := '1';
	signal MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR: STD_LOGIC := '1';
	signal PS_E_CH_IN_PROCESS: STD_LOGIC := '0';
	signal PS_BRANCH_ON_STATUS_CH_1: STD_LOGIC := '0';
	signal MS_E_CH_OVLP_IN_PROCESS: STD_LOGIC := '1';
	signal MS_F_CH_OVLP_IN_PROCESS: STD_LOGIC := '1';
	signal MS_E_CH_TAPE_CALL: STD_LOGIC := '1';
	signal PS_E_CH_BUSY_BUS: STD_LOGIC := '0';
	signal MS_UNIT_CONTROL_INST_RO_DELAY: STD_LOGIC := '1';
	signal PS_FILE_OP: STD_LOGIC := '0';
	signal MS_E_CH_DIGIT_ADVANCE: STD_LOGIC := '1';
	signal PS_E_CH_SELECT_TAPE_DATA: STD_LOGIC := '0';
	signal PS_PERCENT_TYPE_OP_CODES: STD_LOGIC := '0';
	signal MS_1401_UNIT_CTRL_DELAY: STD_LOGIC := '1';
	signal MS_E2_REG_FULL: STD_LOGIC := '1';
	signal MS_1401_M_OR_L_TAPE_DELAY: STD_LOGIC := '1';
	signal PS_COMP_DISABLE_CYCLE_STAR_1412_19: STD_LOGIC := '0';
	signal PS_COMP_DISABLE_CYCLE_JRJ: STD_LOGIC := '0';
	signal MS_E_CH_INT_END_OF_XFER_DELAYED: STD_LOGIC := '1';
	signal PS_E_CH_OUTPUT_MODE: STD_LOGIC := '0';
	signal PS_E1_REG_FULL: STD_LOGIC := '0';
	signal PS_E_CH_INPUT_MODE: STD_LOGIC := '0';
	signal MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH: STD_LOGIC := '1';
	signal PS_E_CH_2ND_ADDR_TRF: STD_LOGIC := '0';
	signal PS_Q_OR_V_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal MS_COMP_DSBLE_E_CH: STD_LOGIC := '1';
	signal MS_E_CH_INT_END_OF_TRANSFER: STD_LOGIC := '1';
	signal MS_E1_REG_FULL: STD_LOGIC := '1';
	signal PS_E2_REG_FULL: STD_LOGIC := '0';
	signal MS_E1_REG_WORD_SEPARATOR: STD_LOGIC := '1';
	signal PS_E_CH_EXT_END_OF_TRANSFER: STD_LOGIC := '0';
	signal PS_F_CH_OUTPUT_MODE: STD_LOGIC := '0';
	signal MS_F2_REG_FULL: STD_LOGIC := '1';
	signal PS_F_CH_IN_PROCESS: STD_LOGIC := '0';
	signal MS_F_CH_INT_END_OF_TRANSFER: STD_LOGIC := '1';
	signal MS_F1_REG_WORD_SEPARATOR: STD_LOGIC := '1';
	signal PS_F_CH_INPUT_MODE: STD_LOGIC := '0';
	signal PS_F1_REG_FULL: STD_LOGIC := '0';
	signal PS_F_CH_EXT_END_OF_TRANSFER: STD_LOGIC := '0';
	signal MS_F1_REG_FULL: STD_LOGIC := '1';
	signal PS_F2_REG_FULL: STD_LOGIC := '0';
	signal MS_PROGRAM_RESET_2: STD_LOGIC := '1';
	signal MS_F_CH_FILE_OP: STD_LOGIC := '1';
	signal PS_FILE_OP_DLY_EXTENSION: STD_LOGIC := '0';
	signal MS_SET_I_RING_INTERRUPT: STD_LOGIC := '1';
	signal PS_INDEX_REQUIRED: STD_LOGIC := '0';
	signal PS_INDEX_NOT_REQUIRED: STD_LOGIC := '0';
	signal PS_ADDR_TYPE_OP_CODES: STD_LOGIC := '0';
	signal PS_TWO_ADDRESS_OP_CODES: STD_LOGIC := '0';
	signal MS_UNITS_CTRL_LATCH: STD_LOGIC := '1';
	signal MS_INTR_BRANCH_DOT_B_CYCLE_CTRL: STD_LOGIC := '1';
	signal PS_ARS_NO_OP: STD_LOGIC := '0';
	signal PS_OP_MOD_TIME: STD_LOGIC := '0';
	signal PS_NO_D_CY_AT_I_RING_6_OPS: STD_LOGIC := '0';
	signal PS_2_CHAR_ONLY_OP_CODES: STD_LOGIC := '0';
	signal PS_NO_C_OR_D_CYCLE_OP_CODES: STD_LOGIC := '0';
	signal PS_1_ADDR_PLUS_MOD_OP_CODES: STD_LOGIC := '0';
	signal PS_2_ADDR_NO_MOD_OP_CODES: STD_LOGIC := '0';
	signal PS_2_ADDR_PLUS_MOD_OP_CODES: STD_LOGIC := '0';
	signal MS_NOT_PERCENT_TYPE_OP_CODES: STD_LOGIC := '1';
	signal MS_TWO_ADDRESS_OP_CODES: STD_LOGIC := '1';
	signal MS_UNIT_CTRL_OP_CODE: STD_LOGIC := '1';
	signal PS_CLEAR_OP_CODE: STD_LOGIC := '0';
	signal PS_1401_POUND_SIGN_OP_CODE: STD_LOGIC := '0';
	signal MS_1401_NO_OP_DOT_LIROC: STD_LOGIC := '1';
	signal PS_SET_WORD_MARK_OP_CODE: STD_LOGIC := '0';
	signal MS_STORAGE_SCAN_ROUTINE: STD_LOGIC := '1';
	signal PS_C_CYCLE_OP_CODES: STD_LOGIC := '0';
	signal PS_ADD_TYPE_OP_CODES: STD_LOGIC := '0';
	signal PS_START_AUTO_STARTMODE_STAR_AUTS_STAR: STD_LOGIC := '0';
	signal MS_ERROR_RESTART: STD_LOGIC := '1';
	signal PS_RESET_STOP_KEY_LATCH_STAR_AUTS_STAR: STD_LOGIC := '0';
	signal MS_STORAGE_SCAN_MODE: STD_LOGIC := '1';
	signal PS_CONS_CLOCK_1_POS: STD_LOGIC := '0';
	signal MV_CONS_MODE_SW_I_E_CYCLE_MODE: STD_LOGIC := '1';
	signal MV_CONS_MODE_SW_RUN_MODE: STD_LOGIC := '1';
	signal PS_CONS_STOP_PRINT_COMPLETE: STD_LOGIC := '0';
	signal MS_CONSOLE_CYCLE_START: STD_LOGIC := '1';
	signal MS_ONLY_PROGRAM_RESET: STD_LOGIC := '1';
	signal MS_COMP_OR_POWER_ON_RESET: STD_LOGIC := '1';
	signal MS_DISPLAY_END_OF_MEMORY: STD_LOGIC := '1';
	signal PS_CONS_CLOCK_3_POS_1: STD_LOGIC := '0';
	signal MV_CONSOLE_MODE_SW_STOP_POS: STD_LOGIC := '1';
	signal MS_COMP_RST_CLOCK_START: STD_LOGIC := '1';
	signal PS_ADDR_SET_KEYBOARD_LOCK: STD_LOGIC := '0';
	signal MS_CONSOLE_STROBE: STD_LOGIC := '1';
	signal PS_EARLY_COMPUTER_RESET: STD_LOGIC := '0';
	signal MV_CONS_CYCLE_CTRL_LOGIC_STEP: STD_LOGIC := '1';
	signal PS_DISPLAY_ROUTINE_1: STD_LOGIC := '0';
	signal MV_CONS_MODE_SW_DISPLAY_MODE: STD_LOGIC := '1';
	signal MV_CONS_MODE_SW_ALTER_MODE: STD_LOGIC := '1';
	signal MS_STOP_DOT_BRANCH_OP_CODE: STD_LOGIC := '1';
	signal PS_NO_SCAN: STD_LOGIC := '0';
	signal MV_CONS_CYCLE_CTRL_STOR_SCAN: STD_LOGIC := '1';
	signal M36_VOLTS: STD_LOGIC := '1';
	signal PS_ADDRESS_STOP: STD_LOGIC := '0';
	signal PS_A_CH_NOT_BUS: STD_LOGIC_VECTOR (6 downTo 0) := "0000000";
	signal PS_OP_MOD_REG_NOT_BUS: STD_LOGIC_VECTOR (7 downTo 0) := "00000000";
	signal PS_OP_MOD_REG_BUS: STD_LOGIC_VECTOR (7 downTo 0) := "00000000";
	signal PS_B_CH_NOT_BUS: STD_LOGIC_VECTOR (7 downTo 0) := "00000000";
	signal PS_A_CH_BUS: STD_LOGIC_VECTOR (6 downTo 0) := "0000000";
	signal PS_B_CH_BUS: STD_LOGIC_VECTOR (7 downTo 0) := "00000000";
	signal SWITCH_ROT_STOR_SCAN: STD_LOGIC_VECTOR(5 downTo 0) := "000000";
	signal SWITCH_MOM_CONS_START: STD_LOGIC := '0';
	signal SWITCH_MOM_CE_START: STD_LOGIC := '0';
	signal SWITCH_MOM_CONS_STOP: STD_LOGIC := '0';
	signal SWITCH_MOM_CE_STOP_SW: STD_LOGIC := '0';
	signal SWITCH_TOG_I_O_CHK_ST: STD_LOGIC := '0';
	signal SWITCH_TOG_ADDR_STOP: STD_LOGIC := '0';

	-- Outputs

	signal PS_OSCILLATOR: STD_LOGIC;
	signal PP_SPECIAL_OR_12V_FOR_REL_DRIVERS: STD_LOGIC;
	signal PS_1ST_CLOCK_PULSE_1: STD_LOGIC;
	signal PS_2ND_CLOCK_PULSE_2: STD_LOGIC;
	signal PS_STOPPED_DOT_NOT_IN_PROCESS: STD_LOGIC;
	signal PS_CLOCK_STOPPED_STAR_AUTS_STAR: STD_LOGIC;
	signal PS_CLOCK_STOPPED: STD_LOGIC;
	signal MS_CLOCK_STOPPED: STD_LOGIC;
	signal PS_EARLY_LAST_GATE_I_O: STD_LOGIC;
	signal MS_ANY_LAST_GATE: STD_LOGIC;
	signal PS_ANY_LAST_GATE: STD_LOGIC;
	signal PS_LOGIC_GATE_Z: STD_LOGIC;
	signal PS_INDEX_GATE: STD_LOGIC;
	signal PS_INSN_RO_GATE: STD_LOGIC;
	signal PS_LOGIC_GATE_A_1: STD_LOGIC;
	signal MS_LOGIC_GATE_A_1: STD_LOGIC;
	signal PS_LOGIC_GATE_B_1: STD_LOGIC;
	signal MS_LOGIC_GATE_B_1: STD_LOGIC;
	signal MS_LOGIC_GATE_C_1: STD_LOGIC;
	signal PS_LOGIC_GATE_C_1: STD_LOGIC;
	signal MS_LOGIC_GATE_D_1: STD_LOGIC;
	signal PS_LOGIC_GATE_C_OR_D: STD_LOGIC;
	signal PS_LOGIC_GATE_D_1: STD_LOGIC;
	signal PS_LOGIC_GATE_E_1: STD_LOGIC;
	signal PS_LOGIC_GATE_E_2: STD_LOGIC;
	signal MS_LOGIC_GATE_E_1: STD_LOGIC;
	signal MY_LOGIC_GATE_E: STD_LOGIC;
	signal PS_LOGIC_GATE_F_1: STD_LOGIC;
	signal MY_LOGIC_GATE_F_1: STD_LOGIC;
	signal MS_LOGIC_GATE_F_1: STD_LOGIC;
	signal MS_LOGIC_GATE_G: STD_LOGIC;
	signal PS_LOGIC_GATE_G: STD_LOGIC;
	signal PS_LOGIC_GATE_H: STD_LOGIC;
	signal PS_LOGIC_GATE_J: STD_LOGIC;
	signal MS_LOGIC_GATE_K: STD_LOGIC;
	signal PS_LOGIC_GATE_K: STD_LOGIC;
	signal MS_LOGIC_GATE_R: STD_LOGIC;
	signal PS_LOGIC_GATE_R: STD_LOGIC;
	signal MS_LOGIC_GATE_S: STD_LOGIC;
	signal MS_LOGIC_GATE_T: STD_LOGIC;
	signal MS_LOGIC_GATE_U: STD_LOGIC;
	signal PS_LOGIC_GATE_U: STD_LOGIC;
	signal MS_LOGIC_GATE_V: STD_LOGIC;
	signal MS_LOGIC_GATE_W: STD_LOGIC;
	signal PS_LOGIC_GATE_W: STD_LOGIC;
	signal MY_READ_CALL: STD_LOGIC;
	signal PS_LOGIC_GATE_A_OR_R: STD_LOGIC;
	signal PS_LOGIC_GATE_B_OR_C: STD_LOGIC;
	signal PS_LOGIC_GATE_D_OR_E_OR_F: STD_LOGIC;
	signal PS_LOGIC_GATE_S_OR_T: STD_LOGIC;
	signal PS_LOGIC_GATE_U_OR_V_OR_W: STD_LOGIC;
	signal PS_LOGIC_GATE_E_OR_V: STD_LOGIC;
	signal MS_LOGIC_GATE_B_OR_S: STD_LOGIC;
	signal MS_LOGIC_GATE_C_OR_T: STD_LOGIC;
	signal PS_LOGIC_GATE_C_OR_T: STD_LOGIC;
	signal MY_LOGIC_GATE_D_OR_U: STD_LOGIC;
	signal PS_LOGIC_GATE_F_OR_W: STD_LOGIC;
	signal MY_LOGIC_GATE_B_OR_S: STD_LOGIC;
	signal MY_LOGIC_GATE_C_OR_T: STD_LOGIC;
	signal MY_LOGIC_GATE_E_OR_V: STD_LOGIC;
	signal MY_LOGIC_GATE_F_OR_W: STD_LOGIC;
	signal PS_2ND_CLOCK_PULSE_3: STD_LOGIC;
	signal PS_2ND_CLOCK_PULSE_3_JRJ: STD_LOGIC;
	signal PS_I_RING_12_TIME_STAR_1311_STAR: STD_LOGIC;
	signal PS_I_RING_3_OR_8_TIME: STD_LOGIC;
	signal PS_I_RING_4_OR_9_TIME: STD_LOGIC;
	signal PS_I_RING_5_OR_10_TIME: STD_LOGIC;
	signal PS_I_RING_1_OR_6_TIME: STD_LOGIC;
	signal PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8: STD_LOGIC;
	signal PS_I_RING_7_OR_1401_6_OR_8: STD_LOGIC;
	signal PS_I_RING_6_OR_1401_AND_8_TIME: STD_LOGIC;
	signal PS_I_RING_2_OR_7_TIME: STD_LOGIC;
	signal PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME: STD_LOGIC;
	signal PS_I_RING_1_OR_1401_AND_3_TIME: STD_LOGIC;
	signal PS_1ST_ADDRESS: STD_LOGIC;
	signal PS_2ND_ADDRESS: STD_LOGIC;
	signal PS_LOGIC_GATE_EARLY_B: STD_LOGIC;
	signal PS_LOGIC_GATE_EARLY_F: STD_LOGIC;
	signal PS_LOGIC_GATE_EARLY_B_OR_S: STD_LOGIC;
	signal PS_LOGIC_GATE_SPECIAL_A: STD_LOGIC;
	signal PS_LOGIC_GATE_SPECIAL_A_1: STD_LOGIC;
	signal PS_B_TO_LAST_LOGIC_GATE: STD_LOGIC;
	signal PS_LOGIC_GATE_EARLY_S: STD_LOGIC;
	signal PS_A_CYCLE: STD_LOGIC;
	signal MS_A_CYCLE: STD_LOGIC;
	signal PS_A_OR_B_CYCLE: STD_LOGIC;
	signal PS_B_CYCLE: STD_LOGIC;
	signal PS_B_CYCLE_1: STD_LOGIC;
	signal PS_B_OR_E_OR_F_CYCLE_CTRL: STD_LOGIC;
	signal PS_I_CYCLE: STD_LOGIC;
	signal MS_I_CYCLE_DOT_NOT_CR_DISABLE: STD_LOGIC;
	signal PS_I_CYCLE_1: STD_LOGIC;
	signal PS_I_CYCLE_DOT_NOT_CR_DISABLE: STD_LOGIC;
	signal MS_I_CYCLE: STD_LOGIC;
	signal PS_X_CYCLE: STD_LOGIC;
	signal MS_X_CYCLE_DOT_NOT_CR_DISABLE: STD_LOGIC;
	signal MS_X_CYCLE: STD_LOGIC;
	signal MS_C_CYCLE_DOT_NOT_CR_DISABLE: STD_LOGIC;
	signal PS_C_CYCLE: STD_LOGIC;
	signal PS_C_CYCLE_1: STD_LOGIC;
	signal PS_A_OR_C_CYCLE: STD_LOGIC;
	signal MS_D_CYCLE_DOT_NOT_CR_DISABLE: STD_LOGIC;
	signal PS_D_CYCLE: STD_LOGIC;
	signal PS_C_OR_D_CYCLE: STD_LOGIC;
	signal PS_B_OR_E_OR_F_CYCLE: STD_LOGIC;
	signal PS_B_OR_D_CYCLE: STD_LOGIC;
	signal PS_A_CYCLE_CTRL: STD_LOGIC;
	signal MS_A_CYCLE_CTRL: STD_LOGIC;
	signal PS_C_CYCLE_CTRL: STD_LOGIC;
	signal PS_C_OR_D_CYCLE_CTRL: STD_LOGIC;
	signal PS_B_CYCLE_CTRL: STD_LOGIC;
	signal PS_D_CYCLE_CTRL: STD_LOGIC;
	signal MS_DISPLAY_OR_ALTER: STD_LOGIC;
	signal PS_DISPLAY_OR_ALTER: STD_LOGIC;
	signal MS_DISPLAY_OR_ALTER_SET_2ND_SCAN: STD_LOGIC;
	signal PS_I_CYCLE_CTRL: STD_LOGIC;
	signal MS_I_CYCLE_CTRL: STD_LOGIC;
	signal PS_X_CYCLE_CTRL: STD_LOGIC;
	signal MS_X_CYCLE_CTRL: STD_LOGIC;
	signal MS_I_O_LAST_EX_DOT_Z: STD_LOGIC;
	signal MS_LAST_EX_DOT_NEXT_TO_LAST: STD_LOGIC;
	signal PS_STOP_AT_F: STD_LOGIC;
	signal MS_STOP_AT_F_DOT_B_CYCLE: STD_LOGIC;
	signal MS_STORAGE_SCAN_RGEN: STD_LOGIC;
	signal PS_LAST_LOGIC_GATE_1: STD_LOGIC;
	signal MS_LAST_LOGIC_GATE_1: STD_LOGIC;
	signal PS_NEXT_TO_LAST_LOGIC_GATE: STD_LOGIC;
	signal PS_LAST_LOGIC_GATE_2: STD_LOGIC;
	signal MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN: STD_LOGIC;
	signal PS_STOP_AT_H: STD_LOGIC;
	signal PS_STOP_AT_J: STD_LOGIC;
	signal MS_STORAGE_SCAN_LOAD: STD_LOGIC;
	signal PS_STOP_AT_K: STD_LOGIC;
	signal MS_DATA_MOVE_A_CYCLE_CTRL_SET: STD_LOGIC;
	signal MS_EDIT_SET_A_CYCLE_CTRL: STD_LOGIC;
	signal MS_SET_A_CYCLE_CTRL_ON_Z_OP: STD_LOGIC;
	signal MS_STORE_AR_SET_A_CYCLE_CTRL_A: STD_LOGIC;
	signal MS_STORE_AR_SET_A_CYCLE_CTRL_B: STD_LOGIC;
	signal MS_LAST_I_CYCLE_B: STD_LOGIC;
	signal MS_G_OP_SET_C_CYCLE_CTRL_B: STD_LOGIC;
	signal MS_STORE_AR_SET_C_CYCLE_CTRL_A: STD_LOGIC;
	signal MS_STORE_AR_SET_C_CYCLE_CTRL_B: STD_LOGIC;
	signal MS_NO_LAST_GATE: STD_LOGIC;
	signal MS_ALT_ROUTINE_DOT_2ND_SCAN: STD_LOGIC;
	signal PS_INSTRUCTION_CHECK_GATE: STD_LOGIC;
	signal MS_WORD_MARK_OP_DOT_A_CYCLE: STD_LOGIC;
	signal MS_1401_Q_OP_TRANS: STD_LOGIC;
	signal MS_EDIT_SET_B_CYCLE_CTRL_A: STD_LOGIC;
	signal MS_EDIT_SET_B_CYCLE_CTRL_G: STD_LOGIC;
	signal MS_E_CYCLE_DOT_ANY_LAST_GATE: STD_LOGIC;
	signal MS_F_CYCLE_DOT_ANY_LAST_GATE: STD_LOGIC;
	signal MS_F_CYCLE_REQUIRED: STD_LOGIC;
	signal MS_E_CYCLE_CTRL: STD_LOGIC;
	signal PS_E_CYCLE_CTRL: STD_LOGIC;
	signal PS_E_CYCLE: STD_LOGIC;
	signal PS_OVERLAPPED_CYCLE_CTRL: STD_LOGIC;
	signal PS_E_CYCLE_CTRL_STAR_1311: STD_LOGIC;
	signal MS_F_CYCLE_CTRL: STD_LOGIC;
	signal MS_F_CYCLE: STD_LOGIC;
	signal PS_F_CYCLE_CTRL: STD_LOGIC;
	signal PS_F_CYCLE: STD_LOGIC;
	signal PS_I_RING_CTRL: STD_LOGIC;
	signal MS_I_RING_CTRL: STD_LOGIC;
	signal MS_1401_B_CYCLE_I_RING_OP: STD_LOGIC;
	signal PS_SET_OP_REG: STD_LOGIC;
	signal PS_LAST_INSN_RO_CYCLE_1: STD_LOGIC;
	signal PS_LAST_INSN_RO_CYCLE_2: STD_LOGIC;
	signal PS_LAST_INSN_RO_CYCLE: STD_LOGIC;
	signal MS_LAST_INSN_RO_CYCLE: STD_LOGIC;
	signal PS_RD_1ST_ADDR_TO_A_AND_C_AR: STD_LOGIC;
	signal PS_RD_2ND_ADDR_TO_B_AND_D_AR: STD_LOGIC;
	signal MS_1401_UNCOND_BRANCH: STD_LOGIC;
	signal MS_1401_CLEAR_DOT_I_RING_11: STD_LOGIC;
	signal PS_1401_LAST_I_CYCLE: STD_LOGIC;
	signal MS_1401_LAST_I_CYCLE: STD_LOGIC;
	signal MS_START_KEY: STD_LOGIC;
	signal PS_START_KEY_2: STD_LOGIC;
	signal PS_RUN_OR_IE_MODE_STAR_AUTS_STAR: STD_LOGIC;
	signal MS_CONSOLE_SET_START_CND: STD_LOGIC;
	signal PS_PROCESS_ROUTINE: STD_LOGIC;
	signal MS_STOP_KEY_LATCH: STD_LOGIC;
	signal MS_START_KEY_PULSE: STD_LOGIC;
	signal MS_PROCESS_ROUTINE: STD_LOGIC;
	signal PS_STOP_KEY_LATCH: STD_LOGIC;
	signal MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN: STD_LOGIC;
	signal MS_1401_I_O_CK_STOP_SW: STD_LOGIC;
	signal PS_1401_I_O_CK_STOP_SW: STD_LOGIC;
	signal MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN: STD_LOGIC;
	signal LAMP_15A1K24: STD_LOGIC;
	signal MS_I_RING_HDL_BUS: STD_LOGIC_VECTOR (11 downTo 0);
	signal PS_I_RING_HDL_BUS: STD_LOGIC_VECTOR (12 downTo 0);
	signal LAMPS_LOGIC_GATE_RING: STD_LOGIC_VECTOR (10 downTo 1);
	signal LAMPS_IRING: STD_LOGIC_VECTOR (12 downTo 0);
	signal LAMPS_CYCLE_CE: STD_LOGIC_VECTOR (7 downTo 0);
	signal LAMPS_CYCLE_CONSOLE: STD_LOGIC_VECTOR (7 downTo 0);

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
     
   -- Your test bench declarations go here
   
   signal MS_COMPUTER_RESET: std_logic := '1';
   signal MS_PROGRAM_RESET: std_logic := '1';

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: IntegrationTest1 port map(
		FPGA_CLK => FPGA_CLK,
		PP_SPECIAL_OR_12V_POWER_FOR_OSC => PP_SPECIAL_OR_12V_POWER_FOR_OSC,
		PS_1401_STOP_AND_WAIT => PS_1401_STOP_AND_WAIT,
		PS_1401_COND_TEST_OP_CODE => PS_1401_COND_TEST_OP_CODE,
		PS_B_CH_WM_BIT_1 => PS_B_CH_WM_BIT_1,
		MS_F_CH_IN_PROCESS => MS_F_CH_IN_PROCESS,
		MS_E_CH_IN_PROCESS => MS_E_CH_IN_PROCESS,
		MS_MASTER_ERROR => MS_MASTER_ERROR,
		MS_PROGRAM_RESET_3 => MS_PROGRAM_RESET_3,
		PS_E_CH_UNOVLP_IN_PROCESS => PS_E_CH_UNOVLP_IN_PROCESS,
		PS_F_CH_UNOVLP_IN_PROCESS => PS_F_CH_UNOVLP_IN_PROCESS,
		PS_E_CH_OVLP_IN_PROCESS => PS_E_CH_OVLP_IN_PROCESS,
		PS_F_CH_OVLP_IN_PROCESS => PS_F_CH_OVLP_IN_PROCESS,
		MS_PROGRAM_RESET_5 => MS_PROGRAM_RESET_5,
		MS_PROGRAM_RESET_1 => MS_PROGRAM_RESET_1,
		PS_1401_MODE_1 => PS_1401_MODE_1,
		MS_CONTROL_REG_DISABLE => MS_CONTROL_REG_DISABLE,
		MS_CONS_RESET_START_CONDITION => MS_CONS_RESET_START_CONDITION,
		MS_1401_I_O_SET_BRANCH_CNDS => MS_1401_I_O_SET_BRANCH_CNDS,
		MS_DISPLAY_ROUTINE => MS_DISPLAY_ROUTINE,
		MS_ALTER_ROUTINE => MS_ALTER_ROUTINE,
		PS_CONSOLE_STROBE => PS_CONSOLE_STROBE,
		MS_ANY_CHECK_TEST => MS_ANY_CHECK_TEST,
		PS_NOT_INTR_START => PS_NOT_INTR_START,
		PS_STORAGE_SCAN_ROUTINE => PS_STORAGE_SCAN_ROUTINE,
		PS_CONS_PRINTER_STROBE => PS_CONS_PRINTER_STROBE,
		PS_I_O_LAST_EX_CYCLE => PS_I_O_LAST_EX_CYCLE,
		PS_COMPARE_OP_CODE => PS_COMPARE_OP_CODE,
		MS_STOP_AT_F_TLU => MS_STOP_AT_F_TLU,
		MS_B_CYCLE_DOT_NO_SCAN => MS_B_CYCLE_DOT_NO_SCAN,
		PS_1401_STORE_A_AR_OP_CODE => PS_1401_STORE_A_AR_OP_CODE,
		MS_MPLY_OP_CODE => MS_MPLY_OP_CODE,
		MS_FILE_OP => MS_FILE_OP,
		PS_STOP_AT_F_STAR_ARITH => PS_STOP_AT_F_STAR_ARITH,
		MS_STORE_ADDR_REGS_OP_CODE => MS_STORE_ADDR_REGS_OP_CODE,
		MS_1401_COND_TEST_DOT_I9 => MS_1401_COND_TEST_DOT_I9,
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE => MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
		PS_STOP_AT_F_ON_B_CY_OPS => PS_STOP_AT_F_ON_B_CY_OPS,
		MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT => MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT,
		MS_INTERRUPT_DOT_B_CYCLE => MS_INTERRUPT_DOT_B_CYCLE,
		MS_MPLY_DOT_3_DOT_D => MS_MPLY_DOT_3_DOT_D,
		PS_STOP_AT_F_ON_B_CY_OP_CODES => PS_STOP_AT_F_ON_B_CY_OP_CODES,
		MS_STOP_AT_F_DOT_LOGIC_GATE_D => MS_STOP_AT_F_DOT_LOGIC_GATE_D,
		MS_STOP_AT_H_DOT_LOGIC_GATE_F => MS_STOP_AT_H_DOT_LOGIC_GATE_F,
		MS_STOP_AT_G_DOT_LOGIC_GATE_E => MS_STOP_AT_G_DOT_LOGIC_GATE_E,
		MS_STOP_AT_J_DOT_LOGIC_GATE_G => MS_STOP_AT_J_DOT_LOGIC_GATE_G,
		MS_STOP_AT_K_DOT_LOGIC_GATE_H => MS_STOP_AT_K_DOT_LOGIC_GATE_H,
		MS_COMPUTER_RESET_1 => MS_COMPUTER_RESET_1,
		MS_OUTPUT_CYCLE => MS_OUTPUT_CYCLE,
		PS_STOP_AT_H_ON_B_CYCLE_OPS => PS_STOP_AT_H_ON_B_CYCLE_OPS,
		MS_FILE_OP_DOT_D_CYCLE => MS_FILE_OP_DOT_D_CYCLE,
		PS_1ST_SCAN => PS_1ST_SCAN,
		MS_INPUT_CYCLE => MS_INPUT_CYCLE,
		PS_STOP_AT_J_ON_B_CY_OP_CODES => PS_STOP_AT_J_ON_B_CY_OP_CODES,
		MS_STOP_AT_J_TLU => MS_STOP_AT_J_TLU,
		PS_STORE_ADDR_REGS_OP_CODE => PS_STORE_ADDR_REGS_OP_CODE,
		PS_1401_STORE_AR_OP_CODES => PS_1401_STORE_AR_OP_CODES,
		PS_A_RING_4_TIME => PS_A_RING_4_TIME,
		MS_ADDRESS_SET_ROUTINE => MS_ADDRESS_SET_ROUTINE,
		MV_36_VOLTS => MV_36_VOLTS,
		GROUND => GROUND,
		PS_A_CH_NOT_RECORD_MARK => PS_A_CH_NOT_RECORD_MARK,
		PS_A_CH_NOT_GROUP_MARK_DOT_WM => PS_A_CH_NOT_GROUP_MARK_DOT_WM,
		PS_A_CY_FIRST_OP_CODES => PS_A_CY_FIRST_OP_CODES,
		PS_DATA_MOVE_OP_CODE => PS_DATA_MOVE_OP_CODE,
		PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR => PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR,
		PS_EDIT_USE_A_CH_NU => PS_EDIT_USE_A_CH_NU,
		PS_MOVE_ZERO_SUP_OP_CODE => PS_MOVE_ZERO_SUP_OP_CODE,
		MS_TLU_SET_A_CYCLE_CTRL_B => MS_TLU_SET_A_CYCLE_CTRL_B,
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A => MS_CMP_MODE_SET_A_CYCLE_CTRL_A,
		PS_BODY_LATCH => PS_BODY_LATCH,
		PS_A_RING_2_OR_3_TIME => PS_A_RING_2_OR_3_TIME,
		PS_MPLY_OR_DIV_OP_CODES => PS_MPLY_OR_DIV_OP_CODES,
		PS_B_CH_WM_BIT_2 => PS_B_CH_WM_BIT_2,
		PS_TABLE_SEARCH_OP_CODE => PS_TABLE_SEARCH_OP_CODE,
		PS_A_RING_6_TIME => PS_A_RING_6_TIME,
		MS_1401_MODE_1 => MS_1401_MODE_1,
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME => PS_A_RING_2_OR_3_OR_4_OR_5_TIME,
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1 => MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1,
		PS_UNITS_LATCH => PS_UNITS_LATCH,
		PS_SET_D_CYCLE_CTRL_STAR_ARITH => PS_SET_D_CYCLE_CTRL_STAR_ARITH,
		MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE => MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE,
		PS_ARITH_TYPE_OP_CODES => PS_ARITH_TYPE_OP_CODES,
		MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y => MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y,
		PS_ALTER_ROUTINE => PS_ALTER_ROUTINE,
		PS_2ND_SCAN => PS_2ND_SCAN,
		PS_INSTRUCTION_CHECK_GATE_STAR_1311 => PS_INSTRUCTION_CHECK_GATE_STAR_1311,
		PS_B_CY_FIRST_OP_CODES => PS_B_CY_FIRST_OP_CODES,
		MS_START_INTERRUPT => MS_START_INTERRUPT,
		PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR => PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR,
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS => PS_SET_B_CYCLE_CTRL_STAR_BR_OPS,
		PS_WORD_MARK_OP_CODES => PS_WORD_MARK_OP_CODES,
		PS_EDIT_OP_CODE => PS_EDIT_OP_CODE,
		MS_EDIT_SET_B_CYCLE_CTRL_E => MS_EDIT_SET_B_CYCLE_CTRL_E,
		MS_EDIT_SET_B_CYCLE_CTRL_F => MS_EDIT_SET_B_CYCLE_CTRL_F,
		MS_EDIT_SET_B_CYCLE_CTRL_B => MS_EDIT_SET_B_CYCLE_CTRL_B,
		MS_EDIT_SET_B_CYCLE_CTRL_C => MS_EDIT_SET_B_CYCLE_CTRL_C,
		MS_EDIT_SET_B_CYCLE_CTRL_D => MS_EDIT_SET_B_CYCLE_CTRL_D,
		MS_TLU_SET_B_CYCLE_CTRL => MS_TLU_SET_B_CYCLE_CTRL,
		MS_EDIT_SKID_CYCLE => MS_EDIT_SKID_CYCLE,
		MS_SET_X_CYCLE_CTRL_A => MS_SET_X_CYCLE_CTRL_A,
		PS_1401_CARD_PRINT_IN_PROC => PS_1401_CARD_PRINT_IN_PROC,
		MS_F_CH_UNOVLP_IN_PROCESS => MS_F_CH_UNOVLP_IN_PROCESS,
		MS_E_CH_UNOVLP_IN_PROCESS => MS_E_CH_UNOVLP_IN_PROCESS,
		PS_A_CH_RECORD_MARK => PS_A_CH_RECORD_MARK,
		PS_A_CH_GROUP_MARK_DOT_WM => PS_A_CH_GROUP_MARK_DOT_WM,
		MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD => MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD,
		MS_SET_DOLLAR_SIGN_STAR_EDIT => MS_SET_DOLLAR_SIGN_STAR_EDIT,
		PS_LAST_EXECUTE_CYCLE_STAR_I_O => PS_LAST_EXECUTE_CYCLE_STAR_I_O,
		PS_LAST_EXECUTE_CYCLE_STAR_ARITH => PS_LAST_EXECUTE_CYCLE_STAR_ARITH,
		PS_LAST_EXECUTE_CYCLE_STAR_TLU => PS_LAST_EXECUTE_CYCLE_STAR_TLU,
		PS_LAST_EXECUTE_CYCLE_STAR_BR_CND => PS_LAST_EXECUTE_CYCLE_STAR_BR_CND,
		PS_LAST_EXECUTE_CYCLE_STAR_EDIT => PS_LAST_EXECUTE_CYCLE_STAR_EDIT,
		PS_M_OR_L_OP_CODES => PS_M_OR_L_OP_CODES,
		PS_E_CH_FORMS_CTRL_OP_CODE => PS_E_CH_FORMS_CTRL_OP_CODE,
		PS_1401_MODE => PS_1401_MODE,
		PS_I_O_PERCENT_OR_LOZENGE => PS_I_O_PERCENT_OR_LOZENGE,
		PS_FORMS_OR_1403_PRT_BUFF_BUSY => PS_FORMS_OR_1403_PRT_BUFF_BUSY,
		MS_FORMS_STACKER_GO => MS_FORMS_STACKER_GO,
		MS_F_CH_TAPE_CALL => MS_F_CH_TAPE_CALL,
		MS_1401_CARD_PRINT_IN_PROC => MS_1401_CARD_PRINT_IN_PROC,
		MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR => MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR,
		PS_E_CH_IN_PROCESS => PS_E_CH_IN_PROCESS,
		PS_BRANCH_ON_STATUS_CH_1 => PS_BRANCH_ON_STATUS_CH_1,
		MS_E_CH_OVLP_IN_PROCESS => MS_E_CH_OVLP_IN_PROCESS,
		MS_F_CH_OVLP_IN_PROCESS => MS_F_CH_OVLP_IN_PROCESS,
		MS_E_CH_TAPE_CALL => MS_E_CH_TAPE_CALL,
		PS_E_CH_BUSY_BUS => PS_E_CH_BUSY_BUS,
		MS_UNIT_CONTROL_INST_RO_DELAY => MS_UNIT_CONTROL_INST_RO_DELAY,
		PS_FILE_OP => PS_FILE_OP,
		MS_E_CH_DIGIT_ADVANCE => MS_E_CH_DIGIT_ADVANCE,
		PS_E_CH_SELECT_TAPE_DATA => PS_E_CH_SELECT_TAPE_DATA,
		PS_PERCENT_TYPE_OP_CODES => PS_PERCENT_TYPE_OP_CODES,
		MS_1401_UNIT_CTRL_DELAY => MS_1401_UNIT_CTRL_DELAY,
		MS_E2_REG_FULL => MS_E2_REG_FULL,
		MS_1401_M_OR_L_TAPE_DELAY => MS_1401_M_OR_L_TAPE_DELAY,
		PS_COMP_DISABLE_CYCLE_STAR_1412_19 => PS_COMP_DISABLE_CYCLE_STAR_1412_19,
		PS_COMP_DISABLE_CYCLE_JRJ => PS_COMP_DISABLE_CYCLE_JRJ,
		MS_E_CH_INT_END_OF_XFER_DELAYED => MS_E_CH_INT_END_OF_XFER_DELAYED,
		PS_E_CH_OUTPUT_MODE => PS_E_CH_OUTPUT_MODE,
		PS_E1_REG_FULL => PS_E1_REG_FULL,
		PS_E_CH_INPUT_MODE => PS_E_CH_INPUT_MODE,
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH => MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH,
		PS_E_CH_2ND_ADDR_TRF => PS_E_CH_2ND_ADDR_TRF,
		PS_Q_OR_V_SYMBOL_OP_MODIFIER => PS_Q_OR_V_SYMBOL_OP_MODIFIER,
		MS_COMP_DSBLE_E_CH => MS_COMP_DSBLE_E_CH,
		MS_E_CH_INT_END_OF_TRANSFER => MS_E_CH_INT_END_OF_TRANSFER,
		MS_E1_REG_FULL => MS_E1_REG_FULL,
		PS_E2_REG_FULL => PS_E2_REG_FULL,
		MS_E1_REG_WORD_SEPARATOR => MS_E1_REG_WORD_SEPARATOR,
		PS_E_CH_EXT_END_OF_TRANSFER => PS_E_CH_EXT_END_OF_TRANSFER,
		PS_F_CH_OUTPUT_MODE => PS_F_CH_OUTPUT_MODE,
		MS_F2_REG_FULL => MS_F2_REG_FULL,
		PS_F_CH_IN_PROCESS => PS_F_CH_IN_PROCESS,
		MS_F_CH_INT_END_OF_TRANSFER => MS_F_CH_INT_END_OF_TRANSFER,
		MS_F1_REG_WORD_SEPARATOR => MS_F1_REG_WORD_SEPARATOR,
		PS_F_CH_INPUT_MODE => PS_F_CH_INPUT_MODE,
		PS_F1_REG_FULL => PS_F1_REG_FULL,
		PS_F_CH_EXT_END_OF_TRANSFER => PS_F_CH_EXT_END_OF_TRANSFER,
		MS_F1_REG_FULL => MS_F1_REG_FULL,
		PS_F2_REG_FULL => PS_F2_REG_FULL,
		MS_PROGRAM_RESET_2 => MS_PROGRAM_RESET_2,
		MS_F_CH_FILE_OP => MS_F_CH_FILE_OP,
		PS_FILE_OP_DLY_EXTENSION => PS_FILE_OP_DLY_EXTENSION,
		MS_SET_I_RING_INTERRUPT => MS_SET_I_RING_INTERRUPT,
		PS_INDEX_REQUIRED => PS_INDEX_REQUIRED,
		PS_INDEX_NOT_REQUIRED => PS_INDEX_NOT_REQUIRED,
		PS_ADDR_TYPE_OP_CODES => PS_ADDR_TYPE_OP_CODES,
		PS_TWO_ADDRESS_OP_CODES => PS_TWO_ADDRESS_OP_CODES,
		MS_UNITS_CTRL_LATCH => MS_UNITS_CTRL_LATCH,
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL => MS_INTR_BRANCH_DOT_B_CYCLE_CTRL,
		PS_ARS_NO_OP => PS_ARS_NO_OP,
		PS_OP_MOD_TIME => PS_OP_MOD_TIME,
		PS_NO_D_CY_AT_I_RING_6_OPS => PS_NO_D_CY_AT_I_RING_6_OPS,
		PS_2_CHAR_ONLY_OP_CODES => PS_2_CHAR_ONLY_OP_CODES,
		PS_NO_C_OR_D_CYCLE_OP_CODES => PS_NO_C_OR_D_CYCLE_OP_CODES,
		PS_1_ADDR_PLUS_MOD_OP_CODES => PS_1_ADDR_PLUS_MOD_OP_CODES,
		PS_2_ADDR_NO_MOD_OP_CODES => PS_2_ADDR_NO_MOD_OP_CODES,
		PS_2_ADDR_PLUS_MOD_OP_CODES => PS_2_ADDR_PLUS_MOD_OP_CODES,
		MS_NOT_PERCENT_TYPE_OP_CODES => MS_NOT_PERCENT_TYPE_OP_CODES,
		MS_TWO_ADDRESS_OP_CODES => MS_TWO_ADDRESS_OP_CODES,
		MS_UNIT_CTRL_OP_CODE => MS_UNIT_CTRL_OP_CODE,
		PS_CLEAR_OP_CODE => PS_CLEAR_OP_CODE,
		PS_1401_POUND_SIGN_OP_CODE => PS_1401_POUND_SIGN_OP_CODE,
		MS_1401_NO_OP_DOT_LIROC => MS_1401_NO_OP_DOT_LIROC,
		PS_SET_WORD_MARK_OP_CODE => PS_SET_WORD_MARK_OP_CODE,
		MS_STORAGE_SCAN_ROUTINE => MS_STORAGE_SCAN_ROUTINE,
		PS_C_CYCLE_OP_CODES => PS_C_CYCLE_OP_CODES,
		PS_ADD_TYPE_OP_CODES => PS_ADD_TYPE_OP_CODES,
		PS_START_AUTO_STARTMODE_STAR_AUTS_STAR => PS_START_AUTO_STARTMODE_STAR_AUTS_STAR,
		MS_ERROR_RESTART => MS_ERROR_RESTART,
		PS_RESET_STOP_KEY_LATCH_STAR_AUTS_STAR => PS_RESET_STOP_KEY_LATCH_STAR_AUTS_STAR,
		MS_STORAGE_SCAN_MODE => MS_STORAGE_SCAN_MODE,
		PS_CONS_CLOCK_1_POS => PS_CONS_CLOCK_1_POS,
		MV_CONS_MODE_SW_I_E_CYCLE_MODE => MV_CONS_MODE_SW_I_E_CYCLE_MODE,
		MV_CONS_MODE_SW_RUN_MODE => MV_CONS_MODE_SW_RUN_MODE,
		PS_CONS_STOP_PRINT_COMPLETE => PS_CONS_STOP_PRINT_COMPLETE,
		MS_CONSOLE_CYCLE_START => MS_CONSOLE_CYCLE_START,
		MS_ONLY_PROGRAM_RESET => MS_ONLY_PROGRAM_RESET,
		MS_COMP_OR_POWER_ON_RESET => MS_COMP_OR_POWER_ON_RESET,
		MS_DISPLAY_END_OF_MEMORY => MS_DISPLAY_END_OF_MEMORY,
		PS_CONS_CLOCK_3_POS_1 => PS_CONS_CLOCK_3_POS_1,
		MV_CONSOLE_MODE_SW_STOP_POS => MV_CONSOLE_MODE_SW_STOP_POS,
		MS_COMP_RST_CLOCK_START => MS_COMP_RST_CLOCK_START,
		PS_ADDR_SET_KEYBOARD_LOCK => PS_ADDR_SET_KEYBOARD_LOCK,
		MS_CONSOLE_STROBE => MS_CONSOLE_STROBE,
		PS_EARLY_COMPUTER_RESET => PS_EARLY_COMPUTER_RESET,
		MV_CONS_CYCLE_CTRL_LOGIC_STEP => MV_CONS_CYCLE_CTRL_LOGIC_STEP,
		PS_DISPLAY_ROUTINE_1 => PS_DISPLAY_ROUTINE_1,
		MV_CONS_MODE_SW_DISPLAY_MODE => MV_CONS_MODE_SW_DISPLAY_MODE,
		MV_CONS_MODE_SW_ALTER_MODE => MV_CONS_MODE_SW_ALTER_MODE,
		MS_STOP_DOT_BRANCH_OP_CODE => MS_STOP_DOT_BRANCH_OP_CODE,
		PS_NO_SCAN => PS_NO_SCAN,
		MV_CONS_CYCLE_CTRL_STOR_SCAN => MV_CONS_CYCLE_CTRL_STOR_SCAN,
		M36_VOLTS => M36_VOLTS,
		PS_ADDRESS_STOP => PS_ADDRESS_STOP,
		PS_A_CH_NOT_BUS => PS_A_CH_NOT_BUS,
		PS_OP_MOD_REG_NOT_BUS => PS_OP_MOD_REG_NOT_BUS,
		PS_OP_MOD_REG_BUS => PS_OP_MOD_REG_BUS,
		PS_B_CH_NOT_BUS => PS_B_CH_NOT_BUS,
		PS_A_CH_BUS => PS_A_CH_BUS,
		PS_B_CH_BUS => PS_B_CH_BUS,
		SWITCH_ROT_STOR_SCAN => SWITCH_ROT_STOR_SCAN,
		SWITCH_MOM_CONS_START => SWITCH_MOM_CONS_START,
		SWITCH_MOM_CE_START => SWITCH_MOM_CE_START,
		SWITCH_MOM_CONS_STOP => SWITCH_MOM_CONS_STOP,
		SWITCH_MOM_CE_STOP_SW => SWITCH_MOM_CE_STOP_SW,
		SWITCH_TOG_I_O_CHK_ST => SWITCH_TOG_I_O_CHK_ST,
		SWITCH_TOG_ADDR_STOP => SWITCH_TOG_ADDR_STOP,
		PS_OSCILLATOR => PS_OSCILLATOR,
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS => PP_SPECIAL_OR_12V_FOR_REL_DRIVERS,
		PS_1ST_CLOCK_PULSE_1 => PS_1ST_CLOCK_PULSE_1,
		PS_2ND_CLOCK_PULSE_2 => PS_2ND_CLOCK_PULSE_2,
		PS_STOPPED_DOT_NOT_IN_PROCESS => PS_STOPPED_DOT_NOT_IN_PROCESS,
		PS_CLOCK_STOPPED_STAR_AUTS_STAR => PS_CLOCK_STOPPED_STAR_AUTS_STAR,
		PS_CLOCK_STOPPED => PS_CLOCK_STOPPED,
		MS_CLOCK_STOPPED => MS_CLOCK_STOPPED,
		PS_EARLY_LAST_GATE_I_O => PS_EARLY_LAST_GATE_I_O,
		MS_ANY_LAST_GATE => MS_ANY_LAST_GATE,
		PS_ANY_LAST_GATE => PS_ANY_LAST_GATE,
		PS_LOGIC_GATE_Z => PS_LOGIC_GATE_Z,
		PS_INDEX_GATE => PS_INDEX_GATE,
		PS_INSN_RO_GATE => PS_INSN_RO_GATE,
		PS_LOGIC_GATE_A_1 => PS_LOGIC_GATE_A_1,
		MS_LOGIC_GATE_A_1 => MS_LOGIC_GATE_A_1,
		PS_LOGIC_GATE_B_1 => PS_LOGIC_GATE_B_1,
		MS_LOGIC_GATE_B_1 => MS_LOGIC_GATE_B_1,
		MS_LOGIC_GATE_C_1 => MS_LOGIC_GATE_C_1,
		PS_LOGIC_GATE_C_1 => PS_LOGIC_GATE_C_1,
		MS_LOGIC_GATE_D_1 => MS_LOGIC_GATE_D_1,
		PS_LOGIC_GATE_C_OR_D => PS_LOGIC_GATE_C_OR_D,
		PS_LOGIC_GATE_D_1 => PS_LOGIC_GATE_D_1,
		PS_LOGIC_GATE_E_1 => PS_LOGIC_GATE_E_1,
		PS_LOGIC_GATE_E_2 => PS_LOGIC_GATE_E_2,
		MS_LOGIC_GATE_E_1 => MS_LOGIC_GATE_E_1,
		MY_LOGIC_GATE_E => MY_LOGIC_GATE_E,
		PS_LOGIC_GATE_F_1 => PS_LOGIC_GATE_F_1,
		MY_LOGIC_GATE_F_1 => MY_LOGIC_GATE_F_1,
		MS_LOGIC_GATE_F_1 => MS_LOGIC_GATE_F_1,
		MS_LOGIC_GATE_G => MS_LOGIC_GATE_G,
		PS_LOGIC_GATE_G => PS_LOGIC_GATE_G,
		PS_LOGIC_GATE_H => PS_LOGIC_GATE_H,
		PS_LOGIC_GATE_J => PS_LOGIC_GATE_J,
		MS_LOGIC_GATE_K => MS_LOGIC_GATE_K,
		PS_LOGIC_GATE_K => PS_LOGIC_GATE_K,
		MS_LOGIC_GATE_R => MS_LOGIC_GATE_R,
		PS_LOGIC_GATE_R => PS_LOGIC_GATE_R,
		MS_LOGIC_GATE_S => MS_LOGIC_GATE_S,
		MS_LOGIC_GATE_T => MS_LOGIC_GATE_T,
		MS_LOGIC_GATE_U => MS_LOGIC_GATE_U,
		PS_LOGIC_GATE_U => PS_LOGIC_GATE_U,
		MS_LOGIC_GATE_V => MS_LOGIC_GATE_V,
		MS_LOGIC_GATE_W => MS_LOGIC_GATE_W,
		PS_LOGIC_GATE_W => PS_LOGIC_GATE_W,
		MY_READ_CALL => MY_READ_CALL,
		PS_LOGIC_GATE_A_OR_R => PS_LOGIC_GATE_A_OR_R,
		PS_LOGIC_GATE_B_OR_C => PS_LOGIC_GATE_B_OR_C,
		PS_LOGIC_GATE_D_OR_E_OR_F => PS_LOGIC_GATE_D_OR_E_OR_F,
		PS_LOGIC_GATE_S_OR_T => PS_LOGIC_GATE_S_OR_T,
		PS_LOGIC_GATE_U_OR_V_OR_W => PS_LOGIC_GATE_U_OR_V_OR_W,
		PS_LOGIC_GATE_E_OR_V => PS_LOGIC_GATE_E_OR_V,
		MS_LOGIC_GATE_B_OR_S => MS_LOGIC_GATE_B_OR_S,
		MS_LOGIC_GATE_C_OR_T => MS_LOGIC_GATE_C_OR_T,
		PS_LOGIC_GATE_C_OR_T => PS_LOGIC_GATE_C_OR_T,
		MY_LOGIC_GATE_D_OR_U => MY_LOGIC_GATE_D_OR_U,
		PS_LOGIC_GATE_F_OR_W => PS_LOGIC_GATE_F_OR_W,
		MY_LOGIC_GATE_B_OR_S => MY_LOGIC_GATE_B_OR_S,
		MY_LOGIC_GATE_C_OR_T => MY_LOGIC_GATE_C_OR_T,
		MY_LOGIC_GATE_E_OR_V => MY_LOGIC_GATE_E_OR_V,
		MY_LOGIC_GATE_F_OR_W => MY_LOGIC_GATE_F_OR_W,
		PS_2ND_CLOCK_PULSE_3 => PS_2ND_CLOCK_PULSE_3,
		PS_2ND_CLOCK_PULSE_3_JRJ => PS_2ND_CLOCK_PULSE_3_JRJ,
		PS_I_RING_12_TIME_STAR_1311_STAR => PS_I_RING_12_TIME_STAR_1311_STAR,
		PS_I_RING_3_OR_8_TIME => PS_I_RING_3_OR_8_TIME,
		PS_I_RING_4_OR_9_TIME => PS_I_RING_4_OR_9_TIME,
		PS_I_RING_5_OR_10_TIME => PS_I_RING_5_OR_10_TIME,
		PS_I_RING_1_OR_6_TIME => PS_I_RING_1_OR_6_TIME,
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 => PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8,
		PS_I_RING_7_OR_1401_6_OR_8 => PS_I_RING_7_OR_1401_6_OR_8,
		PS_I_RING_6_OR_1401_AND_8_TIME => PS_I_RING_6_OR_1401_AND_8_TIME,
		PS_I_RING_2_OR_7_TIME => PS_I_RING_2_OR_7_TIME,
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME => PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME,
		PS_I_RING_1_OR_1401_AND_3_TIME => PS_I_RING_1_OR_1401_AND_3_TIME,
		PS_1ST_ADDRESS => PS_1ST_ADDRESS,
		PS_2ND_ADDRESS => PS_2ND_ADDRESS,
		PS_LOGIC_GATE_EARLY_B => PS_LOGIC_GATE_EARLY_B,
		PS_LOGIC_GATE_EARLY_F => PS_LOGIC_GATE_EARLY_F,
		PS_LOGIC_GATE_EARLY_B_OR_S => PS_LOGIC_GATE_EARLY_B_OR_S,
		PS_LOGIC_GATE_SPECIAL_A => PS_LOGIC_GATE_SPECIAL_A,
		PS_LOGIC_GATE_SPECIAL_A_1 => PS_LOGIC_GATE_SPECIAL_A_1,
		PS_B_TO_LAST_LOGIC_GATE => PS_B_TO_LAST_LOGIC_GATE,
		PS_LOGIC_GATE_EARLY_S => PS_LOGIC_GATE_EARLY_S,
		PS_A_CYCLE => PS_A_CYCLE,
		MS_A_CYCLE => MS_A_CYCLE,
		PS_A_OR_B_CYCLE => PS_A_OR_B_CYCLE,
		PS_B_CYCLE => PS_B_CYCLE,
		PS_B_CYCLE_1 => PS_B_CYCLE_1,
		PS_B_OR_E_OR_F_CYCLE_CTRL => PS_B_OR_E_OR_F_CYCLE_CTRL,
		PS_I_CYCLE => PS_I_CYCLE,
		MS_I_CYCLE_DOT_NOT_CR_DISABLE => MS_I_CYCLE_DOT_NOT_CR_DISABLE,
		PS_I_CYCLE_1 => PS_I_CYCLE_1,
		PS_I_CYCLE_DOT_NOT_CR_DISABLE => PS_I_CYCLE_DOT_NOT_CR_DISABLE,
		MS_I_CYCLE => MS_I_CYCLE,
		PS_X_CYCLE => PS_X_CYCLE,
		MS_X_CYCLE_DOT_NOT_CR_DISABLE => MS_X_CYCLE_DOT_NOT_CR_DISABLE,
		MS_X_CYCLE => MS_X_CYCLE,
		MS_C_CYCLE_DOT_NOT_CR_DISABLE => MS_C_CYCLE_DOT_NOT_CR_DISABLE,
		PS_C_CYCLE => PS_C_CYCLE,
		PS_C_CYCLE_1 => PS_C_CYCLE_1,
		PS_A_OR_C_CYCLE => PS_A_OR_C_CYCLE,
		MS_D_CYCLE_DOT_NOT_CR_DISABLE => MS_D_CYCLE_DOT_NOT_CR_DISABLE,
		PS_D_CYCLE => PS_D_CYCLE,
		PS_C_OR_D_CYCLE => PS_C_OR_D_CYCLE,
		PS_B_OR_E_OR_F_CYCLE => PS_B_OR_E_OR_F_CYCLE,
		PS_B_OR_D_CYCLE => PS_B_OR_D_CYCLE,
		PS_A_CYCLE_CTRL => PS_A_CYCLE_CTRL,
		MS_A_CYCLE_CTRL => MS_A_CYCLE_CTRL,
		PS_C_CYCLE_CTRL => PS_C_CYCLE_CTRL,
		PS_C_OR_D_CYCLE_CTRL => PS_C_OR_D_CYCLE_CTRL,
		PS_B_CYCLE_CTRL => PS_B_CYCLE_CTRL,
		PS_D_CYCLE_CTRL => PS_D_CYCLE_CTRL,
		MS_DISPLAY_OR_ALTER => MS_DISPLAY_OR_ALTER,
		PS_DISPLAY_OR_ALTER => PS_DISPLAY_OR_ALTER,
		MS_DISPLAY_OR_ALTER_SET_2ND_SCAN => MS_DISPLAY_OR_ALTER_SET_2ND_SCAN,
		PS_I_CYCLE_CTRL => PS_I_CYCLE_CTRL,
		MS_I_CYCLE_CTRL => MS_I_CYCLE_CTRL,
		PS_X_CYCLE_CTRL => PS_X_CYCLE_CTRL,
		MS_X_CYCLE_CTRL => MS_X_CYCLE_CTRL,
		MS_I_O_LAST_EX_DOT_Z => MS_I_O_LAST_EX_DOT_Z,
		MS_LAST_EX_DOT_NEXT_TO_LAST => MS_LAST_EX_DOT_NEXT_TO_LAST,
		PS_STOP_AT_F => PS_STOP_AT_F,
		MS_STOP_AT_F_DOT_B_CYCLE => MS_STOP_AT_F_DOT_B_CYCLE,
		MS_STORAGE_SCAN_RGEN => MS_STORAGE_SCAN_RGEN,
		PS_LAST_LOGIC_GATE_1 => PS_LAST_LOGIC_GATE_1,
		MS_LAST_LOGIC_GATE_1 => MS_LAST_LOGIC_GATE_1,
		PS_NEXT_TO_LAST_LOGIC_GATE => PS_NEXT_TO_LAST_LOGIC_GATE,
		PS_LAST_LOGIC_GATE_2 => PS_LAST_LOGIC_GATE_2,
		MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN => MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN,
		PS_STOP_AT_H => PS_STOP_AT_H,
		PS_STOP_AT_J => PS_STOP_AT_J,
		MS_STORAGE_SCAN_LOAD => MS_STORAGE_SCAN_LOAD,
		PS_STOP_AT_K => PS_STOP_AT_K,
		MS_DATA_MOVE_A_CYCLE_CTRL_SET => MS_DATA_MOVE_A_CYCLE_CTRL_SET,
		MS_EDIT_SET_A_CYCLE_CTRL => MS_EDIT_SET_A_CYCLE_CTRL,
		MS_SET_A_CYCLE_CTRL_ON_Z_OP => MS_SET_A_CYCLE_CTRL_ON_Z_OP,
		MS_STORE_AR_SET_A_CYCLE_CTRL_A => MS_STORE_AR_SET_A_CYCLE_CTRL_A,
		MS_STORE_AR_SET_A_CYCLE_CTRL_B => MS_STORE_AR_SET_A_CYCLE_CTRL_B,
		MS_LAST_I_CYCLE_B => MS_LAST_I_CYCLE_B,
		MS_G_OP_SET_C_CYCLE_CTRL_B => MS_G_OP_SET_C_CYCLE_CTRL_B,
		MS_STORE_AR_SET_C_CYCLE_CTRL_A => MS_STORE_AR_SET_C_CYCLE_CTRL_A,
		MS_STORE_AR_SET_C_CYCLE_CTRL_B => MS_STORE_AR_SET_C_CYCLE_CTRL_B,
		MS_NO_LAST_GATE => MS_NO_LAST_GATE,
		MS_ALT_ROUTINE_DOT_2ND_SCAN => MS_ALT_ROUTINE_DOT_2ND_SCAN,
		PS_INSTRUCTION_CHECK_GATE => PS_INSTRUCTION_CHECK_GATE,
		MS_WORD_MARK_OP_DOT_A_CYCLE => MS_WORD_MARK_OP_DOT_A_CYCLE,
		MS_1401_Q_OP_TRANS => MS_1401_Q_OP_TRANS,
		MS_EDIT_SET_B_CYCLE_CTRL_A => MS_EDIT_SET_B_CYCLE_CTRL_A,
		MS_EDIT_SET_B_CYCLE_CTRL_G => MS_EDIT_SET_B_CYCLE_CTRL_G,
		MS_E_CYCLE_DOT_ANY_LAST_GATE => MS_E_CYCLE_DOT_ANY_LAST_GATE,
		MS_F_CYCLE_DOT_ANY_LAST_GATE => MS_F_CYCLE_DOT_ANY_LAST_GATE,
		MS_F_CYCLE_REQUIRED => MS_F_CYCLE_REQUIRED,
		MS_E_CYCLE_CTRL => MS_E_CYCLE_CTRL,
		PS_E_CYCLE_CTRL => PS_E_CYCLE_CTRL,
		PS_E_CYCLE => PS_E_CYCLE,
		PS_OVERLAPPED_CYCLE_CTRL => PS_OVERLAPPED_CYCLE_CTRL,
		PS_E_CYCLE_CTRL_STAR_1311 => PS_E_CYCLE_CTRL_STAR_1311,
		MS_F_CYCLE_CTRL => MS_F_CYCLE_CTRL,
		MS_F_CYCLE => MS_F_CYCLE,
		PS_F_CYCLE_CTRL => PS_F_CYCLE_CTRL,
		PS_F_CYCLE => PS_F_CYCLE,
		PS_I_RING_CTRL => PS_I_RING_CTRL,
		MS_I_RING_CTRL => MS_I_RING_CTRL,
		MS_1401_B_CYCLE_I_RING_OP => MS_1401_B_CYCLE_I_RING_OP,
		PS_SET_OP_REG => PS_SET_OP_REG,
		PS_LAST_INSN_RO_CYCLE_1 => PS_LAST_INSN_RO_CYCLE_1,
		PS_LAST_INSN_RO_CYCLE_2 => PS_LAST_INSN_RO_CYCLE_2,
		PS_LAST_INSN_RO_CYCLE => PS_LAST_INSN_RO_CYCLE,
		MS_LAST_INSN_RO_CYCLE => MS_LAST_INSN_RO_CYCLE,
		PS_RD_1ST_ADDR_TO_A_AND_C_AR => PS_RD_1ST_ADDR_TO_A_AND_C_AR,
		PS_RD_2ND_ADDR_TO_B_AND_D_AR => PS_RD_2ND_ADDR_TO_B_AND_D_AR,
		MS_1401_UNCOND_BRANCH => MS_1401_UNCOND_BRANCH,
		MS_1401_CLEAR_DOT_I_RING_11 => MS_1401_CLEAR_DOT_I_RING_11,
		PS_1401_LAST_I_CYCLE => PS_1401_LAST_I_CYCLE,
		MS_1401_LAST_I_CYCLE => MS_1401_LAST_I_CYCLE,
		MS_START_KEY => MS_START_KEY,
		PS_START_KEY_2 => PS_START_KEY_2,
		PS_RUN_OR_IE_MODE_STAR_AUTS_STAR => PS_RUN_OR_IE_MODE_STAR_AUTS_STAR,
		MS_CONSOLE_SET_START_CND => MS_CONSOLE_SET_START_CND,
		PS_PROCESS_ROUTINE => PS_PROCESS_ROUTINE,
		MS_STOP_KEY_LATCH => MS_STOP_KEY_LATCH,
		MS_START_KEY_PULSE => MS_START_KEY_PULSE,
		MS_PROCESS_ROUTINE => MS_PROCESS_ROUTINE,
		PS_STOP_KEY_LATCH => PS_STOP_KEY_LATCH,
		MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN => MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN,
		MS_1401_I_O_CK_STOP_SW => MS_1401_I_O_CK_STOP_SW,
		PS_1401_I_O_CK_STOP_SW => PS_1401_I_O_CK_STOP_SW,
		MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN => MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN,
		LAMP_15A1K24 => LAMP_15A1K24,
		MS_I_RING_HDL_BUS => MS_I_RING_HDL_BUS,
		PS_I_RING_HDL_BUS => PS_I_RING_HDL_BUS,
		LAMPS_LOGIC_GATE_RING => LAMPS_LOGIC_GATE_RING,
		LAMPS_IRING => LAMPS_IRING,
		LAMPS_CYCLE_CE => LAMPS_CYCLE_CE,
		LAMPS_CYCLE_CONSOLE => LAMPS_CYCLE_CONSOLE);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

   MS_COMPUTER_RESET_1 <= MS_COMPUTER_RESET;
   MS_PROGRAM_RESET_1 <= MS_PROGRAM_RESET;
   MS_PROGRAM_RESET_2 <= MS_PROGRAM_RESET;
   MS_PROGRAM_RESET_3 <= MS_PROGRAM_RESET;
   MS_PROGRAM_RESET_5 <= MS_PROGRAM_RESET;
   
   PS_B_CH_BUS <= "01100101";  -- BCD "N" (noop) with word mark   
   
   PS_B_CH_WM_BIT_1 <= PS_B_CH_BUS(6);
   PS_B_CH_WM_BIT_2 <= PS_B_CH_WM_BIT_1;
   PS_B_CH_NOT_BUS <= not PS_B_CH_BUS;
   
   MS_STOP_AT_F_DOT_LOGIC_GATE_D <= MS_LOGIC_GATE_D_1;      -- NOOP stops at Logic Gate F.
   
uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin
   
   wait for 1 us;
   MS_COMP_RST_CLOCK_START <= '0';
   wait for 1 us;
   MS_COMP_RST_CLOCK_START <= '1';
   SWITCH_ROT_STOR_SCAN <= "001000";  -- Storage Scan Off
   MS_COMPUTER_RESET <= '0';
   MS_PROGRAM_RESET <= '0';
   wait for 1 us;
   MS_COMPUTER_RESET <= '1';
   MS_PROGRAM_RESET <= '1';
   
   PS_CONS_STOP_PRINT_COMPLETE <= '1';  -- Console not currently printing anything
   PS_NO_C_OR_D_CYCLE_OP_CODES <= '1';  -- Hopefully resets I ring at I Ring 1 time (NO OP)
   -- PS_ARS_NO_OP <= '1';                 -- N op code
  
   PS_CONS_CLOCK_1_POS <= '1';
   wait for 30 ns;
   -- PS_CONS_CLOCK_1_POS <= '0';
   PS_CONS_CLOCK_3_POS_1 <= '1';
      
   wait for 1 us;
   MV_CONS_MODE_SW_RUN_MODE <= '0';
   wait for 1 us;
   SWITCH_MOM_CONS_START <= '1';
   wait for 1 us;
   SWITCH_MOM_CONS_START <= '0';
   PS_CONS_CLOCK_1_POS <= '0';
   PS_CONS_CLOCK_3_POS_1 <= '0';
   wait for 50 us;
   SWITCH_MOM_CONS_STOP <= '1';
   wait for 1 us;
   -- Help out the stop if instruction readout isn't working
   MS_MASTER_ERROR <= '0';
   SWITCH_MOM_CONS_STOP <= '0';
   
   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

END;
