[2021-09-09 09:58:32,880]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-09 09:58:32,880]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:58:33,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; ".

Peak memory: 14495744 bytes

[2021-09-09 09:58:33,117]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:58:33,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34783232 bytes

[2021-09-09 09:58:33,243]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-09 09:58:33,244]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:58:33,271]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 6590464 bytes

[2021-09-09 09:58:33,271]mapper_test.py:220:[INFO]: area: 20 level: 2
[2021-09-09 11:55:47,979]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-09 11:55:47,979]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:55:48,216]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; ".

Peak memory: 14516224 bytes

[2021-09-09 11:55:48,216]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:55:48,375]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34652160 bytes

[2021-09-09 11:55:48,376]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-09 11:55:48,377]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:55:50,152]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 13574144 bytes

[2021-09-09 11:55:50,153]mapper_test.py:220:[INFO]: area: 20 level: 2
[2021-09-09 13:25:54,682]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-09 13:25:54,683]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:25:54,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; ".

Peak memory: 14323712 bytes

[2021-09-09 13:25:54,916]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:25:55,073]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34820096 bytes

[2021-09-09 13:25:55,075]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-09 13:25:55,075]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:25:56,843]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 13434880 bytes

[2021-09-09 13:25:56,844]mapper_test.py:220:[INFO]: area: 20 level: 2
[2021-09-09 15:04:50,968]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-09 15:04:50,968]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:04:50,968]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:04:51,100]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34459648 bytes

[2021-09-09 15:04:51,101]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-09 15:04:51,102]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:04:53,078]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 13557760 bytes

[2021-09-09 15:04:53,079]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-09 15:33:55,011]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-09 15:33:55,011]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:33:55,012]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:33:55,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34725888 bytes

[2021-09-09 15:33:55,149]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-09 15:33:55,149]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:33:57,100]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 13664256 bytes

[2021-09-09 15:33:57,101]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-09 16:11:58,434]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-09 16:11:58,434]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:11:58,434]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:11:58,602]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34484224 bytes

[2021-09-09 16:11:58,603]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-09 16:11:58,603]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:12:00,553]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 13672448 bytes

[2021-09-09 16:12:00,554]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-09 16:46:41,244]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-09 16:46:41,245]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:46:41,245]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:46:41,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34656256 bytes

[2021-09-09 16:46:41,382]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-09 16:46:41,382]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:46:43,331]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 13606912 bytes

[2021-09-09 16:46:43,332]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-09 17:23:02,337]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-09 17:23:02,338]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:23:02,338]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:23:02,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34656256 bytes

[2021-09-09 17:23:02,472]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-09 17:23:02,472]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:23:04,410]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 13660160 bytes

[2021-09-09 17:23:04,410]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-13 23:28:25,803]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-13 23:28:25,803]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:25,804]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:25,952]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34443264 bytes

[2021-09-13 23:28:25,953]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-13 23:28:25,954]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:27,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :38
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11710464 bytes

[2021-09-13 23:28:27,720]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-13 23:42:04,497]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-13 23:42:04,497]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:04,497]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:04,624]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34230272 bytes

[2021-09-13 23:42:04,625]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-13 23:42:04,626]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:04,653]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 6578176 bytes

[2021-09-13 23:42:04,653]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-14 08:58:08,980]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-14 08:58:08,980]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:08,980]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:09,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34111488 bytes

[2021-09-14 08:58:09,157]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-14 08:58:09,158]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:10,842]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 13619200 bytes

[2021-09-14 08:58:10,843]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-14 09:21:02,877]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-14 09:21:02,878]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:02,878]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:03,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34418688 bytes

[2021-09-14 09:21:03,049]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-14 09:21:03,049]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:03,070]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 6615040 bytes

[2021-09-14 09:21:03,071]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-15 15:31:51,869]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-15 15:31:51,870]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:31:51,870]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:31:51,979]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34570240 bytes

[2021-09-15 15:31:51,980]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-15 15:31:51,980]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:31:53,575]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 13856768 bytes

[2021-09-15 15:31:53,576]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-15 15:54:27,215]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-15 15:54:27,215]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:27,216]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:27,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34205696 bytes

[2021-09-15 15:54:27,332]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-15 15:54:27,332]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:27,360]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 6225920 bytes

[2021-09-15 15:54:27,361]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-18 14:02:24,826]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-18 14:02:24,827]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:24,827]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:24,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34201600 bytes

[2021-09-18 14:02:24,999]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-18 14:02:25,000]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:26,645]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11583488 bytes

[2021-09-18 14:02:26,645]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-18 16:26:58,048]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-18 16:26:58,049]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:26:58,049]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:26:58,160]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34553856 bytes

[2021-09-18 16:26:58,161]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-18 16:26:58,161]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:26:59,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11681792 bytes

[2021-09-18 16:26:59,800]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-22 08:58:03,612]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-22 08:58:03,613]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:03,613]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:03,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34250752 bytes

[2021-09-22 08:58:03,779]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-22 08:58:03,779]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:04,585]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :3
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11202560 bytes

[2021-09-22 08:58:04,585]mapper_test.py:220:[INFO]: area: 33 level: 3
[2021-09-22 11:25:40,502]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-22 11:25:40,502]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:25:40,502]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:25:40,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34074624 bytes

[2021-09-22 11:25:40,617]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-22 11:25:40,618]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:25:42,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11886592 bytes

[2021-09-22 11:25:42,240]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-23 16:44:33,952]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-23 16:44:33,952]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:33,952]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:34,119]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34480128 bytes

[2021-09-23 16:44:34,120]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-23 16:44:34,120]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:35,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
balancing!
	current map manager:
		current min nodes:65
		current min depth:4
rewriting!
	current map manager:
		current min nodes:65
		current min depth:4
balancing!
	current map manager:
		current min nodes:65
		current min depth:4
rewriting!
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-09-23 16:44:35,678]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-23 17:07:41,776]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-23 17:07:41,776]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:07:41,776]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:07:41,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34250752 bytes

[2021-09-23 17:07:41,888]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-23 17:07:41,888]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:07:43,506]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
balancing!
	current map manager:
		current min nodes:65
		current min depth:4
rewriting!
	current map manager:
		current min nodes:65
		current min depth:4
balancing!
	current map manager:
		current min nodes:65
		current min depth:4
rewriting!
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 12148736 bytes

[2021-09-23 17:07:43,506]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-23 18:09:11,466]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-23 18:09:11,466]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:11,467]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:11,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34418688 bytes

[2021-09-23 18:09:11,575]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-23 18:09:11,575]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:13,142]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
balancing!
	current map manager:
		current min nodes:65
		current min depth:4
rewriting!
	current map manager:
		current min nodes:65
		current min depth:4
balancing!
	current map manager:
		current min nodes:65
		current min depth:4
rewriting!
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11497472 bytes

[2021-09-23 18:09:13,142]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-27 16:36:21,126]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-27 16:36:21,127]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:21,127]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:21,296]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34635776 bytes

[2021-09-27 16:36:21,298]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-27 16:36:21,298]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:22,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
balancing!
	current map manager:
		current min nodes:65
		current min depth:4
rewriting!
	current map manager:
		current min nodes:65
		current min depth:4
balancing!
	current map manager:
		current min nodes:65
		current min depth:4
rewriting!
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11919360 bytes

[2021-09-27 16:36:22,874]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-27 17:43:04,913]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-27 17:43:04,914]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:43:04,914]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:43:05,080]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34439168 bytes

[2021-09-27 17:43:05,081]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-27 17:43:05,081]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:43:06,672]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
balancing!
	current map manager:
		current min nodes:65
		current min depth:4
rewriting!
	current map manager:
		current min nodes:65
		current min depth:4
balancing!
	current map manager:
		current min nodes:65
		current min depth:4
rewriting!
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 12066816 bytes

[2021-09-27 17:43:06,673]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-28 02:09:20,737]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-28 02:09:20,737]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:20,737]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:20,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34287616 bytes

[2021-09-28 02:09:20,849]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-28 02:09:20,849]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:22,431]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 12206080 bytes

[2021-09-28 02:09:22,431]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-28 16:48:49,446]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-28 16:48:49,447]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:48:49,448]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:48:49,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34201600 bytes

[2021-09-28 16:48:49,561]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-28 16:48:49,561]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:48:51,183]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 12091392 bytes

[2021-09-28 16:48:51,184]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-09-28 17:27:50,797]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-09-28 17:27:50,797]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:27:50,797]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:27:50,958]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34271232 bytes

[2021-09-28 17:27:50,959]mapper_test.py:156:[INFO]: area: 19 level: 2
[2021-09-28 17:27:50,959]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:27:52,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 12492800 bytes

[2021-09-28 17:27:52,529]mapper_test.py:220:[INFO]: area: 33 level: 2
[2021-10-09 10:41:54,627]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-09 10:41:54,628]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:54,628]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:54,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34287616 bytes

[2021-10-09 10:41:54,745]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-09 10:41:54,745]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:54,772]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 6766592 bytes

[2021-10-09 10:41:54,773]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-09 11:24:28,564]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-09 11:24:28,564]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:28,564]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:28,679]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34238464 bytes

[2021-10-09 11:24:28,680]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-09 11:24:28,681]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:28,708]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 6627328 bytes

[2021-10-09 11:24:28,709]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-09 16:32:13,606]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-09 16:32:13,606]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:13,606]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:13,767]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34422784 bytes

[2021-10-09 16:32:13,768]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-09 16:32:13,768]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:14,572]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11063296 bytes

[2021-10-09 16:32:14,573]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-09 16:49:21,464]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-09 16:49:21,465]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:21,465]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:21,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34234368 bytes

[2021-10-09 16:49:21,575]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-09 16:49:21,575]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:22,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-09 16:49:22,375]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-12 10:59:03,717]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-12 10:59:03,718]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:59:03,718]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:59:03,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34304000 bytes

[2021-10-12 10:59:03,835]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-12 10:59:03,836]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:59:05,517]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11395072 bytes

[2021-10-12 10:59:05,518]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-12 11:18:41,096]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-12 11:18:41,097]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:41,097]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:41,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34426880 bytes

[2021-10-12 11:18:41,216]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-12 11:18:41,217]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:41,260]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 6508544 bytes

[2021-10-12 11:18:41,261]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-12 13:34:31,777]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-12 13:34:31,777]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:31,777]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:31,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34385920 bytes

[2021-10-12 13:34:31,939]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-12 13:34:31,940]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:33,659]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11411456 bytes

[2021-10-12 13:34:33,660]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-12 15:05:12,045]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-12 15:05:12,045]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:12,045]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:12,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34308096 bytes

[2021-10-12 15:05:12,160]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-12 15:05:12,161]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:13,852]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11046912 bytes

[2021-10-12 15:05:13,853]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-12 18:50:06,389]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-12 18:50:06,389]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:06,389]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:06,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34299904 bytes

[2021-10-12 18:50:06,504]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-12 18:50:06,504]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:08,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11001856 bytes

[2021-10-12 18:50:08,199]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-18 11:43:38,528]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-18 11:43:38,529]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:43:38,529]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:43:38,687]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34217984 bytes

[2021-10-18 11:43:38,688]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-18 11:43:38,689]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:43:40,324]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11038720 bytes

[2021-10-18 11:43:40,325]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-18 12:04:03,511]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-18 12:04:03,511]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:03,511]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:03,634]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34136064 bytes

[2021-10-18 12:04:03,635]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-18 12:04:03,636]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:03,661]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 5877760 bytes

[2021-10-18 12:04:03,662]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-19 14:12:00,545]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-19 14:12:00,546]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:00,546]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:00,663]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34443264 bytes

[2021-10-19 14:12:00,664]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-19 14:12:00,664]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:00,682]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 6004736 bytes

[2021-10-19 14:12:00,682]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-22 13:33:45,978]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-22 13:33:45,978]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:45,978]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:46,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34361344 bytes

[2021-10-22 13:33:46,100]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-22 13:33:46,101]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:46,156]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 8830976 bytes

[2021-10-22 13:33:46,156]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-22 13:54:38,762]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-22 13:54:38,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:38,763]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:38,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34291712 bytes

[2021-10-22 13:54:38,878]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-22 13:54:38,878]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:38,953]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 8744960 bytes

[2021-10-22 13:54:38,954]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-22 14:02:21,301]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-22 14:02:21,302]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:21,302]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:21,421]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34422784 bytes

[2021-10-22 14:02:21,422]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-22 14:02:21,422]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:21,449]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 6029312 bytes

[2021-10-22 14:02:21,449]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-22 14:05:42,212]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-22 14:05:42,213]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:42,213]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:42,328]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34312192 bytes

[2021-10-22 14:05:42,329]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-22 14:05:42,329]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:42,345]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 6098944 bytes

[2021-10-22 14:05:42,346]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-23 13:33:10,251]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-23 13:33:10,251]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:10,252]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:10,368]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34140160 bytes

[2021-10-23 13:33:10,369]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-23 13:33:10,370]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:12,007]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():36
		max delay       :2
		max area        :34
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11206656 bytes

[2021-10-23 13:33:12,008]mapper_test.py:224:[INFO]: area: 36 level: 2
[2021-10-24 17:44:46,574]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-24 17:44:46,574]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:44:46,574]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:44:46,742]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34258944 bytes

[2021-10-24 17:44:46,743]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-24 17:44:46,743]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:44:48,383]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 11141120 bytes

[2021-10-24 17:44:48,384]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-24 18:05:12,911]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-24 18:05:12,911]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:12,911]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:13,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34320384 bytes

[2021-10-24 18:05:13,027]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-24 18:05:13,027]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:14,704]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
	current map manager:
		current min nodes:65
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :31
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 10993664 bytes

[2021-10-24 18:05:14,705]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-26 10:25:33,265]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-26 10:25:33,265]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:33,266]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:33,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34226176 bytes

[2021-10-26 10:25:33,387]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-26 10:25:33,387]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:33,410]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	current map manager:
		current min nodes:65
		current min depth:5
	Report mapping result:
		klut_size()     :42
		klut.num_gates():19
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 5844992 bytes

[2021-10-26 10:25:33,411]mapper_test.py:224:[INFO]: area: 19 level: 2
[2021-10-26 11:02:59,681]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-26 11:02:59,681]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:02:59,682]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:02:59,825]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34283520 bytes

[2021-10-26 11:02:59,826]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-26 11:02:59,826]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:03:01,518]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :42
		klut.num_gates():19
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 10870784 bytes

[2021-10-26 11:03:01,518]mapper_test.py:224:[INFO]: area: 19 level: 2
[2021-10-26 11:23:49,032]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-26 11:23:49,033]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:23:49,033]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:23:49,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34304000 bytes

[2021-10-26 11:23:49,149]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-26 11:23:49,149]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:23:50,777]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :52
		klut.num_gates():29
		max delay       :2
		max area        :34
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 10915840 bytes

[2021-10-26 11:23:50,777]mapper_test.py:224:[INFO]: area: 29 level: 2
[2021-10-26 12:21:54,824]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-26 12:21:54,824]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:21:54,825]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:21:54,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34123776 bytes

[2021-10-26 12:21:54,938]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-26 12:21:54,939]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:21:56,566]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 10985472 bytes

[2021-10-26 12:21:56,566]mapper_test.py:224:[INFO]: area: 33 level: 2
[2021-10-26 14:13:03,503]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-26 14:13:03,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:03,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:03,624]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34160640 bytes

[2021-10-26 14:13:03,625]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-26 14:13:03,626]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:03,642]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :42
		klut.num_gates():19
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 5943296 bytes

[2021-10-26 14:13:03,643]mapper_test.py:224:[INFO]: area: 19 level: 2
[2021-10-29 16:10:08,416]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-10-29 16:10:08,416]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:08,417]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:08,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34091008 bytes

[2021-10-29 16:10:08,537]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-10-29 16:10:08,537]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:08,554]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :51
		klut.num_gates():28
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
Peak memory: 5922816 bytes

[2021-10-29 16:10:08,555]mapper_test.py:224:[INFO]: area: 28 level: 3
[2021-11-03 09:51:52,941]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-03 09:51:52,941]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:52,941]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:53,057]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34189312 bytes

[2021-11-03 09:51:53,058]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-03 09:51:53,058]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:53,078]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :51
		klut.num_gates():28
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :9
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig_output.v
	Peak memory: 5869568 bytes

[2021-11-03 09:51:53,079]mapper_test.py:226:[INFO]: area: 28 level: 2
[2021-11-03 10:04:02,721]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-03 10:04:02,721]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:02,721]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:02,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34422784 bytes

[2021-11-03 10:04:02,835]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-03 10:04:02,835]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:02,863]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :52
		klut.num_gates():29
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :6
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig_output.v
	Peak memory: 5861376 bytes

[2021-11-03 10:04:02,863]mapper_test.py:226:[INFO]: area: 29 level: 2
[2021-11-03 13:44:02,296]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-03 13:44:02,296]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:02,296]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:02,464]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 33931264 bytes

[2021-11-03 13:44:02,465]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-03 13:44:02,465]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:02,490]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :52
		klut.num_gates():29
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :6
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig_output.v
	Peak memory: 5840896 bytes

[2021-11-03 13:44:02,490]mapper_test.py:226:[INFO]: area: 29 level: 2
[2021-11-03 13:50:17,933]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-03 13:50:17,933]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:17,933]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:18,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34394112 bytes

[2021-11-03 13:50:18,051]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-03 13:50:18,052]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:18,078]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :52
		klut.num_gates():29
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :6
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig_output.v
	Peak memory: 5914624 bytes

[2021-11-03 13:50:18,079]mapper_test.py:226:[INFO]: area: 29 level: 2
[2021-11-04 15:57:13,242]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-04 15:57:13,243]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:13,243]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:13,412]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34283520 bytes

[2021-11-04 15:57:13,413]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-04 15:57:13,413]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:13,445]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig_output.v
	Peak memory: 5853184 bytes

[2021-11-04 15:57:13,445]mapper_test.py:226:[INFO]: area: 20 level: 2
[2021-11-16 12:28:13,060]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-16 12:28:13,061]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:13,061]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:13,181]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34250752 bytes

[2021-11-16 12:28:13,182]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-16 12:28:13,182]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:13,198]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 0.000722 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 5808128 bytes

[2021-11-16 12:28:13,199]mapper_test.py:228:[INFO]: area: 20 level: 2
[2021-11-16 14:17:09,823]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-16 14:17:09,824]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:09,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:09,948]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34078720 bytes

[2021-11-16 14:17:09,949]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-16 14:17:09,949]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:09,966]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 0.000743 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 5959680 bytes

[2021-11-16 14:17:09,966]mapper_test.py:228:[INFO]: area: 20 level: 2
[2021-11-16 14:23:30,384]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-16 14:23:30,384]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:30,385]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:30,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34340864 bytes

[2021-11-16 14:23:30,555]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-16 14:23:30,555]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:30,581]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 0.000611 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 5808128 bytes

[2021-11-16 14:23:30,581]mapper_test.py:228:[INFO]: area: 20 level: 2
[2021-11-17 16:36:09,851]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-17 16:36:09,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:09,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:09,972]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34365440 bytes

[2021-11-17 16:36:09,973]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-17 16:36:09,974]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:09,997]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 0.000638 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 5857280 bytes

[2021-11-17 16:36:09,998]mapper_test.py:228:[INFO]: area: 20 level: 2
[2021-11-18 10:18:43,909]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-18 10:18:43,910]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:43,910]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:44,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34439168 bytes

[2021-11-18 10:18:44,029]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-18 10:18:44,030]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:44,048]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 0.002311 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 6344704 bytes

[2021-11-18 10:18:44,049]mapper_test.py:228:[INFO]: area: 20 level: 2
[2021-11-23 16:11:34,466]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-23 16:11:34,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:34,467]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:34,590]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34377728 bytes

[2021-11-23 16:11:34,591]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-23 16:11:34,591]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:34,622]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 0.002782 secs
	Report mapping result:
		klut_size()     :42
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 5709824 bytes

[2021-11-23 16:11:34,623]mapper_test.py:228:[INFO]: area: 19 level: 3
[2021-11-23 16:42:32,686]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-23 16:42:32,687]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:32,687]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:32,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34316288 bytes

[2021-11-23 16:42:32,815]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-23 16:42:32,815]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:32,842]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 0.001782 secs
	Report mapping result:
		klut_size()     :42
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 5705728 bytes

[2021-11-23 16:42:32,843]mapper_test.py:228:[INFO]: area: 19 level: 3
[2021-11-24 11:38:52,435]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-24 11:38:52,435]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:52,435]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:52,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34463744 bytes

[2021-11-24 11:38:52,607]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-24 11:38:52,607]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:52,632]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 6.8e-05 secs
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 5922816 bytes

[2021-11-24 11:38:52,633]mapper_test.py:228:[INFO]: area: 33 level: 2
[2021-11-24 12:02:06,695]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-24 12:02:06,696]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:06,696]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:06,859]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34385920 bytes

[2021-11-24 12:02:06,860]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-24 12:02:06,860]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:06,882]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 8.4e-05 secs
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-24 12:02:06,883]mapper_test.py:228:[INFO]: area: 33 level: 2
[2021-11-24 12:05:49,497]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-24 12:05:49,498]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:49,498]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:49,614]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34230272 bytes

[2021-11-24 12:05:49,615]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-24 12:05:49,615]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:49,643]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 0.001035 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 5820416 bytes

[2021-11-24 12:05:49,643]mapper_test.py:228:[INFO]: area: 20 level: 2
[2021-11-24 12:11:28,596]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-24 12:11:28,597]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:28,597]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:28,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34291712 bytes

[2021-11-24 12:11:28,718]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-24 12:11:28,718]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:28,742]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00029 secs
	Report mapping result:
		klut_size()     :42
		klut.num_gates():19
		max delay       :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 5423104 bytes

[2021-11-24 12:11:28,743]mapper_test.py:228:[INFO]: area: 19 level: 2
[2021-11-24 12:57:48,004]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-24 12:57:48,005]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:48,005]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:48,128]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34164736 bytes

[2021-11-24 12:57:48,129]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-24 12:57:48,130]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:48,156]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 0.000642 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 5931008 bytes

[2021-11-24 12:57:48,157]mapper_test.py:228:[INFO]: area: 20 level: 2
[2021-11-24 13:10:04,708]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-24 13:10:04,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:10:04,708]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:10:04,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34213888 bytes

[2021-11-24 13:10:04,820]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-24 13:10:04,821]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:10:06,459]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 0.000642 secs
Mapping time: 0.000871 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 10780672 bytes

[2021-11-24 13:10:06,460]mapper_test.py:228:[INFO]: area: 20 level: 2
[2021-11-24 13:33:05,460]mapper_test.py:79:[INFO]: run case "cc_comb"
[2021-11-24 13:33:05,461]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:33:05,461]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:33:05,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      43.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      31.0.  Edge =      103.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       61.  Cut =      153.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      153.  T =     0.00 sec
F:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       59.  Cut =      122.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
A:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
E:  Del =    2.00.  Ar =      17.0.  Edge =       58.  Cut =      120.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %
Peak memory: 34344960 bytes

[2021-11-24 13:33:05,575]mapper_test.py:160:[INFO]: area: 19 level: 2
[2021-11-24 13:33:05,575]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:33:07,268]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
Mapping time: 7.1e-05 secs
Mapping time: 6.7e-05 secs
	Report mapping result:
		klut_size()     :56
		klut.num_gates():33
		max delay       :2
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v
	Peak memory: 10752000 bytes

[2021-11-24 13:33:07,269]mapper_test.py:228:[INFO]: area: 33 level: 2
