|cmos_lcd
sys_clk => sys_clk.IN2
sys_rst_n => rst_n.IN1
sys_rst_n => _.IN1
key_i[0] => key_i[0].IN1
key_i[1] => key_i[1].IN1
key_i[2] => key_i[2].IN1
key_i[3] => key_i[3].IN1
rx => rx.IN1
tx << image_top:image_top_inst.tx
x_pwm << servo_dri:servo_dri_inst.x_pwm
y_pwm << servo_dri:servo_dri_inst.y_pwm
cam_pclk => cam_pclk.IN2
cam_vsync => cam_vsync.IN1
cam_href => cam_href.IN1
cam_data[0] => cam_data[0].IN1
cam_data[1] => cam_data[1].IN1
cam_data[2] => cam_data[2].IN1
cam_data[3] => cam_data[3].IN1
cam_data[4] => cam_data[4].IN1
cam_data[5] => cam_data[5].IN1
cam_data[6] => cam_data[6].IN1
cam_data[7] => cam_data[7].IN1
cam_rst_n << <VCC>
cam_pwdn << <GND>
cam_scl << i2c_dri:i2c_dri_inst.scl
cam_sda <> i2c_dri:i2c_dri_inst.sda
sdram_clk << sdram_top:sdram_top_inst.sdram_clk
sdram_cke << sdram_top:sdram_top_inst.sdram_cke
sdram_cs_n << sdram_top:sdram_top_inst.sdram_cs_n
sdram_ras_n << sdram_top:sdram_top_inst.sdram_ras_n
sdram_cas_n << sdram_top:sdram_top_inst.sdram_cas_n
sdram_we_n << sdram_top:sdram_top_inst.sdram_we_n
sdram_ba[0] << sdram_top:sdram_top_inst.sdram_ba
sdram_ba[1] << sdram_top:sdram_top_inst.sdram_ba
sdram_dqm[0] << sdram_top:sdram_top_inst.sdram_dqm
sdram_dqm[1] << sdram_top:sdram_top_inst.sdram_dqm
sdram_addr[0] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[1] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[2] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[3] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[4] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[5] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[6] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[7] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[8] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[9] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[10] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[11] << sdram_top:sdram_top_inst.sdram_addr
sdram_addr[12] << sdram_top:sdram_top_inst.sdram_addr
sdram_data[0] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[1] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[2] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[3] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[4] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[5] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[6] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[7] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[8] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[9] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[10] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[11] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[12] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[13] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[14] <> sdram_top:sdram_top_inst.sdram_data
sdram_data[15] <> sdram_top:sdram_top_inst.sdram_data
lcd_hs << lcd_hs.DB_MAX_OUTPUT_PORT_TYPE
lcd_vs << lcd_vs.DB_MAX_OUTPUT_PORT_TYPE
lcd_de << lcd_de.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[0] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[1] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[2] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[3] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[4] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[5] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[6] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[7] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[8] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[9] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[10] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[11] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[12] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[13] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[14] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_rgb[15] <> lcd_rgb_top:lcd_rgb_top_inst.lcd_rgb
lcd_bl << lcd_rgb_top:lcd_rgb_top_inst.lcd_bl
lcd_rst << lcd_rgb_top:lcd_rgb_top_inst.lcd_rst
lcd_pclk << lcd_rgb_top:lcd_rgb_top_inst.lcd_pclk


|cmos_lcd|pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|cmos_lcd|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|cmos_lcd|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|picture_size:picture_size_inst
rst_n => sdram_max_addr[0]~reg0.ACLR
rst_n => sdram_max_addr[1]~reg0.ACLR
rst_n => sdram_max_addr[2]~reg0.ACLR
rst_n => sdram_max_addr[3]~reg0.ACLR
rst_n => sdram_max_addr[4]~reg0.ACLR
rst_n => sdram_max_addr[5]~reg0.ACLR
rst_n => sdram_max_addr[6]~reg0.ACLR
rst_n => sdram_max_addr[7]~reg0.ACLR
rst_n => sdram_max_addr[8]~reg0.ACLR
rst_n => sdram_max_addr[9]~reg0.ACLR
rst_n => sdram_max_addr[10]~reg0.ACLR
rst_n => sdram_max_addr[11]~reg0.ACLR
rst_n => sdram_max_addr[12]~reg0.ACLR
rst_n => sdram_max_addr[13]~reg0.ACLR
rst_n => sdram_max_addr[14]~reg0.ACLR
rst_n => sdram_max_addr[15]~reg0.ACLR
rst_n => sdram_max_addr[16]~reg0.ACLR
rst_n => sdram_max_addr[17]~reg0.ACLR
rst_n => sdram_max_addr[18]~reg0.ACLR
rst_n => sdram_max_addr[19]~reg0.ACLR
rst_n => sdram_max_addr[20]~reg0.ACLR
rst_n => sdram_max_addr[21]~reg0.ACLR
rst_n => sdram_max_addr[22]~reg0.ACLR
rst_n => sdram_max_addr[23]~reg0.ACLR
rst_n => cmos_v_pixel[0]~reg0.ACLR
rst_n => cmos_v_pixel[1]~reg0.ACLR
rst_n => cmos_v_pixel[2]~reg0.ACLR
rst_n => cmos_v_pixel[3]~reg0.ACLR
rst_n => cmos_v_pixel[4]~reg0.ACLR
rst_n => cmos_v_pixel[5]~reg0.ACLR
rst_n => cmos_v_pixel[6]~reg0.ACLR
rst_n => cmos_v_pixel[7]~reg0.ACLR
rst_n => cmos_v_pixel[8]~reg0.ACLR
rst_n => cmos_v_pixel[9]~reg0.ACLR
rst_n => cmos_v_pixel[10]~reg0.ACLR
rst_n => cmos_v_pixel[11]~reg0.ACLR
rst_n => cmos_v_pixel[12]~reg0.ACLR
rst_n => cmos_h_pixel[0]~reg0.ACLR
rst_n => cmos_h_pixel[1]~reg0.ACLR
rst_n => cmos_h_pixel[2]~reg0.ACLR
rst_n => cmos_h_pixel[3]~reg0.ACLR
rst_n => cmos_h_pixel[4]~reg0.ACLR
rst_n => cmos_h_pixel[5]~reg0.ACLR
rst_n => cmos_h_pixel[6]~reg0.ACLR
rst_n => cmos_h_pixel[7]~reg0.ACLR
rst_n => cmos_h_pixel[8]~reg0.ACLR
rst_n => cmos_h_pixel[9]~reg0.ACLR
rst_n => cmos_h_pixel[10]~reg0.ACLR
rst_n => cmos_h_pixel[11]~reg0.ACLR
rst_n => cmos_h_pixel[12]~reg0.ACLR
clk => sdram_max_addr[0]~reg0.CLK
clk => sdram_max_addr[1]~reg0.CLK
clk => sdram_max_addr[2]~reg0.CLK
clk => sdram_max_addr[3]~reg0.CLK
clk => sdram_max_addr[4]~reg0.CLK
clk => sdram_max_addr[5]~reg0.CLK
clk => sdram_max_addr[6]~reg0.CLK
clk => sdram_max_addr[7]~reg0.CLK
clk => sdram_max_addr[8]~reg0.CLK
clk => sdram_max_addr[9]~reg0.CLK
clk => sdram_max_addr[10]~reg0.CLK
clk => sdram_max_addr[11]~reg0.CLK
clk => sdram_max_addr[12]~reg0.CLK
clk => sdram_max_addr[13]~reg0.CLK
clk => sdram_max_addr[14]~reg0.CLK
clk => sdram_max_addr[15]~reg0.CLK
clk => sdram_max_addr[16]~reg0.CLK
clk => sdram_max_addr[17]~reg0.CLK
clk => sdram_max_addr[18]~reg0.CLK
clk => sdram_max_addr[19]~reg0.CLK
clk => sdram_max_addr[20]~reg0.CLK
clk => sdram_max_addr[21]~reg0.CLK
clk => sdram_max_addr[22]~reg0.CLK
clk => sdram_max_addr[23]~reg0.CLK
clk => cmos_v_pixel[0]~reg0.CLK
clk => cmos_v_pixel[1]~reg0.CLK
clk => cmos_v_pixel[2]~reg0.CLK
clk => cmos_v_pixel[3]~reg0.CLK
clk => cmos_v_pixel[4]~reg0.CLK
clk => cmos_v_pixel[5]~reg0.CLK
clk => cmos_v_pixel[6]~reg0.CLK
clk => cmos_v_pixel[7]~reg0.CLK
clk => cmos_v_pixel[8]~reg0.CLK
clk => cmos_v_pixel[9]~reg0.CLK
clk => cmos_v_pixel[10]~reg0.CLK
clk => cmos_v_pixel[11]~reg0.CLK
clk => cmos_v_pixel[12]~reg0.CLK
clk => cmos_h_pixel[0]~reg0.CLK
clk => cmos_h_pixel[1]~reg0.CLK
clk => cmos_h_pixel[2]~reg0.CLK
clk => cmos_h_pixel[3]~reg0.CLK
clk => cmos_h_pixel[4]~reg0.CLK
clk => cmos_h_pixel[5]~reg0.CLK
clk => cmos_h_pixel[6]~reg0.CLK
clk => cmos_h_pixel[7]~reg0.CLK
clk => cmos_h_pixel[8]~reg0.CLK
clk => cmos_h_pixel[9]~reg0.CLK
clk => cmos_h_pixel[10]~reg0.CLK
clk => cmos_h_pixel[11]~reg0.CLK
clk => cmos_h_pixel[12]~reg0.CLK
lcd_id[0] => Equal0.IN31
lcd_id[0] => Equal1.IN31
lcd_id[0] => Equal2.IN31
lcd_id[0] => Equal3.IN31
lcd_id[1] => Equal0.IN30
lcd_id[1] => Equal1.IN30
lcd_id[1] => Equal2.IN30
lcd_id[1] => Equal3.IN30
lcd_id[2] => Equal0.IN29
lcd_id[2] => Equal1.IN29
lcd_id[2] => Equal2.IN29
lcd_id[2] => Equal3.IN29
lcd_id[3] => Equal0.IN28
lcd_id[3] => Equal1.IN28
lcd_id[3] => Equal2.IN28
lcd_id[3] => Equal3.IN28
lcd_id[4] => Equal0.IN27
lcd_id[4] => Equal1.IN27
lcd_id[4] => Equal2.IN27
lcd_id[4] => Equal3.IN27
lcd_id[5] => Equal0.IN26
lcd_id[5] => Equal1.IN26
lcd_id[5] => Equal2.IN26
lcd_id[5] => Equal3.IN26
lcd_id[6] => Equal0.IN25
lcd_id[6] => Equal1.IN25
lcd_id[6] => Equal2.IN25
lcd_id[6] => Equal3.IN25
lcd_id[7] => Equal0.IN24
lcd_id[7] => Equal1.IN24
lcd_id[7] => Equal2.IN24
lcd_id[7] => Equal3.IN24
lcd_id[8] => Equal0.IN23
lcd_id[8] => Equal1.IN23
lcd_id[8] => Equal2.IN23
lcd_id[8] => Equal3.IN23
lcd_id[9] => Equal0.IN22
lcd_id[9] => Equal1.IN22
lcd_id[9] => Equal2.IN22
lcd_id[9] => Equal3.IN22
lcd_id[10] => Equal0.IN21
lcd_id[10] => Equal1.IN21
lcd_id[10] => Equal2.IN21
lcd_id[10] => Equal3.IN21
lcd_id[11] => Equal0.IN20
lcd_id[11] => Equal1.IN20
lcd_id[11] => Equal2.IN20
lcd_id[11] => Equal3.IN20
lcd_id[12] => Equal0.IN19
lcd_id[12] => Equal1.IN19
lcd_id[12] => Equal2.IN19
lcd_id[12] => Equal3.IN19
lcd_id[13] => Equal0.IN18
lcd_id[13] => Equal1.IN18
lcd_id[13] => Equal2.IN18
lcd_id[13] => Equal3.IN18
lcd_id[14] => Equal0.IN17
lcd_id[14] => Equal1.IN17
lcd_id[14] => Equal2.IN17
lcd_id[14] => Equal3.IN17
lcd_id[15] => Equal0.IN16
lcd_id[15] => Equal1.IN16
lcd_id[15] => Equal2.IN16
lcd_id[15] => Equal3.IN16
cmos_h_pixel[0] <= cmos_h_pixel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[1] <= cmos_h_pixel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[2] <= cmos_h_pixel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[3] <= cmos_h_pixel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[4] <= cmos_h_pixel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[5] <= cmos_h_pixel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[6] <= cmos_h_pixel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[7] <= cmos_h_pixel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[8] <= cmos_h_pixel[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[9] <= cmos_h_pixel[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[10] <= cmos_h_pixel[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[11] <= cmos_h_pixel[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_h_pixel[12] <= cmos_h_pixel[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[0] <= cmos_v_pixel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[1] <= cmos_v_pixel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[2] <= cmos_v_pixel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[3] <= cmos_v_pixel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[4] <= cmos_v_pixel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[5] <= cmos_v_pixel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[6] <= cmos_v_pixel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[7] <= cmos_v_pixel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[8] <= cmos_v_pixel[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[9] <= cmos_v_pixel[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[10] <= cmos_v_pixel[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[11] <= cmos_v_pixel[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_v_pixel[12] <= cmos_v_pixel[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[0] <= <GND>
total_h_pixel[1] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[2] <= <GND>
total_h_pixel[3] <= <VCC>
total_h_pixel[4] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[5] <= <GND>
total_h_pixel[6] <= <GND>
total_h_pixel[7] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[8] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[9] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[10] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[11] <= cmos_h_pixel.DB_MAX_OUTPUT_PORT_TYPE
total_h_pixel[12] <= <GND>
total_v_pixel[0] <= <GND>
total_v_pixel[1] <= <GND>
total_v_pixel[2] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
total_v_pixel[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
total_v_pixel[4] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
total_v_pixel[5] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
total_v_pixel[6] <= <VCC>
total_v_pixel[7] <= <VCC>
total_v_pixel[8] <= <VCC>
total_v_pixel[9] <= <VCC>
total_v_pixel[10] <= <GND>
total_v_pixel[11] <= <GND>
total_v_pixel[12] <= <GND>
sdram_max_addr[0] <= sdram_max_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[1] <= sdram_max_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[2] <= sdram_max_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[3] <= sdram_max_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[4] <= sdram_max_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[5] <= sdram_max_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[6] <= sdram_max_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[7] <= sdram_max_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[8] <= sdram_max_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[9] <= sdram_max_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[10] <= sdram_max_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[11] <= sdram_max_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[12] <= sdram_max_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[13] <= sdram_max_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[14] <= sdram_max_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[15] <= sdram_max_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[16] <= sdram_max_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[17] <= sdram_max_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[18] <= sdram_max_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[19] <= sdram_max_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[20] <= sdram_max_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[21] <= sdram_max_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[22] <= sdram_max_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_max_addr[23] <= sdram_max_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|ov5640_cfg:ov5640_cfg_inst
clk => i2c_data[0]~reg0.CLK
clk => i2c_data[1]~reg0.CLK
clk => i2c_data[2]~reg0.CLK
clk => i2c_data[3]~reg0.CLK
clk => i2c_data[4]~reg0.CLK
clk => i2c_data[5]~reg0.CLK
clk => i2c_data[6]~reg0.CLK
clk => i2c_data[7]~reg0.CLK
clk => i2c_data[8]~reg0.CLK
clk => i2c_data[9]~reg0.CLK
clk => i2c_data[10]~reg0.CLK
clk => i2c_data[11]~reg0.CLK
clk => i2c_data[12]~reg0.CLK
clk => i2c_data[13]~reg0.CLK
clk => i2c_data[14]~reg0.CLK
clk => i2c_data[15]~reg0.CLK
clk => i2c_data[16]~reg0.CLK
clk => i2c_data[17]~reg0.CLK
clk => i2c_data[18]~reg0.CLK
clk => i2c_data[19]~reg0.CLK
clk => i2c_data[20]~reg0.CLK
clk => i2c_data[21]~reg0.CLK
clk => i2c_data[22]~reg0.CLK
clk => i2c_data[23]~reg0.CLK
clk => init_done~reg0.CLK
clk => i2c_rh_wl~reg0.CLK
clk => i2c_exec~reg0.CLK
clk => init_reg_cnt[0].CLK
clk => init_reg_cnt[1].CLK
clk => init_reg_cnt[2].CLK
clk => init_reg_cnt[3].CLK
clk => init_reg_cnt[4].CLK
clk => init_reg_cnt[5].CLK
clk => init_reg_cnt[6].CLK
clk => init_reg_cnt[7].CLK
clk => start_init_cnt[0].CLK
clk => start_init_cnt[1].CLK
clk => start_init_cnt[2].CLK
clk => start_init_cnt[3].CLK
clk => start_init_cnt[4].CLK
clk => start_init_cnt[5].CLK
clk => start_init_cnt[6].CLK
clk => start_init_cnt[7].CLK
clk => start_init_cnt[8].CLK
clk => start_init_cnt[9].CLK
clk => start_init_cnt[10].CLK
clk => start_init_cnt[11].CLK
clk => start_init_cnt[12].CLK
rst_n => i2c_data[0]~reg0.ACLR
rst_n => i2c_data[1]~reg0.ACLR
rst_n => i2c_data[2]~reg0.ACLR
rst_n => i2c_data[3]~reg0.ACLR
rst_n => i2c_data[4]~reg0.ACLR
rst_n => i2c_data[5]~reg0.ACLR
rst_n => i2c_data[6]~reg0.ACLR
rst_n => i2c_data[7]~reg0.ACLR
rst_n => i2c_data[8]~reg0.ACLR
rst_n => i2c_data[9]~reg0.ACLR
rst_n => i2c_data[10]~reg0.ACLR
rst_n => i2c_data[11]~reg0.ACLR
rst_n => i2c_data[12]~reg0.ACLR
rst_n => i2c_data[13]~reg0.ACLR
rst_n => i2c_data[14]~reg0.ACLR
rst_n => i2c_data[15]~reg0.ACLR
rst_n => i2c_data[16]~reg0.ACLR
rst_n => i2c_data[17]~reg0.ACLR
rst_n => i2c_data[18]~reg0.ACLR
rst_n => i2c_data[19]~reg0.ACLR
rst_n => i2c_data[20]~reg0.ACLR
rst_n => i2c_data[21]~reg0.ACLR
rst_n => i2c_data[22]~reg0.ACLR
rst_n => i2c_data[23]~reg0.ACLR
rst_n => i2c_exec~reg0.ACLR
rst_n => i2c_rh_wl~reg0.PRESET
rst_n => init_done~reg0.ACLR
rst_n => start_init_cnt[0].ACLR
rst_n => start_init_cnt[1].ACLR
rst_n => start_init_cnt[2].ACLR
rst_n => start_init_cnt[3].ACLR
rst_n => start_init_cnt[4].ACLR
rst_n => start_init_cnt[5].ACLR
rst_n => start_init_cnt[6].ACLR
rst_n => start_init_cnt[7].ACLR
rst_n => start_init_cnt[8].ACLR
rst_n => start_init_cnt[9].ACLR
rst_n => start_init_cnt[10].ACLR
rst_n => start_init_cnt[11].ACLR
rst_n => start_init_cnt[12].ACLR
rst_n => init_reg_cnt[0].ACLR
rst_n => init_reg_cnt[1].ACLR
rst_n => init_reg_cnt[2].ACLR
rst_n => init_reg_cnt[3].ACLR
rst_n => init_reg_cnt[4].ACLR
rst_n => init_reg_cnt[5].ACLR
rst_n => init_reg_cnt[6].ACLR
rst_n => init_reg_cnt[7].ACLR
i2c_data_r[0] => ~NO_FANOUT~
i2c_data_r[1] => ~NO_FANOUT~
i2c_data_r[2] => ~NO_FANOUT~
i2c_data_r[3] => ~NO_FANOUT~
i2c_data_r[4] => ~NO_FANOUT~
i2c_data_r[5] => ~NO_FANOUT~
i2c_data_r[6] => ~NO_FANOUT~
i2c_data_r[7] => ~NO_FANOUT~
i2c_done => always2.IN1
i2c_done => always4.IN1
cmos_h_pixel[0] => Mux7.IN249
cmos_h_pixel[1] => Mux6.IN249
cmos_h_pixel[2] => Mux5.IN249
cmos_h_pixel[3] => Mux4.IN250
cmos_h_pixel[4] => Mux3.IN250
cmos_h_pixel[5] => Mux2.IN252
cmos_h_pixel[6] => Mux1.IN252
cmos_h_pixel[7] => Mux0.IN252
cmos_h_pixel[8] => Mux7.IN248
cmos_h_pixel[9] => Mux6.IN248
cmos_h_pixel[10] => Mux5.IN248
cmos_h_pixel[11] => Mux4.IN249
cmos_h_pixel[12] => ~NO_FANOUT~
cmos_v_pixel[0] => Mux7.IN251
cmos_v_pixel[1] => Mux6.IN251
cmos_v_pixel[2] => Mux5.IN251
cmos_v_pixel[3] => Mux4.IN251
cmos_v_pixel[4] => Mux3.IN251
cmos_v_pixel[5] => Mux2.IN253
cmos_v_pixel[6] => Mux1.IN253
cmos_v_pixel[7] => Mux0.IN253
cmos_v_pixel[8] => Mux7.IN250
cmos_v_pixel[9] => Mux6.IN250
cmos_v_pixel[10] => Mux5.IN250
cmos_v_pixel[11] => ~NO_FANOUT~
cmos_v_pixel[12] => ~NO_FANOUT~
total_h_pixel[0] => Mux7.IN253
total_h_pixel[1] => Mux6.IN253
total_h_pixel[2] => Mux5.IN253
total_h_pixel[3] => Mux4.IN253
total_h_pixel[4] => Mux3.IN253
total_h_pixel[5] => Mux2.IN254
total_h_pixel[6] => Mux1.IN254
total_h_pixel[7] => Mux0.IN254
total_h_pixel[8] => Mux7.IN252
total_h_pixel[9] => Mux6.IN252
total_h_pixel[10] => Mux5.IN252
total_h_pixel[11] => Mux4.IN252
total_h_pixel[12] => Mux3.IN252
total_v_pixel[0] => Mux7.IN255
total_v_pixel[1] => Mux6.IN255
total_v_pixel[2] => Mux5.IN255
total_v_pixel[3] => Mux4.IN255
total_v_pixel[4] => Mux3.IN255
total_v_pixel[5] => Mux2.IN255
total_v_pixel[6] => Mux1.IN255
total_v_pixel[7] => Mux0.IN255
total_v_pixel[8] => Mux7.IN254
total_v_pixel[9] => Mux6.IN254
total_v_pixel[10] => Mux5.IN254
total_v_pixel[11] => Mux4.IN254
total_v_pixel[12] => Mux3.IN254
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[0] <= i2c_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[1] <= i2c_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[2] <= i2c_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[3] <= i2c_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[4] <= i2c_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[5] <= i2c_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[6] <= i2c_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[7] <= i2c_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[8] <= i2c_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[9] <= i2c_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[10] <= i2c_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[11] <= i2c_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[12] <= i2c_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[13] <= i2c_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[14] <= i2c_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[15] <= i2c_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[16] <= i2c_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[17] <= i2c_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[18] <= i2c_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[19] <= i2c_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[20] <= i2c_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[21] <= i2c_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[22] <= i2c_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[23] <= i2c_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rh_wl <= i2c_rh_wl~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|i2c_dri:i2c_dri_inst
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.PRESET
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|ov5640_data:ov5640_data_inst
rst_n => byte_flag.ACLR
rst_n => cam_data_d0[0].ACLR
rst_n => cam_data_d0[1].ACLR
rst_n => cam_data_d0[2].ACLR
rst_n => cam_data_d0[3].ACLR
rst_n => cam_data_d0[4].ACLR
rst_n => cam_data_d0[5].ACLR
rst_n => cam_data_d0[6].ACLR
rst_n => cam_data_d0[7].ACLR
rst_n => cmos_data_t[0].ACLR
rst_n => cmos_data_t[1].ACLR
rst_n => cmos_data_t[2].ACLR
rst_n => cmos_data_t[3].ACLR
rst_n => cmos_data_t[4].ACLR
rst_n => cmos_data_t[5].ACLR
rst_n => cmos_data_t[6].ACLR
rst_n => cmos_data_t[7].ACLR
rst_n => cmos_data_t[8].ACLR
rst_n => cmos_data_t[9].ACLR
rst_n => cmos_data_t[10].ACLR
rst_n => cmos_data_t[11].ACLR
rst_n => cmos_data_t[12].ACLR
rst_n => cmos_data_t[13].ACLR
rst_n => cmos_data_t[14].ACLR
rst_n => cmos_data_t[15].ACLR
rst_n => cam_href_d1.ACLR
rst_n => cam_href_d0.ACLR
rst_n => cam_vsync_d1.ACLR
rst_n => cam_vsync_d0.ACLR
rst_n => cmos_ps_cnt[0].ACLR
rst_n => cmos_ps_cnt[1].ACLR
rst_n => cmos_ps_cnt[2].ACLR
rst_n => cmos_ps_cnt[3].ACLR
rst_n => byte_flag_d0.ACLR
rst_n => frame_val_flag.ACLR
cam_pclk => byte_flag_d0.CLK
cam_pclk => byte_flag.CLK
cam_pclk => cam_data_d0[0].CLK
cam_pclk => cam_data_d0[1].CLK
cam_pclk => cam_data_d0[2].CLK
cam_pclk => cam_data_d0[3].CLK
cam_pclk => cam_data_d0[4].CLK
cam_pclk => cam_data_d0[5].CLK
cam_pclk => cam_data_d0[6].CLK
cam_pclk => cam_data_d0[7].CLK
cam_pclk => cmos_data_t[0].CLK
cam_pclk => cmos_data_t[1].CLK
cam_pclk => cmos_data_t[2].CLK
cam_pclk => cmos_data_t[3].CLK
cam_pclk => cmos_data_t[4].CLK
cam_pclk => cmos_data_t[5].CLK
cam_pclk => cmos_data_t[6].CLK
cam_pclk => cmos_data_t[7].CLK
cam_pclk => cmos_data_t[8].CLK
cam_pclk => cmos_data_t[9].CLK
cam_pclk => cmos_data_t[10].CLK
cam_pclk => cmos_data_t[11].CLK
cam_pclk => cmos_data_t[12].CLK
cam_pclk => cmos_data_t[13].CLK
cam_pclk => cmos_data_t[14].CLK
cam_pclk => cmos_data_t[15].CLK
cam_pclk => frame_val_flag.CLK
cam_pclk => cmos_ps_cnt[0].CLK
cam_pclk => cmos_ps_cnt[1].CLK
cam_pclk => cmos_ps_cnt[2].CLK
cam_pclk => cmos_ps_cnt[3].CLK
cam_pclk => cam_href_d1.CLK
cam_pclk => cam_href_d0.CLK
cam_pclk => cam_vsync_d1.CLK
cam_pclk => cam_vsync_d0.CLK
cam_vsync => cam_vsync_d0.DATAIN
cam_href => byte_flag.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_href_d0.DATAIN
cam_href => cmos_data_t[15].ENA
cam_href => cmos_data_t[14].ENA
cam_href => cmos_data_t[13].ENA
cam_href => cmos_data_t[12].ENA
cam_href => cmos_data_t[11].ENA
cam_href => cmos_data_t[10].ENA
cam_href => cmos_data_t[9].ENA
cam_href => cmos_data_t[8].ENA
cam_href => cmos_data_t[7].ENA
cam_href => cmos_data_t[6].ENA
cam_href => cmos_data_t[5].ENA
cam_href => cmos_data_t[4].ENA
cam_href => cmos_data_t[3].ENA
cam_href => cmos_data_t[2].ENA
cam_href => cmos_data_t[1].ENA
cam_href => cmos_data_t[0].ENA
cam_data[0] => cmos_data_t.DATAB
cam_data[0] => cam_data_d0.DATAB
cam_data[1] => cmos_data_t.DATAB
cam_data[1] => cam_data_d0.DATAB
cam_data[2] => cmos_data_t.DATAB
cam_data[2] => cam_data_d0.DATAB
cam_data[3] => cmos_data_t.DATAB
cam_data[3] => cam_data_d0.DATAB
cam_data[4] => cmos_data_t.DATAB
cam_data[4] => cam_data_d0.DATAB
cam_data[5] => cmos_data_t.DATAB
cam_data[5] => cam_data_d0.DATAB
cam_data[6] => cmos_data_t.DATAB
cam_data[6] => cam_data_d0.DATAB
cam_data[7] => cmos_data_t.DATAB
cam_data[7] => cam_data_d0.DATAB
cmos_frame_vsync <= cmos_frame_vsync.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_href <= cmos_frame_href.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_valid <= cmos_frame_valid.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[0] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[1] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[2] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[3] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[4] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[5] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[6] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[7] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[8] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[9] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[10] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[11] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[12] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[13] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[14] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[15] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst
ref_clk => ref_clk.IN2
out_clk => sdram_clk.DATAIN
rst_n => rst_n.IN2
wr_clk => wr_clk.IN1
wr_en => wr_en.IN1
wr_data[0] => wr_data[0].IN1
wr_data[1] => wr_data[1].IN1
wr_data[2] => wr_data[2].IN1
wr_data[3] => wr_data[3].IN1
wr_data[4] => wr_data[4].IN1
wr_data[5] => wr_data[5].IN1
wr_data[6] => wr_data[6].IN1
wr_data[7] => wr_data[7].IN1
wr_data[8] => wr_data[8].IN1
wr_data[9] => wr_data[9].IN1
wr_data[10] => wr_data[10].IN1
wr_data[11] => wr_data[11].IN1
wr_data[12] => wr_data[12].IN1
wr_data[13] => wr_data[13].IN1
wr_data[14] => wr_data[14].IN1
wr_data[15] => wr_data[15].IN1
wr_min_addr[0] => wr_min_addr[0].IN1
wr_min_addr[1] => wr_min_addr[1].IN1
wr_min_addr[2] => wr_min_addr[2].IN1
wr_min_addr[3] => wr_min_addr[3].IN1
wr_min_addr[4] => wr_min_addr[4].IN1
wr_min_addr[5] => wr_min_addr[5].IN1
wr_min_addr[6] => wr_min_addr[6].IN1
wr_min_addr[7] => wr_min_addr[7].IN1
wr_min_addr[8] => wr_min_addr[8].IN1
wr_min_addr[9] => wr_min_addr[9].IN1
wr_min_addr[10] => wr_min_addr[10].IN1
wr_min_addr[11] => wr_min_addr[11].IN1
wr_min_addr[12] => wr_min_addr[12].IN1
wr_min_addr[13] => wr_min_addr[13].IN1
wr_min_addr[14] => wr_min_addr[14].IN1
wr_min_addr[15] => wr_min_addr[15].IN1
wr_min_addr[16] => wr_min_addr[16].IN1
wr_min_addr[17] => wr_min_addr[17].IN1
wr_min_addr[18] => wr_min_addr[18].IN1
wr_min_addr[19] => wr_min_addr[19].IN1
wr_min_addr[20] => wr_min_addr[20].IN1
wr_min_addr[21] => wr_min_addr[21].IN1
wr_min_addr[22] => wr_min_addr[22].IN1
wr_min_addr[23] => wr_min_addr[23].IN1
wr_max_addr[0] => wr_max_addr[0].IN1
wr_max_addr[1] => wr_max_addr[1].IN1
wr_max_addr[2] => wr_max_addr[2].IN1
wr_max_addr[3] => wr_max_addr[3].IN1
wr_max_addr[4] => wr_max_addr[4].IN1
wr_max_addr[5] => wr_max_addr[5].IN1
wr_max_addr[6] => wr_max_addr[6].IN1
wr_max_addr[7] => wr_max_addr[7].IN1
wr_max_addr[8] => wr_max_addr[8].IN1
wr_max_addr[9] => wr_max_addr[9].IN1
wr_max_addr[10] => wr_max_addr[10].IN1
wr_max_addr[11] => wr_max_addr[11].IN1
wr_max_addr[12] => wr_max_addr[12].IN1
wr_max_addr[13] => wr_max_addr[13].IN1
wr_max_addr[14] => wr_max_addr[14].IN1
wr_max_addr[15] => wr_max_addr[15].IN1
wr_max_addr[16] => wr_max_addr[16].IN1
wr_max_addr[17] => wr_max_addr[17].IN1
wr_max_addr[18] => wr_max_addr[18].IN1
wr_max_addr[19] => wr_max_addr[19].IN1
wr_max_addr[20] => wr_max_addr[20].IN1
wr_max_addr[21] => wr_max_addr[21].IN1
wr_max_addr[22] => wr_max_addr[22].IN1
wr_max_addr[23] => wr_max_addr[23].IN1
wr_len[0] => wr_len[0].IN2
wr_len[1] => wr_len[1].IN2
wr_len[2] => wr_len[2].IN2
wr_len[3] => wr_len[3].IN2
wr_len[4] => wr_len[4].IN2
wr_len[5] => wr_len[5].IN2
wr_len[6] => wr_len[6].IN2
wr_len[7] => wr_len[7].IN2
wr_len[8] => wr_len[8].IN2
wr_len[9] => wr_len[9].IN2
wr_load => wr_load.IN1
rd_clk => rd_clk.IN1
rd_en => rd_en.IN1
rd_data[0] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[1] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[2] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[3] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[4] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[5] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[6] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[7] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[8] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[9] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[10] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[11] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[12] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[13] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[14] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[15] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_min_addr[0] => rd_min_addr[0].IN1
rd_min_addr[1] => rd_min_addr[1].IN1
rd_min_addr[2] => rd_min_addr[2].IN1
rd_min_addr[3] => rd_min_addr[3].IN1
rd_min_addr[4] => rd_min_addr[4].IN1
rd_min_addr[5] => rd_min_addr[5].IN1
rd_min_addr[6] => rd_min_addr[6].IN1
rd_min_addr[7] => rd_min_addr[7].IN1
rd_min_addr[8] => rd_min_addr[8].IN1
rd_min_addr[9] => rd_min_addr[9].IN1
rd_min_addr[10] => rd_min_addr[10].IN1
rd_min_addr[11] => rd_min_addr[11].IN1
rd_min_addr[12] => rd_min_addr[12].IN1
rd_min_addr[13] => rd_min_addr[13].IN1
rd_min_addr[14] => rd_min_addr[14].IN1
rd_min_addr[15] => rd_min_addr[15].IN1
rd_min_addr[16] => rd_min_addr[16].IN1
rd_min_addr[17] => rd_min_addr[17].IN1
rd_min_addr[18] => rd_min_addr[18].IN1
rd_min_addr[19] => rd_min_addr[19].IN1
rd_min_addr[20] => rd_min_addr[20].IN1
rd_min_addr[21] => rd_min_addr[21].IN1
rd_min_addr[22] => rd_min_addr[22].IN1
rd_min_addr[23] => rd_min_addr[23].IN1
rd_max_addr[0] => rd_max_addr[0].IN1
rd_max_addr[1] => rd_max_addr[1].IN1
rd_max_addr[2] => rd_max_addr[2].IN1
rd_max_addr[3] => rd_max_addr[3].IN1
rd_max_addr[4] => rd_max_addr[4].IN1
rd_max_addr[5] => rd_max_addr[5].IN1
rd_max_addr[6] => rd_max_addr[6].IN1
rd_max_addr[7] => rd_max_addr[7].IN1
rd_max_addr[8] => rd_max_addr[8].IN1
rd_max_addr[9] => rd_max_addr[9].IN1
rd_max_addr[10] => rd_max_addr[10].IN1
rd_max_addr[11] => rd_max_addr[11].IN1
rd_max_addr[12] => rd_max_addr[12].IN1
rd_max_addr[13] => rd_max_addr[13].IN1
rd_max_addr[14] => rd_max_addr[14].IN1
rd_max_addr[15] => rd_max_addr[15].IN1
rd_max_addr[16] => rd_max_addr[16].IN1
rd_max_addr[17] => rd_max_addr[17].IN1
rd_max_addr[18] => rd_max_addr[18].IN1
rd_max_addr[19] => rd_max_addr[19].IN1
rd_max_addr[20] => rd_max_addr[20].IN1
rd_max_addr[21] => rd_max_addr[21].IN1
rd_max_addr[22] => rd_max_addr[22].IN1
rd_max_addr[23] => rd_max_addr[23].IN1
rd_len[0] => rd_len[0].IN2
rd_len[1] => rd_len[1].IN2
rd_len[2] => rd_len[2].IN2
rd_len[3] => rd_len[3].IN2
rd_len[4] => rd_len[4].IN2
rd_len[5] => rd_len[5].IN2
rd_len[6] => rd_len[6].IN2
rd_len[7] => rd_len[7].IN2
rd_len[8] => rd_len[8].IN2
rd_len[9] => rd_len[9].IN2
rd_load => rd_load.IN1
sdram_read_valid => sdram_read_valid.IN1
sdram_pingpang_en => sdram_pingpang_en.IN1
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= out_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_controller:u_sdram_controller.sdram_cke
sdram_cs_n <= sdram_controller:u_sdram_controller.sdram_cs_n
sdram_ras_n <= sdram_controller:u_sdram_controller.sdram_ras_n
sdram_cas_n <= sdram_controller:u_sdram_controller.sdram_cas_n
sdram_we_n <= sdram_controller:u_sdram_controller.sdram_we_n
sdram_ba[0] <= sdram_controller:u_sdram_controller.sdram_ba
sdram_ba[1] <= sdram_controller:u_sdram_controller.sdram_ba
sdram_addr[0] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[1] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[2] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[3] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[4] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[5] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[6] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[7] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[8] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[9] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[10] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[11] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[12] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_data[0] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[1] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[2] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[3] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[4] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[5] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[6] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[7] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[8] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[9] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[10] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[11] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[12] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[13] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[14] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[15] <> sdram_controller:u_sdram_controller.sdram_data
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl
clk_ref => clk_ref.IN2
rst_n => rw_bank_flag.ACLR
rst_n => sw_bank_en.ACLR
rst_n => sdram_wr_addr[0]~reg0.ACLR
rst_n => sdram_wr_addr[1]~reg0.ACLR
rst_n => sdram_wr_addr[2]~reg0.ACLR
rst_n => sdram_wr_addr[3]~reg0.ACLR
rst_n => sdram_wr_addr[4]~reg0.ACLR
rst_n => sdram_wr_addr[5]~reg0.ACLR
rst_n => sdram_wr_addr[6]~reg0.ACLR
rst_n => sdram_wr_addr[7]~reg0.ACLR
rst_n => sdram_wr_addr[8]~reg0.ACLR
rst_n => sdram_wr_addr[9]~reg0.ACLR
rst_n => sdram_wr_addr[10]~reg0.ACLR
rst_n => sdram_wr_addr[11]~reg0.ACLR
rst_n => sdram_wr_addr[12]~reg0.ACLR
rst_n => sdram_wr_addr[13]~reg0.ACLR
rst_n => sdram_wr_addr[14]~reg0.ACLR
rst_n => sdram_wr_addr[15]~reg0.ACLR
rst_n => sdram_wr_addr[16]~reg0.ACLR
rst_n => sdram_wr_addr[17]~reg0.ACLR
rst_n => sdram_wr_addr[18]~reg0.ACLR
rst_n => sdram_wr_addr[19]~reg0.ACLR
rst_n => sdram_wr_addr[20]~reg0.ACLR
rst_n => sdram_wr_addr[21]~reg0.ACLR
rst_n => sdram_wr_addr[22]~reg0.ACLR
rst_n => sdram_wr_addr[23]~reg0.ACLR
rst_n => sdram_rd_req~reg0.ACLR
rst_n => sdram_wr_req~reg0.ACLR
rst_n => sdram_rd_addr[0]~reg0.ACLR
rst_n => sdram_rd_addr[1]~reg0.ACLR
rst_n => sdram_rd_addr[2]~reg0.ACLR
rst_n => sdram_rd_addr[3]~reg0.ACLR
rst_n => sdram_rd_addr[4]~reg0.ACLR
rst_n => sdram_rd_addr[5]~reg0.ACLR
rst_n => sdram_rd_addr[6]~reg0.ACLR
rst_n => sdram_rd_addr[7]~reg0.ACLR
rst_n => sdram_rd_addr[8]~reg0.ACLR
rst_n => sdram_rd_addr[9]~reg0.ACLR
rst_n => sdram_rd_addr[10]~reg0.ACLR
rst_n => sdram_rd_addr[11]~reg0.ACLR
rst_n => sdram_rd_addr[12]~reg0.ACLR
rst_n => sdram_rd_addr[13]~reg0.ACLR
rst_n => sdram_rd_addr[14]~reg0.ACLR
rst_n => sdram_rd_addr[15]~reg0.ACLR
rst_n => sdram_rd_addr[16]~reg0.ACLR
rst_n => sdram_rd_addr[17]~reg0.ACLR
rst_n => sdram_rd_addr[18]~reg0.ACLR
rst_n => sdram_rd_addr[19]~reg0.ACLR
rst_n => sdram_rd_addr[20]~reg0.ACLR
rst_n => sdram_rd_addr[21]~reg0.ACLR
rst_n => sdram_rd_addr[22]~reg0.ACLR
rst_n => sdram_rd_addr[23]~reg0.ACLR
rst_n => wr_ack_r2.ACLR
rst_n => wr_ack_r1.ACLR
rst_n => rd_ack_r2.ACLR
rst_n => rd_ack_r1.ACLR
rst_n => wr_load_r2.ACLR
rst_n => wr_load_r1.ACLR
rst_n => rd_load_r2.ACLR
rst_n => rd_load_r1.ACLR
rst_n => read_valid_r2.ACLR
rst_n => read_valid_r1.ACLR
rst_n => comb.IN1
rst_n => comb.IN1
clk_write => clk_write.IN1
wrf_wrreq => wrf_wrreq.IN1
wrf_din[0] => wrf_din[0].IN1
wrf_din[1] => wrf_din[1].IN1
wrf_din[2] => wrf_din[2].IN1
wrf_din[3] => wrf_din[3].IN1
wrf_din[4] => wrf_din[4].IN1
wrf_din[5] => wrf_din[5].IN1
wrf_din[6] => wrf_din[6].IN1
wrf_din[7] => wrf_din[7].IN1
wrf_din[8] => wrf_din[8].IN1
wrf_din[9] => wrf_din[9].IN1
wrf_din[10] => wrf_din[10].IN1
wrf_din[11] => wrf_din[11].IN1
wrf_din[12] => wrf_din[12].IN1
wrf_din[13] => wrf_din[13].IN1
wrf_din[14] => wrf_din[14].IN1
wrf_din[15] => wrf_din[15].IN1
wr_min_addr[0] => sdram_wr_addr.DATAA
wr_min_addr[0] => sdram_wr_addr.DATAB
wr_min_addr[0] => sdram_wr_addr.DATAB
wr_min_addr[1] => sdram_wr_addr.DATAA
wr_min_addr[1] => sdram_wr_addr.DATAB
wr_min_addr[1] => sdram_wr_addr.DATAB
wr_min_addr[2] => sdram_wr_addr.DATAA
wr_min_addr[2] => sdram_wr_addr.DATAB
wr_min_addr[2] => sdram_wr_addr.DATAB
wr_min_addr[3] => sdram_wr_addr.DATAA
wr_min_addr[3] => sdram_wr_addr.DATAB
wr_min_addr[3] => sdram_wr_addr.DATAB
wr_min_addr[4] => sdram_wr_addr.DATAA
wr_min_addr[4] => sdram_wr_addr.DATAB
wr_min_addr[4] => sdram_wr_addr.DATAB
wr_min_addr[5] => sdram_wr_addr.DATAA
wr_min_addr[5] => sdram_wr_addr.DATAB
wr_min_addr[5] => sdram_wr_addr.DATAB
wr_min_addr[6] => sdram_wr_addr.DATAA
wr_min_addr[6] => sdram_wr_addr.DATAB
wr_min_addr[6] => sdram_wr_addr.DATAB
wr_min_addr[7] => sdram_wr_addr.DATAA
wr_min_addr[7] => sdram_wr_addr.DATAB
wr_min_addr[7] => sdram_wr_addr.DATAB
wr_min_addr[8] => sdram_wr_addr.DATAA
wr_min_addr[8] => sdram_wr_addr.DATAB
wr_min_addr[8] => sdram_wr_addr.DATAB
wr_min_addr[9] => sdram_wr_addr.DATAA
wr_min_addr[9] => sdram_wr_addr.DATAB
wr_min_addr[9] => sdram_wr_addr.DATAB
wr_min_addr[10] => sdram_wr_addr.DATAA
wr_min_addr[10] => sdram_wr_addr.DATAB
wr_min_addr[10] => sdram_wr_addr.DATAB
wr_min_addr[11] => sdram_wr_addr.DATAA
wr_min_addr[11] => sdram_wr_addr.DATAB
wr_min_addr[11] => sdram_wr_addr.DATAB
wr_min_addr[12] => sdram_wr_addr.DATAA
wr_min_addr[12] => sdram_wr_addr.DATAB
wr_min_addr[12] => sdram_wr_addr.DATAB
wr_min_addr[13] => sdram_wr_addr.DATAA
wr_min_addr[13] => sdram_wr_addr.DATAB
wr_min_addr[13] => sdram_wr_addr.DATAB
wr_min_addr[14] => sdram_wr_addr.DATAA
wr_min_addr[14] => sdram_wr_addr.DATAB
wr_min_addr[14] => sdram_wr_addr.DATAB
wr_min_addr[15] => sdram_wr_addr.DATAA
wr_min_addr[15] => sdram_wr_addr.DATAB
wr_min_addr[15] => sdram_wr_addr.DATAB
wr_min_addr[16] => sdram_wr_addr.DATAA
wr_min_addr[16] => sdram_wr_addr.DATAB
wr_min_addr[16] => sdram_wr_addr.DATAB
wr_min_addr[17] => sdram_wr_addr.DATAA
wr_min_addr[17] => sdram_wr_addr.DATAB
wr_min_addr[17] => sdram_wr_addr.DATAB
wr_min_addr[18] => sdram_wr_addr.DATAA
wr_min_addr[18] => sdram_wr_addr.DATAB
wr_min_addr[18] => sdram_wr_addr.DATAB
wr_min_addr[19] => sdram_wr_addr.DATAA
wr_min_addr[19] => sdram_wr_addr.DATAB
wr_min_addr[19] => sdram_wr_addr.DATAB
wr_min_addr[20] => sdram_wr_addr.DATAA
wr_min_addr[20] => sdram_wr_addr.DATAB
wr_min_addr[20] => sdram_wr_addr.DATAB
wr_min_addr[21] => sdram_wr_addr.DATAA
wr_min_addr[21] => sdram_wr_addr.DATAB
wr_min_addr[21] => sdram_wr_addr.DATAB
wr_min_addr[22] => sdram_wr_addr.DATAA
wr_min_addr[22] => sdram_wr_addr.DATAB
wr_min_addr[22] => sdram_wr_addr.DATAB
wr_min_addr[23] => sdram_wr_addr.DATAA
wr_min_addr[23] => sdram_wr_addr.DATAB
wr_max_addr[0] => Add0.IN48
wr_max_addr[1] => Add0.IN47
wr_max_addr[2] => Add0.IN46
wr_max_addr[3] => Add0.IN45
wr_max_addr[4] => Add0.IN44
wr_max_addr[5] => Add0.IN43
wr_max_addr[6] => Add0.IN42
wr_max_addr[7] => Add0.IN41
wr_max_addr[8] => Add0.IN40
wr_max_addr[9] => Add0.IN39
wr_max_addr[10] => Add0.IN38
wr_max_addr[11] => Add0.IN37
wr_max_addr[12] => Add0.IN36
wr_max_addr[13] => Add0.IN35
wr_max_addr[14] => Add0.IN34
wr_max_addr[15] => Add0.IN33
wr_max_addr[16] => Add0.IN32
wr_max_addr[17] => Add0.IN31
wr_max_addr[18] => Add0.IN30
wr_max_addr[19] => Add0.IN29
wr_max_addr[20] => Add0.IN28
wr_max_addr[21] => Add0.IN27
wr_max_addr[22] => Add0.IN26
wr_max_addr[23] => Add0.IN25
wr_length[0] => Add1.IN24
wr_length[0] => LessThan4.IN10
wr_length[0] => Add0.IN24
wr_length[1] => Add1.IN23
wr_length[1] => LessThan4.IN9
wr_length[1] => Add0.IN23
wr_length[2] => Add1.IN22
wr_length[2] => LessThan4.IN8
wr_length[2] => Add0.IN22
wr_length[3] => Add1.IN21
wr_length[3] => LessThan4.IN7
wr_length[3] => Add0.IN21
wr_length[4] => Add1.IN20
wr_length[4] => LessThan4.IN6
wr_length[4] => Add0.IN20
wr_length[5] => Add1.IN19
wr_length[5] => LessThan4.IN5
wr_length[5] => Add0.IN19
wr_length[6] => Add1.IN18
wr_length[6] => LessThan4.IN4
wr_length[6] => Add0.IN18
wr_length[7] => Add1.IN17
wr_length[7] => LessThan4.IN3
wr_length[7] => Add0.IN17
wr_length[8] => Add1.IN16
wr_length[8] => LessThan4.IN2
wr_length[8] => Add0.IN16
wr_length[9] => Add1.IN15
wr_length[9] => LessThan4.IN1
wr_length[9] => Add0.IN15
wr_load => wr_load_r1.DATAIN
clk_read => clk_read.IN1
rdf_rdreq => rdf_rdreq.IN1
rdf_dout[0] <= rdfifo:u_rdfifo.q
rdf_dout[1] <= rdfifo:u_rdfifo.q
rdf_dout[2] <= rdfifo:u_rdfifo.q
rdf_dout[3] <= rdfifo:u_rdfifo.q
rdf_dout[4] <= rdfifo:u_rdfifo.q
rdf_dout[5] <= rdfifo:u_rdfifo.q
rdf_dout[6] <= rdfifo:u_rdfifo.q
rdf_dout[7] <= rdfifo:u_rdfifo.q
rdf_dout[8] <= rdfifo:u_rdfifo.q
rdf_dout[9] <= rdfifo:u_rdfifo.q
rdf_dout[10] <= rdfifo:u_rdfifo.q
rdf_dout[11] <= rdfifo:u_rdfifo.q
rdf_dout[12] <= rdfifo:u_rdfifo.q
rdf_dout[13] <= rdfifo:u_rdfifo.q
rdf_dout[14] <= rdfifo:u_rdfifo.q
rdf_dout[15] <= rdfifo:u_rdfifo.q
rd_min_addr[0] => sdram_rd_addr.DATAA
rd_min_addr[0] => sdram_rd_addr.DATAA
rd_min_addr[0] => sdram_rd_addr.DATAB
rd_min_addr[1] => sdram_rd_addr.DATAA
rd_min_addr[1] => sdram_rd_addr.DATAA
rd_min_addr[1] => sdram_rd_addr.DATAB
rd_min_addr[2] => sdram_rd_addr.DATAA
rd_min_addr[2] => sdram_rd_addr.DATAA
rd_min_addr[2] => sdram_rd_addr.DATAB
rd_min_addr[3] => sdram_rd_addr.DATAA
rd_min_addr[3] => sdram_rd_addr.DATAA
rd_min_addr[3] => sdram_rd_addr.DATAB
rd_min_addr[4] => sdram_rd_addr.DATAA
rd_min_addr[4] => sdram_rd_addr.DATAA
rd_min_addr[4] => sdram_rd_addr.DATAB
rd_min_addr[5] => sdram_rd_addr.DATAA
rd_min_addr[5] => sdram_rd_addr.DATAA
rd_min_addr[5] => sdram_rd_addr.DATAB
rd_min_addr[6] => sdram_rd_addr.DATAA
rd_min_addr[6] => sdram_rd_addr.DATAA
rd_min_addr[6] => sdram_rd_addr.DATAB
rd_min_addr[7] => sdram_rd_addr.DATAA
rd_min_addr[7] => sdram_rd_addr.DATAA
rd_min_addr[7] => sdram_rd_addr.DATAB
rd_min_addr[8] => sdram_rd_addr.DATAA
rd_min_addr[8] => sdram_rd_addr.DATAA
rd_min_addr[8] => sdram_rd_addr.DATAB
rd_min_addr[9] => sdram_rd_addr.DATAA
rd_min_addr[9] => sdram_rd_addr.DATAA
rd_min_addr[9] => sdram_rd_addr.DATAB
rd_min_addr[10] => sdram_rd_addr.DATAA
rd_min_addr[10] => sdram_rd_addr.DATAA
rd_min_addr[10] => sdram_rd_addr.DATAB
rd_min_addr[11] => sdram_rd_addr.DATAA
rd_min_addr[11] => sdram_rd_addr.DATAA
rd_min_addr[11] => sdram_rd_addr.DATAB
rd_min_addr[12] => sdram_rd_addr.DATAA
rd_min_addr[12] => sdram_rd_addr.DATAA
rd_min_addr[12] => sdram_rd_addr.DATAB
rd_min_addr[13] => sdram_rd_addr.DATAA
rd_min_addr[13] => sdram_rd_addr.DATAA
rd_min_addr[13] => sdram_rd_addr.DATAB
rd_min_addr[14] => sdram_rd_addr.DATAA
rd_min_addr[14] => sdram_rd_addr.DATAA
rd_min_addr[14] => sdram_rd_addr.DATAB
rd_min_addr[15] => sdram_rd_addr.DATAA
rd_min_addr[15] => sdram_rd_addr.DATAA
rd_min_addr[15] => sdram_rd_addr.DATAB
rd_min_addr[16] => sdram_rd_addr.DATAA
rd_min_addr[16] => sdram_rd_addr.DATAA
rd_min_addr[16] => sdram_rd_addr.DATAB
rd_min_addr[17] => sdram_rd_addr.DATAA
rd_min_addr[17] => sdram_rd_addr.DATAA
rd_min_addr[17] => sdram_rd_addr.DATAB
rd_min_addr[18] => sdram_rd_addr.DATAA
rd_min_addr[18] => sdram_rd_addr.DATAA
rd_min_addr[18] => sdram_rd_addr.DATAB
rd_min_addr[19] => sdram_rd_addr.DATAA
rd_min_addr[19] => sdram_rd_addr.DATAA
rd_min_addr[19] => sdram_rd_addr.DATAB
rd_min_addr[20] => sdram_rd_addr.DATAA
rd_min_addr[20] => sdram_rd_addr.DATAA
rd_min_addr[20] => sdram_rd_addr.DATAB
rd_min_addr[21] => sdram_rd_addr.DATAA
rd_min_addr[21] => sdram_rd_addr.DATAA
rd_min_addr[21] => sdram_rd_addr.DATAB
rd_min_addr[22] => sdram_rd_addr.DATAA
rd_min_addr[22] => sdram_rd_addr.DATAA
rd_min_addr[22] => sdram_rd_addr.DATAB
rd_min_addr[23] => sdram_rd_addr.DATAA
rd_min_addr[23] => sdram_rd_addr.DATAB
rd_max_addr[0] => Add2.IN48
rd_max_addr[1] => Add2.IN47
rd_max_addr[2] => Add2.IN46
rd_max_addr[3] => Add2.IN45
rd_max_addr[4] => Add2.IN44
rd_max_addr[5] => Add2.IN43
rd_max_addr[6] => Add2.IN42
rd_max_addr[7] => Add2.IN41
rd_max_addr[8] => Add2.IN40
rd_max_addr[9] => Add2.IN39
rd_max_addr[10] => Add2.IN38
rd_max_addr[11] => Add2.IN37
rd_max_addr[12] => Add2.IN36
rd_max_addr[13] => Add2.IN35
rd_max_addr[14] => Add2.IN34
rd_max_addr[15] => Add2.IN33
rd_max_addr[16] => Add2.IN32
rd_max_addr[17] => Add2.IN31
rd_max_addr[18] => Add2.IN30
rd_max_addr[19] => Add2.IN29
rd_max_addr[20] => Add2.IN28
rd_max_addr[21] => Add2.IN27
rd_max_addr[22] => Add2.IN26
rd_max_addr[23] => Add2.IN25
rd_length[0] => Add3.IN24
rd_length[0] => LessThan5.IN10
rd_length[0] => Add2.IN24
rd_length[1] => Add3.IN23
rd_length[1] => LessThan5.IN9
rd_length[1] => Add2.IN23
rd_length[2] => Add3.IN22
rd_length[2] => LessThan5.IN8
rd_length[2] => Add2.IN22
rd_length[3] => Add3.IN21
rd_length[3] => LessThan5.IN7
rd_length[3] => Add2.IN21
rd_length[4] => Add3.IN20
rd_length[4] => LessThan5.IN6
rd_length[4] => Add2.IN20
rd_length[5] => Add3.IN19
rd_length[5] => LessThan5.IN5
rd_length[5] => Add2.IN19
rd_length[6] => Add3.IN18
rd_length[6] => LessThan5.IN4
rd_length[6] => Add2.IN18
rd_length[7] => Add3.IN17
rd_length[7] => LessThan5.IN3
rd_length[7] => Add2.IN17
rd_length[8] => Add3.IN16
rd_length[8] => LessThan5.IN2
rd_length[8] => Add2.IN16
rd_length[9] => Add3.IN15
rd_length[9] => LessThan5.IN1
rd_length[9] => Add2.IN15
rd_load => rd_load_r1.DATAIN
sdram_read_valid => read_valid_r1.DATAIN
sdram_init_done => sdram_wr_req.OUTPUTSELECT
sdram_init_done => sdram_rd_req.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => rw_bank_flag.OUTPUTSELECT
sdram_pingpang_en => sw_bank_en.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_ack => sdram_wr_ack.IN1
sdram_wr_addr[0] <= sdram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[1] <= sdram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[2] <= sdram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[3] <= sdram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[4] <= sdram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[5] <= sdram_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[6] <= sdram_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[7] <= sdram_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[8] <= sdram_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[9] <= sdram_wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[10] <= sdram_wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[11] <= sdram_wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[12] <= sdram_wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[13] <= sdram_wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[14] <= sdram_wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[15] <= sdram_wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[16] <= sdram_wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[17] <= sdram_wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[18] <= sdram_wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[19] <= sdram_wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[20] <= sdram_wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[21] <= sdram_wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[22] <= sdram_wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[23] <= sdram_wr_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[0] <= wrfifo:u_wrfifo.q
sdram_din[1] <= wrfifo:u_wrfifo.q
sdram_din[2] <= wrfifo:u_wrfifo.q
sdram_din[3] <= wrfifo:u_wrfifo.q
sdram_din[4] <= wrfifo:u_wrfifo.q
sdram_din[5] <= wrfifo:u_wrfifo.q
sdram_din[6] <= wrfifo:u_wrfifo.q
sdram_din[7] <= wrfifo:u_wrfifo.q
sdram_din[8] <= wrfifo:u_wrfifo.q
sdram_din[9] <= wrfifo:u_wrfifo.q
sdram_din[10] <= wrfifo:u_wrfifo.q
sdram_din[11] <= wrfifo:u_wrfifo.q
sdram_din[12] <= wrfifo:u_wrfifo.q
sdram_din[13] <= wrfifo:u_wrfifo.q
sdram_din[14] <= wrfifo:u_wrfifo.q
sdram_din[15] <= wrfifo:u_wrfifo.q
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack => sdram_rd_ack.IN1
sdram_rd_addr[0] <= sdram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[1] <= sdram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[2] <= sdram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[3] <= sdram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[4] <= sdram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[5] <= sdram_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[6] <= sdram_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[7] <= sdram_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[8] <= sdram_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[9] <= sdram_rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[10] <= sdram_rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[11] <= sdram_rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[12] <= sdram_rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[13] <= sdram_rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[14] <= sdram_rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[15] <= sdram_rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[16] <= sdram_rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[17] <= sdram_rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[18] <= sdram_rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[19] <= sdram_rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[20] <= sdram_rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[21] <= sdram_rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[22] <= sdram_rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[23] <= sdram_rd_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dout[0] => sdram_dout[0].IN1
sdram_dout[1] => sdram_dout[1].IN1
sdram_dout[2] => sdram_dout[2].IN1
sdram_dout[3] => sdram_dout[3].IN1
sdram_dout[4] => sdram_dout[4].IN1
sdram_dout[5] => sdram_dout[5].IN1
sdram_dout[6] => sdram_dout[6].IN1
sdram_dout[7] => sdram_dout[7].IN1
sdram_dout[8] => sdram_dout[8].IN1
sdram_dout[9] => sdram_dout[9].IN1
sdram_dout[10] => sdram_dout[10].IN1
sdram_dout[11] => sdram_dout[11].IN1
sdram_dout[12] => sdram_dout[12].IN1
sdram_dout[13] => sdram_dout[13].IN1
sdram_dout[14] => sdram_dout[14].IN1
sdram_dout[15] => sdram_dout[15].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
data[0] => dcfifo_nnl1:auto_generated.data[0]
data[1] => dcfifo_nnl1:auto_generated.data[1]
data[2] => dcfifo_nnl1:auto_generated.data[2]
data[3] => dcfifo_nnl1:auto_generated.data[3]
data[4] => dcfifo_nnl1:auto_generated.data[4]
data[5] => dcfifo_nnl1:auto_generated.data[5]
data[6] => dcfifo_nnl1:auto_generated.data[6]
data[7] => dcfifo_nnl1:auto_generated.data[7]
data[8] => dcfifo_nnl1:auto_generated.data[8]
data[9] => dcfifo_nnl1:auto_generated.data[9]
data[10] => dcfifo_nnl1:auto_generated.data[10]
data[11] => dcfifo_nnl1:auto_generated.data[11]
data[12] => dcfifo_nnl1:auto_generated.data[12]
data[13] => dcfifo_nnl1:auto_generated.data[13]
data[14] => dcfifo_nnl1:auto_generated.data[14]
data[15] => dcfifo_nnl1:auto_generated.data[15]
q[0] <= dcfifo_nnl1:auto_generated.q[0]
q[1] <= dcfifo_nnl1:auto_generated.q[1]
q[2] <= dcfifo_nnl1:auto_generated.q[2]
q[3] <= dcfifo_nnl1:auto_generated.q[3]
q[4] <= dcfifo_nnl1:auto_generated.q[4]
q[5] <= dcfifo_nnl1:auto_generated.q[5]
q[6] <= dcfifo_nnl1:auto_generated.q[6]
q[7] <= dcfifo_nnl1:auto_generated.q[7]
q[8] <= dcfifo_nnl1:auto_generated.q[8]
q[9] <= dcfifo_nnl1:auto_generated.q[9]
q[10] <= dcfifo_nnl1:auto_generated.q[10]
q[11] <= dcfifo_nnl1:auto_generated.q[11]
q[12] <= dcfifo_nnl1:auto_generated.q[12]
q[13] <= dcfifo_nnl1:auto_generated.q[13]
q[14] <= dcfifo_nnl1:auto_generated.q[14]
q[15] <= dcfifo_nnl1:auto_generated.q[15]
rdclk => dcfifo_nnl1:auto_generated.rdclk
rdreq => dcfifo_nnl1:auto_generated.rdreq
wrclk => dcfifo_nnl1:auto_generated.wrclk
wrreq => dcfifo_nnl1:auto_generated.wrreq
aclr => dcfifo_nnl1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_nnl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_nnl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_nnl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_nnl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_nnl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_nnl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_nnl1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_nnl1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_nnl1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_nnl1:auto_generated.rdusedw[9]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[9] => ram_block9a10.PORTAADDR9
address_a[9] => ram_block9a11.PORTAADDR9
address_a[9] => ram_block9a12.PORTAADDR9
address_a[9] => ram_block9a13.PORTAADDR9
address_a[9] => ram_block9a14.PORTAADDR9
address_a[9] => ram_block9a15.PORTAADDR9
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_qe9:dffpipe11.clock
clrn => dffpipe_qe9:dffpipe11.clrn
d[0] => dffpipe_qe9:dffpipe11.d[0]
d[1] => dffpipe_qe9:dffpipe11.d[1]
d[2] => dffpipe_qe9:dffpipe11.d[2]
d[3] => dffpipe_qe9:dffpipe11.d[3]
d[4] => dffpipe_qe9:dffpipe11.d[4]
d[5] => dffpipe_qe9:dffpipe11.d[5]
d[6] => dffpipe_qe9:dffpipe11.d[6]
d[7] => dffpipe_qe9:dffpipe11.d[7]
d[8] => dffpipe_qe9:dffpipe11.d[8]
d[9] => dffpipe_qe9:dffpipe11.d[9]
d[10] => dffpipe_qe9:dffpipe11.d[10]
q[0] <= dffpipe_qe9:dffpipe11.q[0]
q[1] <= dffpipe_qe9:dffpipe11.q[1]
q[2] <= dffpipe_qe9:dffpipe11.q[2]
q[3] <= dffpipe_qe9:dffpipe11.q[3]
q[4] <= dffpipe_qe9:dffpipe11.q[4]
q[5] <= dffpipe_qe9:dffpipe11.q[5]
q[6] <= dffpipe_qe9:dffpipe11.q[6]
q[7] <= dffpipe_qe9:dffpipe11.q[7]
q[8] <= dffpipe_qe9:dffpipe11.q[8]
q[9] <= dffpipe_qe9:dffpipe11.q[9]
q[10] <= dffpipe_qe9:dffpipe11.q[10]


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe11.clock
clrn => dffpipe_qe9:dffpipe11.clrn
d[0] => dffpipe_qe9:dffpipe11.d[0]
d[1] => dffpipe_qe9:dffpipe11.d[1]
d[2] => dffpipe_qe9:dffpipe11.d[2]
d[3] => dffpipe_qe9:dffpipe11.d[3]
d[4] => dffpipe_qe9:dffpipe11.d[4]
d[5] => dffpipe_qe9:dffpipe11.d[5]
d[6] => dffpipe_qe9:dffpipe11.d[6]
d[7] => dffpipe_qe9:dffpipe11.d[7]
d[8] => dffpipe_qe9:dffpipe11.d[8]
d[9] => dffpipe_qe9:dffpipe11.d[9]
d[10] => dffpipe_qe9:dffpipe11.d[10]
q[0] <= dffpipe_qe9:dffpipe11.q[0]
q[1] <= dffpipe_qe9:dffpipe11.q[1]
q[2] <= dffpipe_qe9:dffpipe11.q[2]
q[3] <= dffpipe_qe9:dffpipe11.q[3]
q[4] <= dffpipe_qe9:dffpipe11.q[4]
q[5] <= dffpipe_qe9:dffpipe11.q[5]
q[6] <= dffpipe_qe9:dffpipe11.q[6]
q[7] <= dffpipe_qe9:dffpipe11.q[7]
q[8] <= dffpipe_qe9:dffpipe11.q[8]
q[9] <= dffpipe_qe9:dffpipe11.q[9]
q[10] <= dffpipe_qe9:dffpipe11.q[10]


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
data[0] => dcfifo_aol1:auto_generated.data[0]
data[1] => dcfifo_aol1:auto_generated.data[1]
data[2] => dcfifo_aol1:auto_generated.data[2]
data[3] => dcfifo_aol1:auto_generated.data[3]
data[4] => dcfifo_aol1:auto_generated.data[4]
data[5] => dcfifo_aol1:auto_generated.data[5]
data[6] => dcfifo_aol1:auto_generated.data[6]
data[7] => dcfifo_aol1:auto_generated.data[7]
data[8] => dcfifo_aol1:auto_generated.data[8]
data[9] => dcfifo_aol1:auto_generated.data[9]
data[10] => dcfifo_aol1:auto_generated.data[10]
data[11] => dcfifo_aol1:auto_generated.data[11]
data[12] => dcfifo_aol1:auto_generated.data[12]
data[13] => dcfifo_aol1:auto_generated.data[13]
data[14] => dcfifo_aol1:auto_generated.data[14]
data[15] => dcfifo_aol1:auto_generated.data[15]
q[0] <= dcfifo_aol1:auto_generated.q[0]
q[1] <= dcfifo_aol1:auto_generated.q[1]
q[2] <= dcfifo_aol1:auto_generated.q[2]
q[3] <= dcfifo_aol1:auto_generated.q[3]
q[4] <= dcfifo_aol1:auto_generated.q[4]
q[5] <= dcfifo_aol1:auto_generated.q[5]
q[6] <= dcfifo_aol1:auto_generated.q[6]
q[7] <= dcfifo_aol1:auto_generated.q[7]
q[8] <= dcfifo_aol1:auto_generated.q[8]
q[9] <= dcfifo_aol1:auto_generated.q[9]
q[10] <= dcfifo_aol1:auto_generated.q[10]
q[11] <= dcfifo_aol1:auto_generated.q[11]
q[12] <= dcfifo_aol1:auto_generated.q[12]
q[13] <= dcfifo_aol1:auto_generated.q[13]
q[14] <= dcfifo_aol1:auto_generated.q[14]
q[15] <= dcfifo_aol1:auto_generated.q[15]
rdclk => dcfifo_aol1:auto_generated.rdclk
rdreq => dcfifo_aol1:auto_generated.rdreq
wrclk => dcfifo_aol1:auto_generated.wrclk
wrreq => dcfifo_aol1:auto_generated.wrreq
aclr => dcfifo_aol1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= dcfifo_aol1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aol1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aol1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aol1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aol1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aol1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aol1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aol1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_aol1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_aol1:auto_generated.wrusedw[9]


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => alt_synch_pipe_e98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[9] => ram_block9a10.PORTAADDR9
address_a[9] => ram_block9a11.PORTAADDR9
address_a[9] => ram_block9a12.PORTAADDR9
address_a[9] => ram_block9a13.PORTAADDR9
address_a[9] => ram_block9a14.PORTAADDR9
address_a[9] => ram_block9a15.PORTAADDR9
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp
clock => dffpipe_pe9:dffpipe3.clock
clrn => dffpipe_pe9:dffpipe3.clrn
d[0] => dffpipe_pe9:dffpipe3.d[0]
d[1] => dffpipe_pe9:dffpipe3.d[1]
d[2] => dffpipe_pe9:dffpipe3.d[2]
d[3] => dffpipe_pe9:dffpipe3.d[3]
d[4] => dffpipe_pe9:dffpipe3.d[4]
d[5] => dffpipe_pe9:dffpipe3.d[5]
d[6] => dffpipe_pe9:dffpipe3.d[6]
d[7] => dffpipe_pe9:dffpipe3.d[7]
d[8] => dffpipe_pe9:dffpipe3.d[8]
d[9] => dffpipe_pe9:dffpipe3.d[9]
d[10] => dffpipe_pe9:dffpipe3.d[10]
q[0] <= dffpipe_pe9:dffpipe3.q[0]
q[1] <= dffpipe_pe9:dffpipe3.q[1]
q[2] <= dffpipe_pe9:dffpipe3.q[2]
q[3] <= dffpipe_pe9:dffpipe3.q[3]
q[4] <= dffpipe_pe9:dffpipe3.q[4]
q[5] <= dffpipe_pe9:dffpipe3.q[5]
q[6] <= dffpipe_pe9:dffpipe3.q[6]
q[7] <= dffpipe_pe9:dffpipe3.q[7]
q[8] <= dffpipe_pe9:dffpipe3.q[8]
q[9] <= dffpipe_pe9:dffpipe3.q[9]
q[10] <= dffpipe_pe9:dffpipe3.q[10]


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_re9:dffpipe4.clock
clrn => dffpipe_re9:dffpipe4.clrn
d[0] => dffpipe_re9:dffpipe4.d[0]
d[1] => dffpipe_re9:dffpipe4.d[1]
d[2] => dffpipe_re9:dffpipe4.d[2]
d[3] => dffpipe_re9:dffpipe4.d[3]
d[4] => dffpipe_re9:dffpipe4.d[4]
d[5] => dffpipe_re9:dffpipe4.d[5]
d[6] => dffpipe_re9:dffpipe4.d[6]
d[7] => dffpipe_re9:dffpipe4.d[7]
d[8] => dffpipe_re9:dffpipe4.d[8]
d[9] => dffpipe_re9:dffpipe4.d[9]
d[10] => dffpipe_re9:dffpipe4.d[10]
q[0] <= dffpipe_re9:dffpipe4.q[0]
q[1] <= dffpipe_re9:dffpipe4.q[1]
q[2] <= dffpipe_re9:dffpipe4.q[2]
q[3] <= dffpipe_re9:dffpipe4.q[3]
q[4] <= dffpipe_re9:dffpipe4.q[4]
q[5] <= dffpipe_re9:dffpipe4.q[5]
q[6] <= dffpipe_re9:dffpipe4.q[6]
q[7] <= dffpipe_re9:dffpipe4.q[7]
q[8] <= dffpipe_re9:dffpipe4.q[8]
q[9] <= dffpipe_re9:dffpipe4.q[9]
q[10] <= dffpipe_re9:dffpipe4.q[10]


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4
clock => dffe5a[10].CLK
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[10].ACLR
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe5a[0].IN0
d[1] => dffe5a[1].IN0
d[2] => dffe5a[2].IN0
d[3] => dffe5a[3].IN0
d[4] => dffe5a[4].IN0
d[5] => dffe5a[5].IN0
d[6] => dffe5a[6].IN0
d[7] => dffe5a[7].IN0
d[8] => dffe5a[8].IN0
d[9] => dffe5a[9].IN0
d[10] => dffe5a[10].IN0
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller
clk => clk.IN3
rst_n => rst_n.IN3
sdram_wr_req => sdram_wr_req.IN1
sdram_wr_ack <= sdram_ctrl:u_sdram_ctrl.sdram_wr_ack
sdram_wr_addr[0] => sdram_wr_addr[0].IN1
sdram_wr_addr[1] => sdram_wr_addr[1].IN1
sdram_wr_addr[2] => sdram_wr_addr[2].IN1
sdram_wr_addr[3] => sdram_wr_addr[3].IN1
sdram_wr_addr[4] => sdram_wr_addr[4].IN1
sdram_wr_addr[5] => sdram_wr_addr[5].IN1
sdram_wr_addr[6] => sdram_wr_addr[6].IN1
sdram_wr_addr[7] => sdram_wr_addr[7].IN1
sdram_wr_addr[8] => sdram_wr_addr[8].IN1
sdram_wr_addr[9] => sdram_wr_addr[9].IN1
sdram_wr_addr[10] => sdram_wr_addr[10].IN1
sdram_wr_addr[11] => sdram_wr_addr[11].IN1
sdram_wr_addr[12] => sdram_wr_addr[12].IN1
sdram_wr_addr[13] => sdram_wr_addr[13].IN1
sdram_wr_addr[14] => sdram_wr_addr[14].IN1
sdram_wr_addr[15] => sdram_wr_addr[15].IN1
sdram_wr_addr[16] => sdram_wr_addr[16].IN1
sdram_wr_addr[17] => sdram_wr_addr[17].IN1
sdram_wr_addr[18] => sdram_wr_addr[18].IN1
sdram_wr_addr[19] => sdram_wr_addr[19].IN1
sdram_wr_addr[20] => sdram_wr_addr[20].IN1
sdram_wr_addr[21] => sdram_wr_addr[21].IN1
sdram_wr_addr[22] => sdram_wr_addr[22].IN1
sdram_wr_addr[23] => sdram_wr_addr[23].IN1
sdram_wr_burst[0] => sdram_wr_burst[0].IN2
sdram_wr_burst[1] => sdram_wr_burst[1].IN2
sdram_wr_burst[2] => sdram_wr_burst[2].IN2
sdram_wr_burst[3] => sdram_wr_burst[3].IN2
sdram_wr_burst[4] => sdram_wr_burst[4].IN2
sdram_wr_burst[5] => sdram_wr_burst[5].IN2
sdram_wr_burst[6] => sdram_wr_burst[6].IN2
sdram_wr_burst[7] => sdram_wr_burst[7].IN2
sdram_wr_burst[8] => sdram_wr_burst[8].IN2
sdram_wr_burst[9] => sdram_wr_burst[9].IN2
sdram_din[0] => sdram_din[0].IN1
sdram_din[1] => sdram_din[1].IN1
sdram_din[2] => sdram_din[2].IN1
sdram_din[3] => sdram_din[3].IN1
sdram_din[4] => sdram_din[4].IN1
sdram_din[5] => sdram_din[5].IN1
sdram_din[6] => sdram_din[6].IN1
sdram_din[7] => sdram_din[7].IN1
sdram_din[8] => sdram_din[8].IN1
sdram_din[9] => sdram_din[9].IN1
sdram_din[10] => sdram_din[10].IN1
sdram_din[11] => sdram_din[11].IN1
sdram_din[12] => sdram_din[12].IN1
sdram_din[13] => sdram_din[13].IN1
sdram_din[14] => sdram_din[14].IN1
sdram_din[15] => sdram_din[15].IN1
sdram_rd_req => sdram_rd_req.IN1
sdram_rd_ack <= sdram_ctrl:u_sdram_ctrl.sdram_rd_ack
sdram_rd_addr[0] => sdram_rd_addr[0].IN1
sdram_rd_addr[1] => sdram_rd_addr[1].IN1
sdram_rd_addr[2] => sdram_rd_addr[2].IN1
sdram_rd_addr[3] => sdram_rd_addr[3].IN1
sdram_rd_addr[4] => sdram_rd_addr[4].IN1
sdram_rd_addr[5] => sdram_rd_addr[5].IN1
sdram_rd_addr[6] => sdram_rd_addr[6].IN1
sdram_rd_addr[7] => sdram_rd_addr[7].IN1
sdram_rd_addr[8] => sdram_rd_addr[8].IN1
sdram_rd_addr[9] => sdram_rd_addr[9].IN1
sdram_rd_addr[10] => sdram_rd_addr[10].IN1
sdram_rd_addr[11] => sdram_rd_addr[11].IN1
sdram_rd_addr[12] => sdram_rd_addr[12].IN1
sdram_rd_addr[13] => sdram_rd_addr[13].IN1
sdram_rd_addr[14] => sdram_rd_addr[14].IN1
sdram_rd_addr[15] => sdram_rd_addr[15].IN1
sdram_rd_addr[16] => sdram_rd_addr[16].IN1
sdram_rd_addr[17] => sdram_rd_addr[17].IN1
sdram_rd_addr[18] => sdram_rd_addr[18].IN1
sdram_rd_addr[19] => sdram_rd_addr[19].IN1
sdram_rd_addr[20] => sdram_rd_addr[20].IN1
sdram_rd_addr[21] => sdram_rd_addr[21].IN1
sdram_rd_addr[22] => sdram_rd_addr[22].IN1
sdram_rd_addr[23] => sdram_rd_addr[23].IN1
sdram_rd_burst[0] => sdram_rd_burst[0].IN2
sdram_rd_burst[1] => sdram_rd_burst[1].IN2
sdram_rd_burst[2] => sdram_rd_burst[2].IN2
sdram_rd_burst[3] => sdram_rd_burst[3].IN2
sdram_rd_burst[4] => sdram_rd_burst[4].IN2
sdram_rd_burst[5] => sdram_rd_burst[5].IN2
sdram_rd_burst[6] => sdram_rd_burst[6].IN2
sdram_rd_burst[7] => sdram_rd_burst[7].IN2
sdram_rd_burst[8] => sdram_rd_burst[8].IN2
sdram_rd_burst[9] => sdram_rd_burst[9].IN2
sdram_dout[0] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[1] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[2] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[3] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[4] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[5] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[6] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[7] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[8] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[9] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[10] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[11] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[12] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[13] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[14] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[15] <= sdram_data:u_sdram_data.sdram_data_out
sdram_init_done <= sdram_ctrl:u_sdram_ctrl.sdram_init_done
sdram_cke <= sdram_cmd:u_sdram_cmd.sdram_cke
sdram_cs_n <= sdram_cmd:u_sdram_cmd.sdram_cs_n
sdram_ras_n <= sdram_cmd:u_sdram_cmd.sdram_ras_n
sdram_cas_n <= sdram_cmd:u_sdram_cmd.sdram_cas_n
sdram_we_n <= sdram_cmd:u_sdram_cmd.sdram_we_n
sdram_ba[0] <= sdram_cmd:u_sdram_cmd.sdram_ba
sdram_ba[1] <= sdram_cmd:u_sdram_cmd.sdram_ba
sdram_addr[0] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[1] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[2] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[3] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[4] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[5] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[6] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[7] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[8] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[9] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[10] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[11] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[12] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_data[0] <> sdram_data:u_sdram_data.sdram_data
sdram_data[1] <> sdram_data:u_sdram_data.sdram_data
sdram_data[2] <> sdram_data:u_sdram_data.sdram_data
sdram_data[3] <> sdram_data:u_sdram_data.sdram_data
sdram_data[4] <> sdram_data:u_sdram_data.sdram_data
sdram_data[5] <> sdram_data:u_sdram_data.sdram_data
sdram_data[6] <> sdram_data:u_sdram_data.sdram_data
sdram_data[7] <> sdram_data:u_sdram_data.sdram_data
sdram_data[8] <> sdram_data:u_sdram_data.sdram_data
sdram_data[9] <> sdram_data:u_sdram_data.sdram_data
sdram_data[10] <> sdram_data:u_sdram_data.sdram_data
sdram_data[11] <> sdram_data:u_sdram_data.sdram_data
sdram_data[12] <> sdram_data:u_sdram_data.sdram_data
sdram_data[13] <> sdram_data:u_sdram_data.sdram_data
sdram_data[14] <> sdram_data:u_sdram_data.sdram_data
sdram_data[15] <> sdram_data:u_sdram_data.sdram_data


|cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
clk => sdram_rd_wr~reg0.CLK
clk => work_state[0]~reg0.CLK
clk => work_state[1]~reg0.CLK
clk => work_state[2]~reg0.CLK
clk => work_state[3]~reg0.CLK
clk => init_state[0]~reg0.CLK
clk => init_state[1]~reg0.CLK
clk => init_state[2]~reg0.CLK
clk => init_state[3]~reg0.CLK
clk => init_state[4]~reg0.CLK
clk => init_ar_cnt[0].CLK
clk => init_ar_cnt[1].CLK
clk => init_ar_cnt[2].CLK
clk => init_ar_cnt[3].CLK
clk => cnt_clk[0]~reg0.CLK
clk => cnt_clk[1]~reg0.CLK
clk => cnt_clk[2]~reg0.CLK
clk => cnt_clk[3]~reg0.CLK
clk => cnt_clk[4]~reg0.CLK
clk => cnt_clk[5]~reg0.CLK
clk => cnt_clk[6]~reg0.CLK
clk => cnt_clk[7]~reg0.CLK
clk => cnt_clk[8]~reg0.CLK
clk => cnt_clk[9]~reg0.CLK
clk => sdram_ref_req.CLK
clk => cnt_refresh[0].CLK
clk => cnt_refresh[1].CLK
clk => cnt_refresh[2].CLK
clk => cnt_refresh[3].CLK
clk => cnt_refresh[4].CLK
clk => cnt_refresh[5].CLK
clk => cnt_refresh[6].CLK
clk => cnt_refresh[7].CLK
clk => cnt_refresh[8].CLK
clk => cnt_refresh[9].CLK
clk => cnt_refresh[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
rst_n => init_state[0]~reg0.ACLR
rst_n => init_state[1]~reg0.ACLR
rst_n => init_state[2]~reg0.ACLR
rst_n => init_state[3]~reg0.ACLR
rst_n => init_state[4]~reg0.ACLR
rst_n => work_state[0]~reg0.ACLR
rst_n => work_state[1]~reg0.ACLR
rst_n => work_state[2]~reg0.ACLR
rst_n => work_state[3]~reg0.ACLR
rst_n => cnt_clk[0]~reg0.ACLR
rst_n => cnt_clk[1]~reg0.ACLR
rst_n => cnt_clk[2]~reg0.ACLR
rst_n => cnt_clk[3]~reg0.ACLR
rst_n => cnt_clk[4]~reg0.ACLR
rst_n => cnt_clk[5]~reg0.ACLR
rst_n => cnt_clk[6]~reg0.ACLR
rst_n => cnt_clk[7]~reg0.ACLR
rst_n => cnt_clk[8]~reg0.ACLR
rst_n => cnt_clk[9]~reg0.ACLR
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => cnt_refresh[0].ACLR
rst_n => cnt_refresh[1].ACLR
rst_n => cnt_refresh[2].ACLR
rst_n => cnt_refresh[3].ACLR
rst_n => cnt_refresh[4].ACLR
rst_n => cnt_refresh[5].ACLR
rst_n => cnt_refresh[6].ACLR
rst_n => cnt_refresh[7].ACLR
rst_n => cnt_refresh[8].ACLR
rst_n => cnt_refresh[9].ACLR
rst_n => cnt_refresh[10].ACLR
rst_n => sdram_ref_req.ACLR
rst_n => init_ar_cnt[0].ACLR
rst_n => init_ar_cnt[1].ACLR
rst_n => init_ar_cnt[2].ACLR
rst_n => init_ar_cnt[3].ACLR
rst_n => sdram_rd_wr~reg0.ENA
sdram_wr_req => always6.IN1
sdram_rd_req => always6.IN1
sdram_wr_ack <= sdram_wr_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_burst[0] => LessThan0.IN10
sdram_wr_burst[0] => Add7.IN20
sdram_wr_burst[1] => Add0.IN18
sdram_wr_burst[1] => Add7.IN19
sdram_wr_burst[2] => Add0.IN17
sdram_wr_burst[2] => Add7.IN18
sdram_wr_burst[3] => Add0.IN16
sdram_wr_burst[3] => Add7.IN17
sdram_wr_burst[4] => Add0.IN15
sdram_wr_burst[4] => Add7.IN16
sdram_wr_burst[5] => Add0.IN14
sdram_wr_burst[5] => Add7.IN15
sdram_wr_burst[6] => Add0.IN13
sdram_wr_burst[6] => Add7.IN14
sdram_wr_burst[7] => Add0.IN12
sdram_wr_burst[7] => Add7.IN13
sdram_wr_burst[8] => Add0.IN11
sdram_wr_burst[8] => Add7.IN12
sdram_wr_burst[9] => Add0.IN10
sdram_wr_burst[9] => Add7.IN11
sdram_rd_burst[0] => Add1.IN20
sdram_rd_burst[0] => Equal15.IN53
sdram_rd_burst[1] => Add1.IN19
sdram_rd_burst[1] => Add6.IN18
sdram_rd_burst[2] => Add1.IN18
sdram_rd_burst[2] => Add6.IN17
sdram_rd_burst[3] => Add1.IN17
sdram_rd_burst[3] => Add6.IN16
sdram_rd_burst[4] => Add1.IN16
sdram_rd_burst[4] => Add6.IN15
sdram_rd_burst[5] => Add1.IN15
sdram_rd_burst[5] => Add6.IN14
sdram_rd_burst[6] => Add1.IN14
sdram_rd_burst[6] => Add6.IN13
sdram_rd_burst[7] => Add1.IN13
sdram_rd_burst[7] => Add6.IN12
sdram_rd_burst[8] => Add1.IN12
sdram_rd_burst[8] => Add6.IN11
sdram_rd_burst[9] => Add1.IN11
sdram_rd_burst[9] => Add6.IN10
sdram_init_done <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
init_state[0] <= init_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= init_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= init_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= init_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[4] <= init_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= work_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= work_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= work_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= work_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[9] <= cnt_clk[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_wr <= sdram_rd_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd
clk => sdram_addr[0]~reg0.CLK
clk => sdram_addr[1]~reg0.CLK
clk => sdram_addr[2]~reg0.CLK
clk => sdram_addr[3]~reg0.CLK
clk => sdram_addr[4]~reg0.CLK
clk => sdram_addr[5]~reg0.CLK
clk => sdram_addr[6]~reg0.CLK
clk => sdram_addr[7]~reg0.CLK
clk => sdram_addr[8]~reg0.CLK
clk => sdram_addr[9]~reg0.CLK
clk => sdram_addr[10]~reg0.CLK
clk => sdram_addr[11]~reg0.CLK
clk => sdram_addr[12]~reg0.CLK
clk => sdram_ba[0]~reg0.CLK
clk => sdram_ba[1]~reg0.CLK
clk => sdram_cmd_r[0].CLK
clk => sdram_cmd_r[1].CLK
clk => sdram_cmd_r[2].CLK
clk => sdram_cmd_r[3].CLK
clk => sdram_cmd_r[4].CLK
rst_n => sdram_addr[0]~reg0.PRESET
rst_n => sdram_addr[1]~reg0.PRESET
rst_n => sdram_addr[2]~reg0.PRESET
rst_n => sdram_addr[3]~reg0.PRESET
rst_n => sdram_addr[4]~reg0.PRESET
rst_n => sdram_addr[5]~reg0.PRESET
rst_n => sdram_addr[6]~reg0.PRESET
rst_n => sdram_addr[7]~reg0.PRESET
rst_n => sdram_addr[8]~reg0.PRESET
rst_n => sdram_addr[9]~reg0.PRESET
rst_n => sdram_addr[10]~reg0.PRESET
rst_n => sdram_addr[11]~reg0.PRESET
rst_n => sdram_addr[12]~reg0.PRESET
rst_n => sdram_ba[0]~reg0.PRESET
rst_n => sdram_ba[1]~reg0.PRESET
rst_n => sdram_cmd_r[0].PRESET
rst_n => sdram_cmd_r[1].PRESET
rst_n => sdram_cmd_r[2].PRESET
rst_n => sdram_cmd_r[3].PRESET
rst_n => sdram_cmd_r[4].ACLR
sys_wraddr[0] => sys_addr[0].DATAA
sys_wraddr[1] => sys_addr[1].DATAA
sys_wraddr[2] => sys_addr[2].DATAA
sys_wraddr[3] => sys_addr[3].DATAA
sys_wraddr[4] => sys_addr[4].DATAA
sys_wraddr[5] => sys_addr[5].DATAA
sys_wraddr[6] => sys_addr[6].DATAA
sys_wraddr[7] => sys_addr[7].DATAA
sys_wraddr[8] => sys_addr[8].DATAA
sys_wraddr[9] => sys_addr[9].DATAA
sys_wraddr[10] => sys_addr[10].DATAA
sys_wraddr[11] => sys_addr[11].DATAA
sys_wraddr[12] => sys_addr[12].DATAA
sys_wraddr[13] => sys_addr[13].DATAA
sys_wraddr[14] => sys_addr[14].DATAA
sys_wraddr[15] => sys_addr[15].DATAA
sys_wraddr[16] => sys_addr[16].DATAA
sys_wraddr[17] => sys_addr[17].DATAA
sys_wraddr[18] => sys_addr[18].DATAA
sys_wraddr[19] => sys_addr[19].DATAA
sys_wraddr[20] => sys_addr[20].DATAA
sys_wraddr[21] => sys_addr[21].DATAA
sys_wraddr[22] => sys_addr[22].DATAA
sys_wraddr[23] => sys_addr[23].DATAA
sys_rdaddr[0] => sys_addr[0].DATAB
sys_rdaddr[1] => sys_addr[1].DATAB
sys_rdaddr[2] => sys_addr[2].DATAB
sys_rdaddr[3] => sys_addr[3].DATAB
sys_rdaddr[4] => sys_addr[4].DATAB
sys_rdaddr[5] => sys_addr[5].DATAB
sys_rdaddr[6] => sys_addr[6].DATAB
sys_rdaddr[7] => sys_addr[7].DATAB
sys_rdaddr[8] => sys_addr[8].DATAB
sys_rdaddr[9] => sys_addr[9].DATAB
sys_rdaddr[10] => sys_addr[10].DATAB
sys_rdaddr[11] => sys_addr[11].DATAB
sys_rdaddr[12] => sys_addr[12].DATAB
sys_rdaddr[13] => sys_addr[13].DATAB
sys_rdaddr[14] => sys_addr[14].DATAB
sys_rdaddr[15] => sys_addr[15].DATAB
sys_rdaddr[16] => sys_addr[16].DATAB
sys_rdaddr[17] => sys_addr[17].DATAB
sys_rdaddr[18] => sys_addr[18].DATAB
sys_rdaddr[19] => sys_addr[19].DATAB
sys_rdaddr[20] => sys_addr[20].DATAB
sys_rdaddr[21] => sys_addr[21].DATAB
sys_rdaddr[22] => sys_addr[22].DATAB
sys_rdaddr[23] => sys_addr[23].DATAB
sdram_wr_burst[0] => Add1.IN20
sdram_wr_burst[1] => Add1.IN19
sdram_wr_burst[2] => Add1.IN18
sdram_wr_burst[3] => Add1.IN17
sdram_wr_burst[4] => Add1.IN16
sdram_wr_burst[5] => Add1.IN15
sdram_wr_burst[6] => Add1.IN14
sdram_wr_burst[7] => Add1.IN13
sdram_wr_burst[8] => Add1.IN12
sdram_wr_burst[9] => Add1.IN11
sdram_rd_burst[0] => Equal0.IN53
sdram_rd_burst[1] => Equal0.IN52
sdram_rd_burst[2] => Add0.IN16
sdram_rd_burst[3] => Add0.IN15
sdram_rd_burst[4] => Add0.IN14
sdram_rd_burst[5] => Add0.IN13
sdram_rd_burst[6] => Add0.IN12
sdram_rd_burst[7] => Add0.IN11
sdram_rd_burst[8] => Add0.IN10
sdram_rd_burst[9] => Add0.IN9
init_state[0] => Decoder1.IN4
init_state[1] => Decoder1.IN3
init_state[2] => Decoder1.IN2
init_state[3] => Decoder1.IN1
init_state[4] => Decoder1.IN0
work_state[0] => Decoder0.IN3
work_state[0] => Mux0.IN19
work_state[0] => Mux1.IN15
work_state[0] => Mux2.IN15
work_state[0] => Mux3.IN18
work_state[0] => Mux4.IN18
work_state[0] => Mux5.IN18
work_state[0] => Mux6.IN18
work_state[0] => Mux7.IN16
work_state[0] => Mux8.IN16
work_state[0] => Mux9.IN16
work_state[0] => Mux10.IN16
work_state[0] => Mux11.IN16
work_state[0] => Mux12.IN16
work_state[0] => Mux13.IN16
work_state[0] => Mux14.IN16
work_state[0] => Mux15.IN16
work_state[1] => Decoder0.IN2
work_state[1] => Mux0.IN18
work_state[1] => Mux1.IN14
work_state[1] => Mux2.IN14
work_state[1] => Mux3.IN17
work_state[1] => Mux4.IN17
work_state[1] => Mux5.IN17
work_state[1] => Mux6.IN17
work_state[1] => Mux7.IN15
work_state[1] => Mux8.IN15
work_state[1] => Mux9.IN15
work_state[1] => Mux10.IN15
work_state[1] => Mux11.IN15
work_state[1] => Mux12.IN15
work_state[1] => Mux13.IN15
work_state[1] => Mux14.IN15
work_state[1] => Mux15.IN15
work_state[2] => Decoder0.IN1
work_state[2] => Mux0.IN17
work_state[2] => Mux1.IN13
work_state[2] => Mux2.IN13
work_state[2] => Mux3.IN16
work_state[2] => Mux4.IN16
work_state[2] => Mux5.IN16
work_state[2] => Mux6.IN16
work_state[2] => Mux7.IN14
work_state[2] => Mux8.IN14
work_state[2] => Mux9.IN14
work_state[2] => Mux10.IN14
work_state[2] => Mux11.IN14
work_state[2] => Mux12.IN14
work_state[2] => Mux13.IN14
work_state[2] => Mux14.IN14
work_state[2] => Mux15.IN14
work_state[3] => Decoder0.IN0
work_state[3] => Mux0.IN16
work_state[3] => Mux1.IN12
work_state[3] => Mux2.IN12
work_state[3] => Mux3.IN15
work_state[3] => Mux4.IN15
work_state[3] => Mux5.IN15
work_state[3] => Mux6.IN15
work_state[3] => Mux7.IN13
work_state[3] => Mux8.IN13
work_state[3] => Mux9.IN13
work_state[3] => Mux10.IN13
work_state[3] => Mux11.IN13
work_state[3] => Mux12.IN13
work_state[3] => Mux13.IN13
work_state[3] => Mux14.IN13
work_state[3] => Mux15.IN13
cnt_clk[0] => Equal0.IN63
cnt_clk[0] => Equal1.IN63
cnt_clk[1] => Equal0.IN62
cnt_clk[1] => Equal1.IN62
cnt_clk[2] => Equal0.IN61
cnt_clk[2] => Equal1.IN61
cnt_clk[3] => Equal0.IN60
cnt_clk[3] => Equal1.IN60
cnt_clk[4] => Equal0.IN59
cnt_clk[4] => Equal1.IN59
cnt_clk[5] => Equal0.IN58
cnt_clk[5] => Equal1.IN58
cnt_clk[6] => Equal0.IN57
cnt_clk[6] => Equal1.IN57
cnt_clk[7] => Equal0.IN56
cnt_clk[7] => Equal1.IN56
cnt_clk[8] => Equal0.IN55
cnt_clk[8] => Equal1.IN55
cnt_clk[9] => Equal0.IN54
cnt_clk[9] => Equal1.IN54
sdram_rd_wr => sys_addr[23].OUTPUTSELECT
sdram_rd_wr => sys_addr[22].OUTPUTSELECT
sdram_rd_wr => sys_addr[21].OUTPUTSELECT
sdram_rd_wr => sys_addr[20].OUTPUTSELECT
sdram_rd_wr => sys_addr[19].OUTPUTSELECT
sdram_rd_wr => sys_addr[18].OUTPUTSELECT
sdram_rd_wr => sys_addr[17].OUTPUTSELECT
sdram_rd_wr => sys_addr[16].OUTPUTSELECT
sdram_rd_wr => sys_addr[15].OUTPUTSELECT
sdram_rd_wr => sys_addr[14].OUTPUTSELECT
sdram_rd_wr => sys_addr[13].OUTPUTSELECT
sdram_rd_wr => sys_addr[12].OUTPUTSELECT
sdram_rd_wr => sys_addr[11].OUTPUTSELECT
sdram_rd_wr => sys_addr[10].OUTPUTSELECT
sdram_rd_wr => sys_addr[9].OUTPUTSELECT
sdram_rd_wr => sys_addr[8].OUTPUTSELECT
sdram_rd_wr => sys_addr[7].OUTPUTSELECT
sdram_rd_wr => sys_addr[6].OUTPUTSELECT
sdram_rd_wr => sys_addr[5].OUTPUTSELECT
sdram_rd_wr => sys_addr[4].OUTPUTSELECT
sdram_rd_wr => sys_addr[3].OUTPUTSELECT
sdram_rd_wr => sys_addr[2].OUTPUTSELECT
sdram_rd_wr => sys_addr[1].OUTPUTSELECT
sdram_rd_wr => sys_addr[0].OUTPUTSELECT
sdram_cke <= sdram_cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data
clk => sdram_dout_r[0].CLK
clk => sdram_dout_r[1].CLK
clk => sdram_dout_r[2].CLK
clk => sdram_dout_r[3].CLK
clk => sdram_dout_r[4].CLK
clk => sdram_dout_r[5].CLK
clk => sdram_dout_r[6].CLK
clk => sdram_dout_r[7].CLK
clk => sdram_dout_r[8].CLK
clk => sdram_dout_r[9].CLK
clk => sdram_dout_r[10].CLK
clk => sdram_dout_r[11].CLK
clk => sdram_dout_r[12].CLK
clk => sdram_dout_r[13].CLK
clk => sdram_dout_r[14].CLK
clk => sdram_dout_r[15].CLK
clk => sdram_din_r[0].CLK
clk => sdram_din_r[1].CLK
clk => sdram_din_r[2].CLK
clk => sdram_din_r[3].CLK
clk => sdram_din_r[4].CLK
clk => sdram_din_r[5].CLK
clk => sdram_din_r[6].CLK
clk => sdram_din_r[7].CLK
clk => sdram_din_r[8].CLK
clk => sdram_din_r[9].CLK
clk => sdram_din_r[10].CLK
clk => sdram_din_r[11].CLK
clk => sdram_din_r[12].CLK
clk => sdram_din_r[13].CLK
clk => sdram_din_r[14].CLK
clk => sdram_din_r[15].CLK
clk => sdram_out_en.CLK
rst_n => sdram_dout_r[0].ACLR
rst_n => sdram_dout_r[1].ACLR
rst_n => sdram_dout_r[2].ACLR
rst_n => sdram_dout_r[3].ACLR
rst_n => sdram_dout_r[4].ACLR
rst_n => sdram_dout_r[5].ACLR
rst_n => sdram_dout_r[6].ACLR
rst_n => sdram_dout_r[7].ACLR
rst_n => sdram_dout_r[8].ACLR
rst_n => sdram_dout_r[9].ACLR
rst_n => sdram_dout_r[10].ACLR
rst_n => sdram_dout_r[11].ACLR
rst_n => sdram_dout_r[12].ACLR
rst_n => sdram_dout_r[13].ACLR
rst_n => sdram_dout_r[14].ACLR
rst_n => sdram_dout_r[15].ACLR
rst_n => sdram_out_en.ACLR
rst_n => sdram_din_r[0].ACLR
rst_n => sdram_din_r[1].ACLR
rst_n => sdram_din_r[2].ACLR
rst_n => sdram_din_r[3].ACLR
rst_n => sdram_din_r[4].ACLR
rst_n => sdram_din_r[5].ACLR
rst_n => sdram_din_r[6].ACLR
rst_n => sdram_din_r[7].ACLR
rst_n => sdram_din_r[8].ACLR
rst_n => sdram_din_r[9].ACLR
rst_n => sdram_din_r[10].ACLR
rst_n => sdram_din_r[11].ACLR
rst_n => sdram_din_r[12].ACLR
rst_n => sdram_din_r[13].ACLR
rst_n => sdram_din_r[14].ACLR
rst_n => sdram_din_r[15].ACLR
sdram_data_in[0] => sdram_din_r[0].DATAIN
sdram_data_in[1] => sdram_din_r[1].DATAIN
sdram_data_in[2] => sdram_din_r[2].DATAIN
sdram_data_in[3] => sdram_din_r[3].DATAIN
sdram_data_in[4] => sdram_din_r[4].DATAIN
sdram_data_in[5] => sdram_din_r[5].DATAIN
sdram_data_in[6] => sdram_din_r[6].DATAIN
sdram_data_in[7] => sdram_din_r[7].DATAIN
sdram_data_in[8] => sdram_din_r[8].DATAIN
sdram_data_in[9] => sdram_din_r[9].DATAIN
sdram_data_in[10] => sdram_din_r[10].DATAIN
sdram_data_in[11] => sdram_din_r[11].DATAIN
sdram_data_in[12] => sdram_din_r[12].DATAIN
sdram_data_in[13] => sdram_din_r[13].DATAIN
sdram_data_in[14] => sdram_din_r[14].DATAIN
sdram_data_in[15] => sdram_din_r[15].DATAIN
sdram_data_out[0] <= sdram_dout_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[1] <= sdram_dout_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[2] <= sdram_dout_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[3] <= sdram_dout_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[4] <= sdram_dout_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[5] <= sdram_dout_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[6] <= sdram_dout_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[7] <= sdram_dout_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[8] <= sdram_dout_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[9] <= sdram_dout_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[10] <= sdram_dout_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[11] <= sdram_dout_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[12] <= sdram_dout_r[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[13] <= sdram_dout_r[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[14] <= sdram_dout_r[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[15] <= sdram_dout_r[15].DB_MAX_OUTPUT_PORT_TYPE
work_state[0] => Equal0.IN3
work_state[0] => Equal1.IN2
work_state[0] => Equal2.IN1
work_state[1] => Equal0.IN1
work_state[1] => Equal1.IN1
work_state[1] => Equal2.IN3
work_state[2] => Equal0.IN0
work_state[2] => Equal1.IN0
work_state[2] => Equal2.IN0
work_state[3] => Equal0.IN2
work_state[3] => Equal1.IN3
work_state[3] => Equal2.IN2
cnt_clk[0] => ~NO_FANOUT~
cnt_clk[1] => ~NO_FANOUT~
cnt_clk[2] => ~NO_FANOUT~
cnt_clk[3] => ~NO_FANOUT~
cnt_clk[4] => ~NO_FANOUT~
cnt_clk[5] => ~NO_FANOUT~
cnt_clk[6] => ~NO_FANOUT~
cnt_clk[7] => ~NO_FANOUT~
cnt_clk[8] => ~NO_FANOUT~
cnt_clk[9] => ~NO_FANOUT~
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> sdram_data[15]


|cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst
sys_clk => sys_clk.IN2
sys_rst_n => sys_rst_n.IN2
sys_init_done => comb.IN0
lcd_clk <= lcd_clk.DB_MAX_OUTPUT_PORT_TYPE
lcd_hs <= lcd_driver:lcd_driver_inst.lcd_hs
lcd_vs <= lcd_driver:lcd_driver_inst.lcd_vs
lcd_de <= lcd_driver:lcd_driver_inst.lcd_de
lcd_rgb[0] <> lcd_rgb[0]
lcd_rgb[1] <> lcd_rgb[1]
lcd_rgb[2] <> lcd_rgb[2]
lcd_rgb[3] <> lcd_rgb[3]
lcd_rgb[4] <> lcd_rgb[4]
lcd_rgb[5] <> lcd_rgb[5]
lcd_rgb[6] <> lcd_rgb[6]
lcd_rgb[7] <> lcd_rgb[7]
lcd_rgb[8] <> lcd_rgb[8]
lcd_rgb[9] <> lcd_rgb[9]
lcd_rgb[10] <> lcd_rgb[10]
lcd_rgb[11] <> lcd_rgb[11]
lcd_rgb[12] <> lcd_rgb[12]
lcd_rgb[13] <> lcd_rgb[13]
lcd_rgb[14] <> lcd_rgb[14]
lcd_rgb[15] <> lcd_rgb[15]
lcd_bl <= lcd_driver:lcd_driver_inst.lcd_bl
lcd_rst <= lcd_driver:lcd_driver_inst.lcd_rst
lcd_pclk <= lcd_driver:lcd_driver_inst.lcd_pclk
lcd_id[0] <= lcd_id[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[1] <= lcd_id[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[2] <= lcd_id[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[3] <= lcd_id[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[4] <= lcd_id[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[5] <= lcd_id[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[6] <= lcd_id[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[7] <= lcd_id[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[8] <= lcd_id[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[9] <= lcd_id[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[10] <= lcd_id[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[11] <= lcd_id[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[12] <= lcd_id[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[13] <= lcd_id[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[14] <= lcd_id[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_id[15] <= lcd_id[15].DB_MAX_OUTPUT_PORT_TYPE
out_vsync <= lcd_driver:lcd_driver_inst.out_vsync
pixel_xpos[0] <= lcd_driver:lcd_driver_inst.pixel_xpos
pixel_xpos[1] <= lcd_driver:lcd_driver_inst.pixel_xpos
pixel_xpos[2] <= lcd_driver:lcd_driver_inst.pixel_xpos
pixel_xpos[3] <= lcd_driver:lcd_driver_inst.pixel_xpos
pixel_xpos[4] <= lcd_driver:lcd_driver_inst.pixel_xpos
pixel_xpos[5] <= lcd_driver:lcd_driver_inst.pixel_xpos
pixel_xpos[6] <= lcd_driver:lcd_driver_inst.pixel_xpos
pixel_xpos[7] <= lcd_driver:lcd_driver_inst.pixel_xpos
pixel_xpos[8] <= lcd_driver:lcd_driver_inst.pixel_xpos
pixel_xpos[9] <= lcd_driver:lcd_driver_inst.pixel_xpos
pixel_xpos[10] <= lcd_driver:lcd_driver_inst.pixel_xpos
pixel_ypos[0] <= lcd_driver:lcd_driver_inst.pixel_ypos
pixel_ypos[1] <= lcd_driver:lcd_driver_inst.pixel_ypos
pixel_ypos[2] <= lcd_driver:lcd_driver_inst.pixel_ypos
pixel_ypos[3] <= lcd_driver:lcd_driver_inst.pixel_ypos
pixel_ypos[4] <= lcd_driver:lcd_driver_inst.pixel_ypos
pixel_ypos[5] <= lcd_driver:lcd_driver_inst.pixel_ypos
pixel_ypos[6] <= lcd_driver:lcd_driver_inst.pixel_ypos
pixel_ypos[7] <= lcd_driver:lcd_driver_inst.pixel_ypos
pixel_ypos[8] <= lcd_driver:lcd_driver_inst.pixel_ypos
pixel_ypos[9] <= lcd_driver:lcd_driver_inst.pixel_ypos
pixel_ypos[10] <= lcd_driver:lcd_driver_inst.pixel_ypos
h_disp[0] <= lcd_driver:lcd_driver_inst.h_disp
h_disp[1] <= lcd_driver:lcd_driver_inst.h_disp
h_disp[2] <= lcd_driver:lcd_driver_inst.h_disp
h_disp[3] <= lcd_driver:lcd_driver_inst.h_disp
h_disp[4] <= lcd_driver:lcd_driver_inst.h_disp
h_disp[5] <= lcd_driver:lcd_driver_inst.h_disp
h_disp[6] <= lcd_driver:lcd_driver_inst.h_disp
h_disp[7] <= lcd_driver:lcd_driver_inst.h_disp
h_disp[8] <= lcd_driver:lcd_driver_inst.h_disp
h_disp[9] <= lcd_driver:lcd_driver_inst.h_disp
h_disp[10] <= lcd_driver:lcd_driver_inst.h_disp
v_disp[0] <= lcd_driver:lcd_driver_inst.v_disp
v_disp[1] <= lcd_driver:lcd_driver_inst.v_disp
v_disp[2] <= lcd_driver:lcd_driver_inst.v_disp
v_disp[3] <= lcd_driver:lcd_driver_inst.v_disp
v_disp[4] <= lcd_driver:lcd_driver_inst.v_disp
v_disp[5] <= lcd_driver:lcd_driver_inst.v_disp
v_disp[6] <= lcd_driver:lcd_driver_inst.v_disp
v_disp[7] <= lcd_driver:lcd_driver_inst.v_disp
v_disp[8] <= lcd_driver:lcd_driver_inst.v_disp
v_disp[9] <= lcd_driver:lcd_driver_inst.v_disp
v_disp[10] <= lcd_driver:lcd_driver_inst.v_disp
pre_rgb[0] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[1] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[2] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[3] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[4] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[5] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[6] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[7] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[8] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[9] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[10] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[11] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[12] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[13] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[14] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
pre_rgb[15] <= pre_rgb.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[0] => lcd_rgb_o[0].DATAB
post_rgb[1] => lcd_rgb_o[1].DATAB
post_rgb[2] => lcd_rgb_o[2].DATAB
post_rgb[3] => lcd_rgb_o[3].DATAB
post_rgb[4] => lcd_rgb_o[4].DATAB
post_rgb[5] => lcd_rgb_o[5].DATAB
post_rgb[6] => lcd_rgb_o[6].DATAB
post_rgb[7] => lcd_rgb_o[7].DATAB
post_rgb[8] => lcd_rgb_o[8].DATAB
post_rgb[9] => lcd_rgb_o[9].DATAB
post_rgb[10] => lcd_rgb_o[10].DATAB
post_rgb[11] => lcd_rgb_o[11].DATAB
post_rgb[12] => lcd_rgb_o[12].DATAB
post_rgb[13] => lcd_rgb_o[13].DATAB
post_rgb[14] => lcd_rgb_o[14].DATAB
post_rgb[15] => lcd_rgb_o[15].DATAB
post_de => lcd_rgb_o[15].OUTPUTSELECT
post_de => lcd_rgb_o[14].OUTPUTSELECT
post_de => lcd_rgb_o[13].OUTPUTSELECT
post_de => lcd_rgb_o[12].OUTPUTSELECT
post_de => lcd_rgb_o[11].OUTPUTSELECT
post_de => lcd_rgb_o[10].OUTPUTSELECT
post_de => lcd_rgb_o[9].OUTPUTSELECT
post_de => lcd_rgb_o[8].OUTPUTSELECT
post_de => lcd_rgb_o[7].OUTPUTSELECT
post_de => lcd_rgb_o[6].OUTPUTSELECT
post_de => lcd_rgb_o[5].OUTPUTSELECT
post_de => lcd_rgb_o[4].OUTPUTSELECT
post_de => lcd_rgb_o[3].OUTPUTSELECT
post_de => lcd_rgb_o[2].OUTPUTSELECT
post_de => lcd_rgb_o[1].OUTPUTSELECT
post_de => lcd_rgb_o[0].OUTPUTSELECT
post_de => lcd_rgb[0].OE
post_de => lcd_rgb[1].OE
post_de => lcd_rgb[2].OE
post_de => lcd_rgb[3].OE
post_de => lcd_rgb[4].OE
post_de => lcd_rgb[5].OE
post_de => lcd_rgb[6].OE
post_de => lcd_rgb[7].OE
post_de => lcd_rgb[8].OE
post_de => lcd_rgb[9].OE
post_de => lcd_rgb[10].OE
post_de => lcd_rgb[11].OE
post_de => lcd_rgb[12].OE
post_de => lcd_rgb[13].OE
post_de => lcd_rgb[14].OE
post_de => lcd_rgb[15].OE
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_req <= lcd_driver:lcd_driver_inst.data_req


|cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst
clk => Selector0.IN5
clk => clk_12_5m.CLK
clk => div_4_cnt.CLK
clk => clk_25m.CLK
rst_n => clk_25m.ACLR
rst_n => clk_12_5m.ACLR
rst_n => div_4_cnt.ACLR
lcd_id[0] => Equal0.IN31
lcd_id[0] => Equal1.IN31
lcd_id[0] => Equal2.IN31
lcd_id[0] => Equal3.IN31
lcd_id[0] => Equal4.IN31
lcd_id[1] => Equal0.IN30
lcd_id[1] => Equal1.IN30
lcd_id[1] => Equal2.IN30
lcd_id[1] => Equal3.IN30
lcd_id[1] => Equal4.IN30
lcd_id[2] => Equal0.IN29
lcd_id[2] => Equal1.IN29
lcd_id[2] => Equal2.IN29
lcd_id[2] => Equal3.IN29
lcd_id[2] => Equal4.IN29
lcd_id[3] => Equal0.IN28
lcd_id[3] => Equal1.IN28
lcd_id[3] => Equal2.IN28
lcd_id[3] => Equal3.IN28
lcd_id[3] => Equal4.IN28
lcd_id[4] => Equal0.IN27
lcd_id[4] => Equal1.IN27
lcd_id[4] => Equal2.IN27
lcd_id[4] => Equal3.IN27
lcd_id[4] => Equal4.IN27
lcd_id[5] => Equal0.IN26
lcd_id[5] => Equal1.IN26
lcd_id[5] => Equal2.IN26
lcd_id[5] => Equal3.IN26
lcd_id[5] => Equal4.IN26
lcd_id[6] => Equal0.IN25
lcd_id[6] => Equal1.IN25
lcd_id[6] => Equal2.IN25
lcd_id[6] => Equal3.IN25
lcd_id[6] => Equal4.IN25
lcd_id[7] => Equal0.IN24
lcd_id[7] => Equal1.IN24
lcd_id[7] => Equal2.IN24
lcd_id[7] => Equal3.IN24
lcd_id[7] => Equal4.IN24
lcd_id[8] => Equal0.IN23
lcd_id[8] => Equal1.IN23
lcd_id[8] => Equal2.IN23
lcd_id[8] => Equal3.IN23
lcd_id[8] => Equal4.IN23
lcd_id[9] => Equal0.IN22
lcd_id[9] => Equal1.IN22
lcd_id[9] => Equal2.IN22
lcd_id[9] => Equal3.IN22
lcd_id[9] => Equal4.IN22
lcd_id[10] => Equal0.IN21
lcd_id[10] => Equal1.IN21
lcd_id[10] => Equal2.IN21
lcd_id[10] => Equal3.IN21
lcd_id[10] => Equal4.IN21
lcd_id[11] => Equal0.IN20
lcd_id[11] => Equal1.IN20
lcd_id[11] => Equal2.IN20
lcd_id[11] => Equal3.IN20
lcd_id[11] => Equal4.IN20
lcd_id[12] => Equal0.IN19
lcd_id[12] => Equal1.IN19
lcd_id[12] => Equal2.IN19
lcd_id[12] => Equal3.IN19
lcd_id[12] => Equal4.IN19
lcd_id[13] => Equal0.IN18
lcd_id[13] => Equal1.IN18
lcd_id[13] => Equal2.IN18
lcd_id[13] => Equal3.IN18
lcd_id[13] => Equal4.IN18
lcd_id[14] => Equal0.IN17
lcd_id[14] => Equal1.IN17
lcd_id[14] => Equal2.IN17
lcd_id[14] => Equal3.IN17
lcd_id[14] => Equal4.IN17
lcd_id[15] => Equal0.IN16
lcd_id[15] => Equal1.IN16
lcd_id[15] => Equal2.IN16
lcd_id[15] => Equal3.IN16
lcd_id[15] => Equal4.IN16
lcd_pclk <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst
clk => lcd_id[0]~reg0.CLK
clk => lcd_id[1]~reg0.CLK
clk => lcd_id[2]~reg0.CLK
clk => lcd_id[3]~reg0.CLK
clk => lcd_id[4]~reg0.CLK
clk => lcd_id[5]~reg0.CLK
clk => lcd_id[6]~reg0.CLK
clk => lcd_id[7]~reg0.CLK
clk => lcd_id[8]~reg0.CLK
clk => lcd_id[9]~reg0.CLK
clk => lcd_id[10]~reg0.CLK
clk => lcd_id[11]~reg0.CLK
clk => lcd_id[12]~reg0.CLK
clk => lcd_id[13]~reg0.CLK
clk => lcd_id[14]~reg0.CLK
clk => lcd_id[15]~reg0.CLK
clk => rd_flag.CLK
rst_n => lcd_id[0]~reg0.ACLR
rst_n => lcd_id[1]~reg0.ACLR
rst_n => lcd_id[2]~reg0.ACLR
rst_n => lcd_id[3]~reg0.ACLR
rst_n => lcd_id[4]~reg0.ACLR
rst_n => lcd_id[5]~reg0.ACLR
rst_n => lcd_id[6]~reg0.ACLR
rst_n => lcd_id[7]~reg0.ACLR
rst_n => lcd_id[8]~reg0.ACLR
rst_n => lcd_id[9]~reg0.ACLR
rst_n => lcd_id[10]~reg0.ACLR
rst_n => lcd_id[11]~reg0.ACLR
rst_n => lcd_id[12]~reg0.ACLR
rst_n => lcd_id[13]~reg0.ACLR
rst_n => lcd_id[14]~reg0.ACLR
rst_n => lcd_id[15]~reg0.ACLR
rst_n => rd_flag.ACLR
lcd_rgb[0] => ~NO_FANOUT~
lcd_rgb[1] => ~NO_FANOUT~
lcd_rgb[2] => ~NO_FANOUT~
lcd_rgb[3] => ~NO_FANOUT~
lcd_rgb[4] => Equal0.IN5
lcd_rgb[4] => Equal1.IN5
lcd_rgb[5] => ~NO_FANOUT~
lcd_rgb[6] => ~NO_FANOUT~
lcd_rgb[7] => ~NO_FANOUT~
lcd_rgb[8] => ~NO_FANOUT~
lcd_rgb[9] => ~NO_FANOUT~
lcd_rgb[10] => Equal0.IN4
lcd_rgb[10] => Equal1.IN4
lcd_rgb[11] => ~NO_FANOUT~
lcd_rgb[12] => ~NO_FANOUT~
lcd_rgb[13] => ~NO_FANOUT~
lcd_rgb[14] => ~NO_FANOUT~
lcd_rgb[15] => Equal0.IN3
lcd_rgb[15] => Equal1.IN3
lcd_id[0] <= lcd_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[1] <= lcd_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[2] <= lcd_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[3] <= lcd_id[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[4] <= lcd_id[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[5] <= lcd_id[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[6] <= lcd_id[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[7] <= lcd_id[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[8] <= lcd_id[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[9] <= lcd_id[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[10] <= lcd_id[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[11] <= lcd_id[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[12] <= lcd_id[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[13] <= lcd_id[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[14] <= lcd_id[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_id[15] <= lcd_id[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst
lcd_clk => h_cnt[0].CLK
lcd_clk => h_cnt[1].CLK
lcd_clk => h_cnt[2].CLK
lcd_clk => h_cnt[3].CLK
lcd_clk => h_cnt[4].CLK
lcd_clk => h_cnt[5].CLK
lcd_clk => h_cnt[6].CLK
lcd_clk => h_cnt[7].CLK
lcd_clk => h_cnt[8].CLK
lcd_clk => h_cnt[9].CLK
lcd_clk => h_cnt[10].CLK
lcd_clk => v_total[0].CLK
lcd_clk => v_total[1].CLK
lcd_clk => v_total[2].CLK
lcd_clk => v_total[3].CLK
lcd_clk => v_total[4].CLK
lcd_clk => v_total[5].CLK
lcd_clk => v_total[6].CLK
lcd_clk => v_total[7].CLK
lcd_clk => v_total[8].CLK
lcd_clk => v_total[9].CLK
lcd_clk => v_total[10].CLK
lcd_clk => v_disp[0]~reg0.CLK
lcd_clk => v_disp[1]~reg0.CLK
lcd_clk => v_disp[2]~reg0.CLK
lcd_clk => v_disp[3]~reg0.CLK
lcd_clk => v_disp[4]~reg0.CLK
lcd_clk => v_disp[5]~reg0.CLK
lcd_clk => v_disp[6]~reg0.CLK
lcd_clk => v_disp[7]~reg0.CLK
lcd_clk => v_disp[8]~reg0.CLK
lcd_clk => v_disp[9]~reg0.CLK
lcd_clk => v_disp[10]~reg0.CLK
lcd_clk => v_back[0].CLK
lcd_clk => v_back[1].CLK
lcd_clk => v_back[2].CLK
lcd_clk => v_back[3].CLK
lcd_clk => v_back[4].CLK
lcd_clk => v_back[5].CLK
lcd_clk => v_back[6].CLK
lcd_clk => v_back[7].CLK
lcd_clk => v_back[8].CLK
lcd_clk => v_back[9].CLK
lcd_clk => v_back[10].CLK
lcd_clk => v_sync[0].CLK
lcd_clk => v_sync[1].CLK
lcd_clk => v_sync[2].CLK
lcd_clk => v_sync[3].CLK
lcd_clk => v_sync[4].CLK
lcd_clk => v_sync[5].CLK
lcd_clk => v_sync[6].CLK
lcd_clk => v_sync[7].CLK
lcd_clk => v_sync[8].CLK
lcd_clk => v_sync[9].CLK
lcd_clk => v_sync[10].CLK
lcd_clk => h_total[0].CLK
lcd_clk => h_total[1].CLK
lcd_clk => h_total[2].CLK
lcd_clk => h_total[3].CLK
lcd_clk => h_total[4].CLK
lcd_clk => h_total[5].CLK
lcd_clk => h_total[6].CLK
lcd_clk => h_total[7].CLK
lcd_clk => h_total[8].CLK
lcd_clk => h_total[9].CLK
lcd_clk => h_total[10].CLK
lcd_clk => h_disp[0]~reg0.CLK
lcd_clk => h_disp[1]~reg0.CLK
lcd_clk => h_disp[2]~reg0.CLK
lcd_clk => h_disp[3]~reg0.CLK
lcd_clk => h_disp[4]~reg0.CLK
lcd_clk => h_disp[5]~reg0.CLK
lcd_clk => h_disp[6]~reg0.CLK
lcd_clk => h_disp[7]~reg0.CLK
lcd_clk => h_disp[8]~reg0.CLK
lcd_clk => h_disp[9]~reg0.CLK
lcd_clk => h_disp[10]~reg0.CLK
lcd_clk => h_back[0].CLK
lcd_clk => h_back[1].CLK
lcd_clk => h_back[2].CLK
lcd_clk => h_back[3].CLK
lcd_clk => h_back[4].CLK
lcd_clk => h_back[5].CLK
lcd_clk => h_back[6].CLK
lcd_clk => h_back[7].CLK
lcd_clk => h_back[8].CLK
lcd_clk => h_back[9].CLK
lcd_clk => h_back[10].CLK
lcd_clk => h_sync[0].CLK
lcd_clk => h_sync[1].CLK
lcd_clk => h_sync[2].CLK
lcd_clk => h_sync[3].CLK
lcd_clk => h_sync[4].CLK
lcd_clk => h_sync[5].CLK
lcd_clk => h_sync[6].CLK
lcd_clk => h_sync[7].CLK
lcd_clk => h_sync[8].CLK
lcd_clk => h_sync[9].CLK
lcd_clk => h_sync[10].CLK
lcd_clk => v_cnt[0].CLK
lcd_clk => v_cnt[1].CLK
lcd_clk => v_cnt[2].CLK
lcd_clk => v_cnt[3].CLK
lcd_clk => v_cnt[4].CLK
lcd_clk => v_cnt[5].CLK
lcd_clk => v_cnt[6].CLK
lcd_clk => v_cnt[7].CLK
lcd_clk => v_cnt[8].CLK
lcd_clk => v_cnt[9].CLK
lcd_clk => v_cnt[10].CLK
lcd_clk => lcd_rgb[0]~reg0.CLK
lcd_clk => lcd_rgb[1]~reg0.CLK
lcd_clk => lcd_rgb[2]~reg0.CLK
lcd_clk => lcd_rgb[3]~reg0.CLK
lcd_clk => lcd_rgb[4]~reg0.CLK
lcd_clk => lcd_rgb[5]~reg0.CLK
lcd_clk => lcd_rgb[6]~reg0.CLK
lcd_clk => lcd_rgb[7]~reg0.CLK
lcd_clk => lcd_rgb[8]~reg0.CLK
lcd_clk => lcd_rgb[9]~reg0.CLK
lcd_clk => lcd_rgb[10]~reg0.CLK
lcd_clk => lcd_rgb[11]~reg0.CLK
lcd_clk => lcd_rgb[12]~reg0.CLK
lcd_clk => lcd_rgb[13]~reg0.CLK
lcd_clk => lcd_rgb[14]~reg0.CLK
lcd_clk => lcd_rgb[15]~reg0.CLK
lcd_clk => lcd_de~reg0.CLK
lcd_clk => lcd_pclk.DATAIN
sys_rst_n => lcd_rgb[0]~reg0.ACLR
sys_rst_n => lcd_rgb[1]~reg0.ACLR
sys_rst_n => lcd_rgb[2]~reg0.ACLR
sys_rst_n => lcd_rgb[3]~reg0.ACLR
sys_rst_n => lcd_rgb[4]~reg0.ACLR
sys_rst_n => lcd_rgb[5]~reg0.ACLR
sys_rst_n => lcd_rgb[6]~reg0.ACLR
sys_rst_n => lcd_rgb[7]~reg0.ACLR
sys_rst_n => lcd_rgb[8]~reg0.ACLR
sys_rst_n => lcd_rgb[9]~reg0.ACLR
sys_rst_n => lcd_rgb[10]~reg0.ACLR
sys_rst_n => lcd_rgb[11]~reg0.ACLR
sys_rst_n => lcd_rgb[12]~reg0.ACLR
sys_rst_n => lcd_rgb[13]~reg0.ACLR
sys_rst_n => lcd_rgb[14]~reg0.ACLR
sys_rst_n => lcd_rgb[15]~reg0.ACLR
sys_rst_n => lcd_de~reg0.ACLR
sys_rst_n => h_cnt[0].ACLR
sys_rst_n => h_cnt[1].ACLR
sys_rst_n => h_cnt[2].ACLR
sys_rst_n => h_cnt[3].ACLR
sys_rst_n => h_cnt[4].ACLR
sys_rst_n => h_cnt[5].ACLR
sys_rst_n => h_cnt[6].ACLR
sys_rst_n => h_cnt[7].ACLR
sys_rst_n => h_cnt[8].ACLR
sys_rst_n => h_cnt[9].ACLR
sys_rst_n => h_cnt[10].ACLR
sys_rst_n => v_cnt[0].ACLR
sys_rst_n => v_cnt[1].ACLR
sys_rst_n => v_cnt[2].ACLR
sys_rst_n => v_cnt[3].ACLR
sys_rst_n => v_cnt[4].ACLR
sys_rst_n => v_cnt[5].ACLR
sys_rst_n => v_cnt[6].ACLR
sys_rst_n => v_cnt[7].ACLR
sys_rst_n => v_cnt[8].ACLR
sys_rst_n => v_cnt[9].ACLR
sys_rst_n => v_cnt[10].ACLR
lcd_id[0] => Equal1.IN31
lcd_id[1] => Equal1.IN30
lcd_id[2] => Equal1.IN29
lcd_id[3] => Equal1.IN28
lcd_id[4] => Equal1.IN27
lcd_id[5] => Equal1.IN26
lcd_id[6] => Equal1.IN25
lcd_id[7] => Equal1.IN24
lcd_id[8] => Equal1.IN23
lcd_id[9] => Equal1.IN22
lcd_id[10] => Equal1.IN21
lcd_id[11] => Equal1.IN20
lcd_id[12] => Equal1.IN19
lcd_id[13] => Equal1.IN18
lcd_id[14] => Equal1.IN17
lcd_id[15] => Equal1.IN16
pixel_data[0] => lcd_rgb.DATAB
pixel_data[1] => lcd_rgb.DATAB
pixel_data[2] => lcd_rgb.DATAB
pixel_data[3] => lcd_rgb.DATAB
pixel_data[4] => lcd_rgb.DATAB
pixel_data[5] => lcd_rgb.DATAB
pixel_data[6] => lcd_rgb.DATAB
pixel_data[7] => lcd_rgb.DATAB
pixel_data[8] => lcd_rgb.DATAB
pixel_data[9] => lcd_rgb.DATAB
pixel_data[10] => lcd_rgb.DATAB
pixel_data[11] => lcd_rgb.DATAB
pixel_data[12] => lcd_rgb.DATAB
pixel_data[13] => lcd_rgb.DATAB
pixel_data[14] => lcd_rgb.DATAB
pixel_data[15] => lcd_rgb.DATAB
data_req <= data_req.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[0] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[1] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[2] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[3] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[4] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[5] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[6] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[7] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[8] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[9] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[10] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[0] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[1] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[2] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[3] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[4] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[5] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[6] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[7] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[8] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[9] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[10] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
h_disp[0] <= h_disp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_disp[1] <= h_disp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_disp[2] <= h_disp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_disp[3] <= h_disp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_disp[4] <= h_disp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_disp[5] <= h_disp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_disp[6] <= h_disp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_disp[7] <= h_disp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_disp[8] <= h_disp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_disp[9] <= h_disp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_disp[10] <= h_disp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_disp[0] <= v_disp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_disp[1] <= v_disp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_disp[2] <= v_disp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_disp[3] <= v_disp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_disp[4] <= v_disp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_disp[5] <= v_disp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_disp[6] <= v_disp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_disp[7] <= v_disp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_disp[8] <= v_disp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_disp[9] <= v_disp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_disp[10] <= v_disp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_vsync <= out_vsync.DB_MAX_OUTPUT_PORT_TYPE
lcd_hs <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
lcd_vs <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
lcd_de <= lcd_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[0] <= lcd_rgb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[1] <= lcd_rgb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[2] <= lcd_rgb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[3] <= lcd_rgb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[4] <= lcd_rgb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[5] <= lcd_rgb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[6] <= lcd_rgb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[7] <= lcd_rgb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[8] <= lcd_rgb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[9] <= lcd_rgb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[10] <= lcd_rgb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[11] <= lcd_rgb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[12] <= lcd_rgb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[13] <= lcd_rgb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[14] <= lcd_rgb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[15] <= lcd_rgb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_bl <= <VCC>
lcd_rst <= <VCC>
lcd_pclk <= lcd_clk.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst
clk => clk.IN6
rst_n => rst_n.IN7
uart_clk => uart_clk.IN1
rx => rx.IN1
tx <= rs232:rs232_inst.tx
key_i[0] => key_i[0].IN1
key_i[1] => key_i[1].IN1
key_i[2] => key_i[2].IN1
key_i[3] => key_i[3].IN1
pre_frame_vsync => pre_frame_vsync.IN1
pre_frame_hsync => pre_frame_hsync.IN1
pre_frame_de => pre_frame_de.IN1
pre_rgb[0] => pre_rgb[0].IN1
pre_rgb[1] => pre_rgb[1].IN1
pre_rgb[2] => pre_rgb[2].IN1
pre_rgb[3] => pre_rgb[3].IN1
pre_rgb[4] => pre_rgb[4].IN1
pre_rgb[5] => pre_rgb[5].IN1
pre_rgb[6] => pre_rgb[6].IN1
pre_rgb[7] => pre_rgb[7].IN1
pre_rgb[8] => pre_rgb[8].IN1
pre_rgb[9] => pre_rgb[9].IN1
pre_rgb[10] => pre_rgb[10].IN1
pre_rgb[11] => pre_rgb[11].IN1
pre_rgb[12] => pre_rgb[12].IN1
pre_rgb[13] => pre_rgb[13].IN1
pre_rgb[14] => pre_rgb[14].IN1
pre_rgb[15] => pre_rgb[15].IN1
post_frame_vsync <= post_frame_vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_frame_hsync <= post_frame_hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_frame_de <= post_frame_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[0] <= post_rgb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[1] <= post_rgb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[2] <= post_rgb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[3] <= post_rgb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[4] <= post_rgb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[5] <= post_rgb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[6] <= post_rgb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[7] <= post_rgb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[8] <= post_rgb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[9] <= post_rgb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[10] <= post_rgb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[11] <= post_rgb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[12] <= post_rgb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[13] <= post_rgb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[14] <= post_rgb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_rgb[15] <= post_rgb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coor[0] <= coordinate:coordinate_inst.x_coor
x_coor[1] <= coordinate:coordinate_inst.x_coor
x_coor[2] <= coordinate:coordinate_inst.x_coor
x_coor[3] <= coordinate:coordinate_inst.x_coor
x_coor[4] <= coordinate:coordinate_inst.x_coor
x_coor[5] <= coordinate:coordinate_inst.x_coor
x_coor[6] <= coordinate:coordinate_inst.x_coor
x_coor[7] <= coordinate:coordinate_inst.x_coor
x_coor[8] <= coordinate:coordinate_inst.x_coor
x_coor[9] <= coordinate:coordinate_inst.x_coor
y_coor[0] <= y_coor[0].DB_MAX_OUTPUT_PORT_TYPE
y_coor[1] <= y_coor[1].DB_MAX_OUTPUT_PORT_TYPE
y_coor[2] <= y_coor[2].DB_MAX_OUTPUT_PORT_TYPE
y_coor[3] <= y_coor[3].DB_MAX_OUTPUT_PORT_TYPE
y_coor[4] <= y_coor[4].DB_MAX_OUTPUT_PORT_TYPE
y_coor[5] <= y_coor[5].DB_MAX_OUTPUT_PORT_TYPE
y_coor[6] <= y_coor[6].DB_MAX_OUTPUT_PORT_TYPE
y_coor[7] <= y_coor[7].DB_MAX_OUTPUT_PORT_TYPE
y_coor[8] <= coordinate:coordinate_inst.y_coor
y_coor[9] <= coordinate:coordinate_inst.y_coor
coor_valid_flag <= coor_valid_flag.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|rs232:rs232_inst
clk => clk.IN2
rst_n => rst_n.IN2
rx => rx.IN1
tx <= uart_tx:uart_tx_inst.tx
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_trig => ~NO_FANOUT~
data1_up[0] <= data1_up[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_up[1] <= data1_up[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_up[2] <= data1_up[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_up[3] <= data1_up[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_up[4] <= data1_up[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_up[5] <= data1_up[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_up[6] <= data1_up[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_up[7] <= data1_up[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_down[0] <= data1_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_down[1] <= data1_down[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_down[2] <= data1_down[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_down[3] <= data1_down[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_down[4] <= data1_down[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_down[5] <= data1_down[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_down[6] <= data1_down[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_down[7] <= data1_down[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_up[0] <= data2_up[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_up[1] <= data2_up[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_up[2] <= data2_up[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_up[3] <= data2_up[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_up[4] <= data2_up[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_up[5] <= data2_up[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_up[6] <= data2_up[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_up[7] <= data2_up[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_down[0] <= data2_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_down[1] <= data2_down[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_down[2] <= data2_down[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_down[3] <= data2_down[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_down[4] <= data2_down[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_down[5] <= data2_down[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_down[6] <= data2_down[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2_down[7] <= data2_down[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst
sys_clk => tx~reg0.CLK
sys_clk => bit_cnt[0].CLK
sys_clk => bit_cnt[1].CLK
sys_clk => bit_cnt[2].CLK
sys_clk => bit_cnt[3].CLK
sys_clk => bit_flag.CLK
sys_clk => baud_cnt[0].CLK
sys_clk => baud_cnt[1].CLK
sys_clk => baud_cnt[2].CLK
sys_clk => baud_cnt[3].CLK
sys_clk => baud_cnt[4].CLK
sys_clk => baud_cnt[5].CLK
sys_clk => baud_cnt[6].CLK
sys_clk => baud_cnt[7].CLK
sys_clk => baud_cnt[8].CLK
sys_clk => baud_cnt[9].CLK
sys_clk => baud_cnt[10].CLK
sys_clk => baud_cnt[11].CLK
sys_clk => baud_cnt[12].CLK
sys_clk => work_en.CLK
sys_rst_n => baud_cnt[0].ACLR
sys_rst_n => baud_cnt[1].ACLR
sys_rst_n => baud_cnt[2].ACLR
sys_rst_n => baud_cnt[3].ACLR
sys_rst_n => baud_cnt[4].ACLR
sys_rst_n => baud_cnt[5].ACLR
sys_rst_n => baud_cnt[6].ACLR
sys_rst_n => baud_cnt[7].ACLR
sys_rst_n => baud_cnt[8].ACLR
sys_rst_n => baud_cnt[9].ACLR
sys_rst_n => baud_cnt[10].ACLR
sys_rst_n => baud_cnt[11].ACLR
sys_rst_n => baud_cnt[12].ACLR
sys_rst_n => tx~reg0.PRESET
sys_rst_n => work_en.ACLR
sys_rst_n => bit_flag.ACLR
sys_rst_n => bit_cnt[0].ACLR
sys_rst_n => bit_cnt[1].ACLR
sys_rst_n => bit_cnt[2].ACLR
sys_rst_n => bit_cnt[3].ACLR
pi_data[0] => Mux0.IN15
pi_data[1] => Mux0.IN14
pi_data[2] => Mux0.IN13
pi_data[3] => Mux0.IN12
pi_data[4] => Mux0.IN11
pi_data[5] => Mux0.IN10
pi_data[6] => Mux0.IN9
pi_data[7] => Mux0.IN8
pi_flag => work_en.OUTPUTSELECT
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|rs232:rs232_inst|uart_rx:uart_rx_inst
sys_clk => po_flag~reg0.CLK
sys_clk => po_data[0]~reg0.CLK
sys_clk => po_data[1]~reg0.CLK
sys_clk => po_data[2]~reg0.CLK
sys_clk => po_data[3]~reg0.CLK
sys_clk => po_data[4]~reg0.CLK
sys_clk => po_data[5]~reg0.CLK
sys_clk => po_data[6]~reg0.CLK
sys_clk => po_data[7]~reg0.CLK
sys_clk => rx_flag.CLK
sys_clk => rx_data[0].CLK
sys_clk => rx_data[1].CLK
sys_clk => rx_data[2].CLK
sys_clk => rx_data[3].CLK
sys_clk => rx_data[4].CLK
sys_clk => rx_data[5].CLK
sys_clk => rx_data[6].CLK
sys_clk => rx_data[7].CLK
sys_clk => bit_cnt[0].CLK
sys_clk => bit_cnt[1].CLK
sys_clk => bit_cnt[2].CLK
sys_clk => bit_cnt[3].CLK
sys_clk => bit_flag.CLK
sys_clk => baud_cnt[0].CLK
sys_clk => baud_cnt[1].CLK
sys_clk => baud_cnt[2].CLK
sys_clk => baud_cnt[3].CLK
sys_clk => baud_cnt[4].CLK
sys_clk => baud_cnt[5].CLK
sys_clk => baud_cnt[6].CLK
sys_clk => baud_cnt[7].CLK
sys_clk => baud_cnt[8].CLK
sys_clk => baud_cnt[9].CLK
sys_clk => baud_cnt[10].CLK
sys_clk => baud_cnt[11].CLK
sys_clk => baud_cnt[12].CLK
sys_clk => work_en.CLK
sys_clk => start_nedge.CLK
sys_clk => rx_reg3.CLK
sys_clk => rx_reg2.CLK
sys_clk => rx_reg1.CLK
sys_rst_n => po_data[0]~reg0.ACLR
sys_rst_n => po_data[1]~reg0.ACLR
sys_rst_n => po_data[2]~reg0.ACLR
sys_rst_n => po_data[3]~reg0.ACLR
sys_rst_n => po_data[4]~reg0.ACLR
sys_rst_n => po_data[5]~reg0.ACLR
sys_rst_n => po_data[6]~reg0.ACLR
sys_rst_n => po_data[7]~reg0.ACLR
sys_rst_n => po_flag~reg0.ACLR
sys_rst_n => rx_reg1.PRESET
sys_rst_n => rx_reg2.PRESET
sys_rst_n => rx_reg3.PRESET
sys_rst_n => start_nedge.ACLR
sys_rst_n => work_en.ACLR
sys_rst_n => baud_cnt[0].ACLR
sys_rst_n => baud_cnt[1].ACLR
sys_rst_n => baud_cnt[2].ACLR
sys_rst_n => baud_cnt[3].ACLR
sys_rst_n => baud_cnt[4].ACLR
sys_rst_n => baud_cnt[5].ACLR
sys_rst_n => baud_cnt[6].ACLR
sys_rst_n => baud_cnt[7].ACLR
sys_rst_n => baud_cnt[8].ACLR
sys_rst_n => baud_cnt[9].ACLR
sys_rst_n => baud_cnt[10].ACLR
sys_rst_n => baud_cnt[11].ACLR
sys_rst_n => baud_cnt[12].ACLR
sys_rst_n => bit_flag.ACLR
sys_rst_n => bit_cnt[0].ACLR
sys_rst_n => bit_cnt[1].ACLR
sys_rst_n => bit_cnt[2].ACLR
sys_rst_n => bit_cnt[3].ACLR
sys_rst_n => rx_data[0].ACLR
sys_rst_n => rx_data[1].ACLR
sys_rst_n => rx_data[2].ACLR
sys_rst_n => rx_data[3].ACLR
sys_rst_n => rx_data[4].ACLR
sys_rst_n => rx_data[5].ACLR
sys_rst_n => rx_data[6].ACLR
sys_rst_n => rx_data[7].ACLR
sys_rst_n => rx_flag.ACLR
rx => rx_reg1.DATAIN
po_data[0] <= po_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[1] <= po_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[2] <= po_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[3] <= po_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[4] <= po_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[5] <= po_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[6] <= po_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[7] <= po_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_flag <= po_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|key:key_inst
sys_clk => key_o[0]~reg0.CLK
sys_clk => key_o[1]~reg0.CLK
sys_clk => key_o[2]~reg0.CLK
sys_clk => key_o[3]~reg0.CLK
sys_clk => key_flag.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_o[0]~reg0.ACLR
sys_rst_n => key_o[1]~reg0.ACLR
sys_rst_n => key_o[2]~reg0.ACLR
sys_rst_n => key_o[3]~reg0.ACLR
sys_rst_n => key_flag.ACLR
key_i[0] => Equal1.IN3
key_i[0] => key_o.OUTPUTSELECT
key_i[0] => key_o.OUTPUTSELECT
key_i[0] => key_o.OUTPUTSELECT
key_i[0] => key_o.OUTPUTSELECT
key_i[1] => Equal1.IN2
key_i[1] => key_o.OUTPUTSELECT
key_i[1] => key_o.OUTPUTSELECT
key_i[1] => key_o.OUTPUTSELECT
key_i[1] => key_o.OUTPUTSELECT
key_i[2] => Equal1.IN1
key_i[2] => key_o.OUTPUTSELECT
key_i[2] => key_o.OUTPUTSELECT
key_i[2] => key_o.OUTPUTSELECT
key_i[2] => key_o.OUTPUTSELECT
key_i[3] => Equal1.IN0
key_i[3] => key_o.OUTPUTSELECT
key_i[3] => key_o.OUTPUTSELECT
key_i[3] => key_o.OUTPUTSELECT
key_i[3] => key_o.OUTPUTSELECT
key_o[0] <= key_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_o[1] <= key_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_o[2] <= key_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_o[3] <= key_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst
clk => pre_frame_de_d[0].CLK
clk => pre_frame_de_d[1].CLK
clk => pre_frame_de_d[2].CLK
clk => pre_frame_vsync_d[0].CLK
clk => pre_frame_vsync_d[1].CLK
clk => pre_frame_vsync_d[2].CLK
clk => pre_frame_hsync_d[0].CLK
clk => pre_frame_hsync_d[1].CLK
clk => pre_frame_hsync_d[2].CLK
clk => img_cr1[0].CLK
clk => img_cr1[1].CLK
clk => img_cr1[2].CLK
clk => img_cr1[3].CLK
clk => img_cr1[4].CLK
clk => img_cr1[5].CLK
clk => img_cr1[6].CLK
clk => img_cr1[7].CLK
clk => img_cb1[0].CLK
clk => img_cb1[1].CLK
clk => img_cb1[2].CLK
clk => img_cb1[3].CLK
clk => img_cb1[4].CLK
clk => img_cb1[5].CLK
clk => img_cb1[6].CLK
clk => img_cb1[7].CLK
clk => img_y1[0].CLK
clk => img_y1[1].CLK
clk => img_y1[2].CLK
clk => img_y1[3].CLK
clk => img_y1[4].CLK
clk => img_y1[5].CLK
clk => img_y1[6].CLK
clk => img_y1[7].CLK
clk => img_cr0[8].CLK
clk => img_cr0[9].CLK
clk => img_cr0[10].CLK
clk => img_cr0[11].CLK
clk => img_cr0[12].CLK
clk => img_cr0[13].CLK
clk => img_cr0[14].CLK
clk => img_cr0[15].CLK
clk => img_cb0[8].CLK
clk => img_cb0[9].CLK
clk => img_cb0[10].CLK
clk => img_cb0[11].CLK
clk => img_cb0[12].CLK
clk => img_cb0[13].CLK
clk => img_cb0[14].CLK
clk => img_cb0[15].CLK
clk => img_y0[8].CLK
clk => img_y0[9].CLK
clk => img_y0[10].CLK
clk => img_y0[11].CLK
clk => img_y0[12].CLK
clk => img_y0[13].CLK
clk => img_y0[14].CLK
clk => img_y0[15].CLK
clk => rgb_b_m2[0].CLK
clk => rgb_b_m2[1].CLK
clk => rgb_b_m2[2].CLK
clk => rgb_b_m2[3].CLK
clk => rgb_b_m2[4].CLK
clk => rgb_b_m2[5].CLK
clk => rgb_b_m2[6].CLK
clk => rgb_b_m2[7].CLK
clk => rgb_b_m2[8].CLK
clk => rgb_b_m2[9].CLK
clk => rgb_b_m2[10].CLK
clk => rgb_b_m2[11].CLK
clk => rgb_b_m2[12].CLK
clk => rgb_b_m2[13].CLK
clk => rgb_b_m2[14].CLK
clk => rgb_b_m2[15].CLK
clk => rgb_b_m1[0].CLK
clk => rgb_b_m1[1].CLK
clk => rgb_b_m1[2].CLK
clk => rgb_b_m1[3].CLK
clk => rgb_b_m1[4].CLK
clk => rgb_b_m1[5].CLK
clk => rgb_b_m1[6].CLK
clk => rgb_b_m1[7].CLK
clk => rgb_b_m1[8].CLK
clk => rgb_b_m1[9].CLK
clk => rgb_b_m1[10].CLK
clk => rgb_b_m1[11].CLK
clk => rgb_b_m1[12].CLK
clk => rgb_b_m1[13].CLK
clk => rgb_b_m1[14].CLK
clk => rgb_b_m1[15].CLK
clk => rgb_b_m0[0].CLK
clk => rgb_b_m0[1].CLK
clk => rgb_b_m0[2].CLK
clk => rgb_b_m0[3].CLK
clk => rgb_b_m0[4].CLK
clk => rgb_b_m0[5].CLK
clk => rgb_b_m0[6].CLK
clk => rgb_b_m0[7].CLK
clk => rgb_b_m0[8].CLK
clk => rgb_b_m0[9].CLK
clk => rgb_b_m0[10].CLK
clk => rgb_b_m0[11].CLK
clk => rgb_b_m0[12].CLK
clk => rgb_b_m0[13].CLK
clk => rgb_b_m0[14].CLK
clk => rgb_b_m0[15].CLK
clk => rgb_g_m2[0].CLK
clk => rgb_g_m2[1].CLK
clk => rgb_g_m2[2].CLK
clk => rgb_g_m2[3].CLK
clk => rgb_g_m2[4].CLK
clk => rgb_g_m2[5].CLK
clk => rgb_g_m2[6].CLK
clk => rgb_g_m2[7].CLK
clk => rgb_g_m2[8].CLK
clk => rgb_g_m2[9].CLK
clk => rgb_g_m2[10].CLK
clk => rgb_g_m2[11].CLK
clk => rgb_g_m2[12].CLK
clk => rgb_g_m2[13].CLK
clk => rgb_g_m2[14].CLK
clk => rgb_g_m2[15].CLK
clk => rgb_g_m1[0].CLK
clk => rgb_g_m1[1].CLK
clk => rgb_g_m1[2].CLK
clk => rgb_g_m1[3].CLK
clk => rgb_g_m1[4].CLK
clk => rgb_g_m1[5].CLK
clk => rgb_g_m1[6].CLK
clk => rgb_g_m1[7].CLK
clk => rgb_g_m1[8].CLK
clk => rgb_g_m1[9].CLK
clk => rgb_g_m1[10].CLK
clk => rgb_g_m1[11].CLK
clk => rgb_g_m1[12].CLK
clk => rgb_g_m1[13].CLK
clk => rgb_g_m1[14].CLK
clk => rgb_g_m1[15].CLK
clk => rgb_g_m0[0].CLK
clk => rgb_g_m0[1].CLK
clk => rgb_g_m0[2].CLK
clk => rgb_g_m0[3].CLK
clk => rgb_g_m0[4].CLK
clk => rgb_g_m0[5].CLK
clk => rgb_g_m0[6].CLK
clk => rgb_g_m0[7].CLK
clk => rgb_g_m0[8].CLK
clk => rgb_g_m0[9].CLK
clk => rgb_g_m0[10].CLK
clk => rgb_g_m0[11].CLK
clk => rgb_g_m0[12].CLK
clk => rgb_g_m0[13].CLK
clk => rgb_g_m0[14].CLK
clk => rgb_g_m0[15].CLK
clk => rgb_r_m2[0].CLK
clk => rgb_r_m2[1].CLK
clk => rgb_r_m2[2].CLK
clk => rgb_r_m2[3].CLK
clk => rgb_r_m2[4].CLK
clk => rgb_r_m2[5].CLK
clk => rgb_r_m2[6].CLK
clk => rgb_r_m2[7].CLK
clk => rgb_r_m2[8].CLK
clk => rgb_r_m2[9].CLK
clk => rgb_r_m2[10].CLK
clk => rgb_r_m2[11].CLK
clk => rgb_r_m2[12].CLK
clk => rgb_r_m2[13].CLK
clk => rgb_r_m2[14].CLK
clk => rgb_r_m2[15].CLK
clk => rgb_r_m1[0].CLK
clk => rgb_r_m1[1].CLK
clk => rgb_r_m1[2].CLK
clk => rgb_r_m1[3].CLK
clk => rgb_r_m1[4].CLK
clk => rgb_r_m1[5].CLK
clk => rgb_r_m1[6].CLK
clk => rgb_r_m1[7].CLK
clk => rgb_r_m1[8].CLK
clk => rgb_r_m1[9].CLK
clk => rgb_r_m1[10].CLK
clk => rgb_r_m1[11].CLK
clk => rgb_r_m1[12].CLK
clk => rgb_r_m1[13].CLK
clk => rgb_r_m1[14].CLK
clk => rgb_r_m1[15].CLK
clk => rgb_r_m0[0].CLK
clk => rgb_r_m0[1].CLK
clk => rgb_r_m0[2].CLK
clk => rgb_r_m0[3].CLK
clk => rgb_r_m0[4].CLK
clk => rgb_r_m0[5].CLK
clk => rgb_r_m0[6].CLK
clk => rgb_r_m0[7].CLK
clk => rgb_r_m0[8].CLK
clk => rgb_r_m0[9].CLK
clk => rgb_r_m0[10].CLK
clk => rgb_r_m0[11].CLK
clk => rgb_r_m0[12].CLK
clk => rgb_r_m0[13].CLK
clk => rgb_r_m0[14].CLK
clk => rgb_r_m0[15].CLK
rst_n => rgb_b_m2[0].ACLR
rst_n => rgb_b_m2[1].ACLR
rst_n => rgb_b_m2[2].ACLR
rst_n => rgb_b_m2[3].ACLR
rst_n => rgb_b_m2[4].ACLR
rst_n => rgb_b_m2[5].ACLR
rst_n => rgb_b_m2[6].ACLR
rst_n => rgb_b_m2[7].ACLR
rst_n => rgb_b_m2[8].ACLR
rst_n => rgb_b_m2[9].ACLR
rst_n => rgb_b_m2[10].ACLR
rst_n => rgb_b_m2[11].ACLR
rst_n => rgb_b_m2[12].ACLR
rst_n => rgb_b_m2[13].ACLR
rst_n => rgb_b_m2[14].ACLR
rst_n => rgb_b_m2[15].ACLR
rst_n => rgb_b_m1[0].ACLR
rst_n => rgb_b_m1[1].ACLR
rst_n => rgb_b_m1[2].ACLR
rst_n => rgb_b_m1[3].ACLR
rst_n => rgb_b_m1[4].ACLR
rst_n => rgb_b_m1[5].ACLR
rst_n => rgb_b_m1[6].ACLR
rst_n => rgb_b_m1[7].ACLR
rst_n => rgb_b_m1[8].ACLR
rst_n => rgb_b_m1[9].ACLR
rst_n => rgb_b_m1[10].ACLR
rst_n => rgb_b_m1[11].ACLR
rst_n => rgb_b_m1[12].ACLR
rst_n => rgb_b_m1[13].ACLR
rst_n => rgb_b_m1[14].ACLR
rst_n => rgb_b_m1[15].ACLR
rst_n => rgb_b_m0[0].ACLR
rst_n => rgb_b_m0[1].ACLR
rst_n => rgb_b_m0[2].ACLR
rst_n => rgb_b_m0[3].ACLR
rst_n => rgb_b_m0[4].ACLR
rst_n => rgb_b_m0[5].ACLR
rst_n => rgb_b_m0[6].ACLR
rst_n => rgb_b_m0[7].ACLR
rst_n => rgb_b_m0[8].ACLR
rst_n => rgb_b_m0[9].ACLR
rst_n => rgb_b_m0[10].ACLR
rst_n => rgb_b_m0[11].ACLR
rst_n => rgb_b_m0[12].ACLR
rst_n => rgb_b_m0[13].ACLR
rst_n => rgb_b_m0[14].ACLR
rst_n => rgb_b_m0[15].ACLR
rst_n => rgb_g_m2[0].ACLR
rst_n => rgb_g_m2[1].ACLR
rst_n => rgb_g_m2[2].ACLR
rst_n => rgb_g_m2[3].ACLR
rst_n => rgb_g_m2[4].ACLR
rst_n => rgb_g_m2[5].ACLR
rst_n => rgb_g_m2[6].ACLR
rst_n => rgb_g_m2[7].ACLR
rst_n => rgb_g_m2[8].ACLR
rst_n => rgb_g_m2[9].ACLR
rst_n => rgb_g_m2[10].ACLR
rst_n => rgb_g_m2[11].ACLR
rst_n => rgb_g_m2[12].ACLR
rst_n => rgb_g_m2[13].ACLR
rst_n => rgb_g_m2[14].ACLR
rst_n => rgb_g_m2[15].ACLR
rst_n => rgb_g_m1[0].ACLR
rst_n => rgb_g_m1[1].ACLR
rst_n => rgb_g_m1[2].ACLR
rst_n => rgb_g_m1[3].ACLR
rst_n => rgb_g_m1[4].ACLR
rst_n => rgb_g_m1[5].ACLR
rst_n => rgb_g_m1[6].ACLR
rst_n => rgb_g_m1[7].ACLR
rst_n => rgb_g_m1[8].ACLR
rst_n => rgb_g_m1[9].ACLR
rst_n => rgb_g_m1[10].ACLR
rst_n => rgb_g_m1[11].ACLR
rst_n => rgb_g_m1[12].ACLR
rst_n => rgb_g_m1[13].ACLR
rst_n => rgb_g_m1[14].ACLR
rst_n => rgb_g_m1[15].ACLR
rst_n => rgb_g_m0[0].ACLR
rst_n => rgb_g_m0[1].ACLR
rst_n => rgb_g_m0[2].ACLR
rst_n => rgb_g_m0[3].ACLR
rst_n => rgb_g_m0[4].ACLR
rst_n => rgb_g_m0[5].ACLR
rst_n => rgb_g_m0[6].ACLR
rst_n => rgb_g_m0[7].ACLR
rst_n => rgb_g_m0[8].ACLR
rst_n => rgb_g_m0[9].ACLR
rst_n => rgb_g_m0[10].ACLR
rst_n => rgb_g_m0[11].ACLR
rst_n => rgb_g_m0[12].ACLR
rst_n => rgb_g_m0[13].ACLR
rst_n => rgb_g_m0[14].ACLR
rst_n => rgb_g_m0[15].ACLR
rst_n => rgb_r_m2[0].ACLR
rst_n => rgb_r_m2[1].ACLR
rst_n => rgb_r_m2[2].ACLR
rst_n => rgb_r_m2[3].ACLR
rst_n => rgb_r_m2[4].ACLR
rst_n => rgb_r_m2[5].ACLR
rst_n => rgb_r_m2[6].ACLR
rst_n => rgb_r_m2[7].ACLR
rst_n => rgb_r_m2[8].ACLR
rst_n => rgb_r_m2[9].ACLR
rst_n => rgb_r_m2[10].ACLR
rst_n => rgb_r_m2[11].ACLR
rst_n => rgb_r_m2[12].ACLR
rst_n => rgb_r_m2[13].ACLR
rst_n => rgb_r_m2[14].ACLR
rst_n => rgb_r_m2[15].ACLR
rst_n => rgb_r_m1[0].ACLR
rst_n => rgb_r_m1[1].ACLR
rst_n => rgb_r_m1[2].ACLR
rst_n => rgb_r_m1[3].ACLR
rst_n => rgb_r_m1[4].ACLR
rst_n => rgb_r_m1[5].ACLR
rst_n => rgb_r_m1[6].ACLR
rst_n => rgb_r_m1[7].ACLR
rst_n => rgb_r_m1[8].ACLR
rst_n => rgb_r_m1[9].ACLR
rst_n => rgb_r_m1[10].ACLR
rst_n => rgb_r_m1[11].ACLR
rst_n => rgb_r_m1[12].ACLR
rst_n => rgb_r_m1[13].ACLR
rst_n => rgb_r_m1[14].ACLR
rst_n => rgb_r_m1[15].ACLR
rst_n => rgb_r_m0[0].ACLR
rst_n => rgb_r_m0[1].ACLR
rst_n => rgb_r_m0[2].ACLR
rst_n => rgb_r_m0[3].ACLR
rst_n => rgb_r_m0[4].ACLR
rst_n => rgb_r_m0[5].ACLR
rst_n => rgb_r_m0[6].ACLR
rst_n => rgb_r_m0[7].ACLR
rst_n => rgb_r_m0[8].ACLR
rst_n => rgb_r_m0[9].ACLR
rst_n => rgb_r_m0[10].ACLR
rst_n => rgb_r_m0[11].ACLR
rst_n => rgb_r_m0[12].ACLR
rst_n => rgb_r_m0[13].ACLR
rst_n => rgb_r_m0[14].ACLR
rst_n => rgb_r_m0[15].ACLR
rst_n => pre_frame_de_d[0].ACLR
rst_n => pre_frame_de_d[1].ACLR
rst_n => pre_frame_de_d[2].ACLR
rst_n => pre_frame_vsync_d[0].ACLR
rst_n => pre_frame_vsync_d[1].ACLR
rst_n => pre_frame_vsync_d[2].ACLR
rst_n => pre_frame_hsync_d[0].ACLR
rst_n => pre_frame_hsync_d[1].ACLR
rst_n => pre_frame_hsync_d[2].ACLR
rst_n => img_cr0[8].ACLR
rst_n => img_cr0[9].ACLR
rst_n => img_cr0[10].ACLR
rst_n => img_cr0[11].ACLR
rst_n => img_cr0[12].ACLR
rst_n => img_cr0[13].ACLR
rst_n => img_cr0[14].ACLR
rst_n => img_cr0[15].ACLR
rst_n => img_cb0[8].ACLR
rst_n => img_cb0[9].ACLR
rst_n => img_cb0[10].ACLR
rst_n => img_cb0[11].ACLR
rst_n => img_cb0[12].ACLR
rst_n => img_cb0[13].ACLR
rst_n => img_cb0[14].ACLR
rst_n => img_cb0[15].ACLR
rst_n => img_y0[8].ACLR
rst_n => img_y0[9].ACLR
rst_n => img_y0[10].ACLR
rst_n => img_y0[11].ACLR
rst_n => img_y0[12].ACLR
rst_n => img_y0[13].ACLR
rst_n => img_y0[14].ACLR
rst_n => img_y0[15].ACLR
rst_n => img_cr1[0].ACLR
rst_n => img_cr1[1].ACLR
rst_n => img_cr1[2].ACLR
rst_n => img_cr1[3].ACLR
rst_n => img_cr1[4].ACLR
rst_n => img_cr1[5].ACLR
rst_n => img_cr1[6].ACLR
rst_n => img_cr1[7].ACLR
rst_n => img_cb1[0].ACLR
rst_n => img_cb1[1].ACLR
rst_n => img_cb1[2].ACLR
rst_n => img_cb1[3].ACLR
rst_n => img_cb1[4].ACLR
rst_n => img_cb1[5].ACLR
rst_n => img_cb1[6].ACLR
rst_n => img_cb1[7].ACLR
rst_n => img_y1[0].ACLR
rst_n => img_y1[1].ACLR
rst_n => img_y1[2].ACLR
rst_n => img_y1[3].ACLR
rst_n => img_y1[4].ACLR
rst_n => img_y1[5].ACLR
rst_n => img_y1[6].ACLR
rst_n => img_y1[7].ACLR
pre_frame_vsync => pre_frame_vsync_d[0].DATAIN
pre_frame_hsync => pre_frame_hsync_d[0].DATAIN
pre_frame_de => pre_frame_de_d[0].DATAIN
img_red[0] => Mult0.IN8
img_red[0] => Mult1.IN7
img_red[0] => rgb_r_m2[10].DATAIN
img_red[1] => Mult0.IN7
img_red[1] => Mult1.IN6
img_red[1] => rgb_r_m2[11].DATAIN
img_red[2] => Mult0.IN13
img_red[2] => Mult1.IN12
img_red[2] => rgb_r_m2[7].DATAIN
img_red[2] => Mult0.IN14
img_red[2] => Mult1.IN13
img_red[2] => rgb_r_m2[12].DATAIN
img_red[3] => Mult0.IN11
img_red[3] => Mult1.IN10
img_red[3] => rgb_r_m2[8].DATAIN
img_red[3] => Mult0.IN12
img_red[3] => Mult1.IN11
img_red[3] => rgb_r_m2[13].DATAIN
img_red[4] => Mult0.IN9
img_red[4] => Mult1.IN8
img_red[4] => rgb_r_m2[9].DATAIN
img_red[4] => Mult0.IN10
img_red[4] => Mult1.IN9
img_red[4] => rgb_r_m2[14].DATAIN
img_green[0] => Mult2.IN11
img_green[0] => Mult3.IN10
img_green[0] => Mult4.IN10
img_green[1] => Mult2.IN10
img_green[1] => Mult3.IN9
img_green[1] => Mult4.IN9
img_green[2] => Mult2.IN9
img_green[2] => Mult3.IN8
img_green[2] => Mult4.IN8
img_green[3] => Mult2.IN8
img_green[3] => Mult3.IN7
img_green[3] => Mult4.IN7
img_green[4] => Mult2.IN14
img_green[4] => Mult3.IN13
img_green[4] => Mult4.IN13
img_green[4] => Mult2.IN15
img_green[4] => Mult3.IN14
img_green[4] => Mult4.IN14
img_green[5] => Mult2.IN12
img_green[5] => Mult3.IN11
img_green[5] => Mult4.IN11
img_green[5] => Mult2.IN13
img_green[5] => Mult3.IN12
img_green[5] => Mult4.IN12
img_blue[0] => Mult5.IN6
img_blue[0] => Mult6.IN6
img_blue[0] => rgb_b_m1[10].DATAIN
img_blue[1] => Mult5.IN5
img_blue[1] => Mult6.IN5
img_blue[1] => rgb_b_m1[11].DATAIN
img_blue[2] => Mult5.IN11
img_blue[2] => Mult6.IN11
img_blue[2] => rgb_b_m1[7].DATAIN
img_blue[2] => Mult5.IN12
img_blue[2] => Mult6.IN12
img_blue[2] => rgb_b_m1[12].DATAIN
img_blue[3] => Mult5.IN9
img_blue[3] => Mult6.IN9
img_blue[3] => rgb_b_m1[8].DATAIN
img_blue[3] => Mult5.IN10
img_blue[3] => Mult6.IN10
img_blue[3] => rgb_b_m1[13].DATAIN
img_blue[4] => Mult5.IN7
img_blue[4] => Mult6.IN7
img_blue[4] => rgb_b_m1[9].DATAIN
img_blue[4] => Mult5.IN8
img_blue[4] => Mult6.IN8
img_blue[4] => rgb_b_m1[14].DATAIN
post_frame_vsync <= pre_frame_vsync_d[2].DB_MAX_OUTPUT_PORT_TYPE
post_frame_hsync <= pre_frame_hsync_d[2].DB_MAX_OUTPUT_PORT_TYPE
post_frame_de <= pre_frame_de_d[2].DB_MAX_OUTPUT_PORT_TYPE
img_y[0] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[1] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[2] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[3] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[4] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[5] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[6] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_y[7] <= img_y.DB_MAX_OUTPUT_PORT_TYPE
img_cb[0] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[1] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[2] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[3] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[4] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[5] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[6] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cb[7] <= img_cb.DB_MAX_OUTPUT_PORT_TYPE
img_cr[0] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[1] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[2] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[3] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[4] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[5] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[6] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE
img_cr[7] <= img_cr.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|binarization:binarization_inst
clk => ycbcr_de_d.CLK
clk => ycbcr_vsync_d.CLK
clk => ycbcr_hsync_d.CLK
clk => monoc~reg0.CLK
rst_n => ycbcr_de_d.ACLR
rst_n => ycbcr_vsync_d.ACLR
rst_n => ycbcr_hsync_d.ACLR
rst_n => monoc~reg0.ACLR
ycbcr_vsync => ycbcr_vsync_d.DATAIN
ycbcr_hsync => ycbcr_hsync_d.DATAIN
ycbcr_de => ycbcr_de_d.DATAIN
luminance[0] => ~NO_FANOUT~
luminance[1] => ~NO_FANOUT~
luminance[2] => ~NO_FANOUT~
luminance[3] => ~NO_FANOUT~
luminance[4] => ~NO_FANOUT~
luminance[5] => ~NO_FANOUT~
luminance[6] => ~NO_FANOUT~
luminance[7] => ~NO_FANOUT~
cb_data[0] => LessThan0.IN16
cb_data[0] => LessThan1.IN16
cb_data[1] => LessThan0.IN15
cb_data[1] => LessThan1.IN15
cb_data[2] => LessThan0.IN14
cb_data[2] => LessThan1.IN14
cb_data[3] => LessThan0.IN13
cb_data[3] => LessThan1.IN13
cb_data[4] => LessThan0.IN12
cb_data[4] => LessThan1.IN12
cb_data[5] => LessThan0.IN11
cb_data[5] => LessThan1.IN11
cb_data[6] => LessThan0.IN10
cb_data[6] => LessThan1.IN10
cb_data[7] => LessThan0.IN9
cb_data[7] => LessThan1.IN9
cr_data[0] => LessThan2.IN16
cr_data[0] => LessThan3.IN16
cr_data[1] => LessThan2.IN15
cr_data[1] => LessThan3.IN15
cr_data[2] => LessThan2.IN14
cr_data[2] => LessThan3.IN14
cr_data[3] => LessThan2.IN13
cr_data[3] => LessThan3.IN13
cr_data[4] => LessThan2.IN12
cr_data[4] => LessThan3.IN12
cr_data[5] => LessThan2.IN11
cr_data[5] => LessThan3.IN11
cr_data[6] => LessThan2.IN10
cr_data[6] => LessThan3.IN10
cr_data[7] => LessThan2.IN9
cr_data[7] => LessThan3.IN9
post_vsync <= ycbcr_vsync_d.DB_MAX_OUTPUT_PORT_TYPE
post_hsync <= ycbcr_hsync_d.DB_MAX_OUTPUT_PORT_TYPE
post_de <= ycbcr_de_d.DB_MAX_OUTPUT_PORT_TYPE
monoc <= monoc~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1_up[0] => ~NO_FANOUT~
data1_up[1] => ~NO_FANOUT~
data1_up[2] => ~NO_FANOUT~
data1_up[3] => ~NO_FANOUT~
data1_up[4] => ~NO_FANOUT~
data1_up[5] => ~NO_FANOUT~
data1_up[6] => ~NO_FANOUT~
data1_up[7] => ~NO_FANOUT~
data1_down[0] => ~NO_FANOUT~
data1_down[1] => ~NO_FANOUT~
data1_down[2] => ~NO_FANOUT~
data1_down[3] => ~NO_FANOUT~
data1_down[4] => ~NO_FANOUT~
data1_down[5] => ~NO_FANOUT~
data1_down[6] => ~NO_FANOUT~
data1_down[7] => ~NO_FANOUT~
data2_up[0] => ~NO_FANOUT~
data2_up[1] => ~NO_FANOUT~
data2_up[2] => ~NO_FANOUT~
data2_up[3] => ~NO_FANOUT~
data2_up[4] => ~NO_FANOUT~
data2_up[5] => ~NO_FANOUT~
data2_up[6] => ~NO_FANOUT~
data2_up[7] => ~NO_FANOUT~
data2_down[0] => ~NO_FANOUT~
data2_down[1] => ~NO_FANOUT~
data2_down[2] => ~NO_FANOUT~
data2_down[3] => ~NO_FANOUT~
data2_down[4] => ~NO_FANOUT~
data2_down[5] => ~NO_FANOUT~
data2_down[6] => ~NO_FANOUT~
data2_down[7] => ~NO_FANOUT~


|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst
clk => clk.IN1
rst_n => rst_n.IN1
vsync_i => vsync_i.IN1
hsync_i => hsync_i.IN1
data_en_i => data_en_i.IN1
erode_data_i[0] => erode_data_i[0].IN1
erode_data_i[1] => erode_data_i[1].IN1
erode_data_i[2] => erode_data_i[2].IN1
erode_data_i[3] => erode_data_i[3].IN1
erode_data_i[4] => erode_data_i[4].IN1
erode_data_i[5] => erode_data_i[5].IN1
erode_data_i[6] => erode_data_i[6].IN1
erode_data_i[7] => erode_data_i[7].IN1
erode_data_i[8] => erode_data_i[8].IN1
erode_data_i[9] => erode_data_i[9].IN1
erode_data_i[10] => erode_data_i[10].IN1
erode_data_i[11] => erode_data_i[11].IN1
erode_data_i[12] => erode_data_i[12].IN1
erode_data_i[13] => erode_data_i[13].IN1
erode_data_i[14] => erode_data_i[14].IN1
erode_data_i[15] => erode_data_i[15].IN1
vsync_o <= vsync_i_r[2].DB_MAX_OUTPUT_PORT_TYPE
hsync_o <= hsync_i_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_en_o <= data_en_i_r[2].DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[0] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[1] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[2] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[3] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[4] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[5] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[6] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[7] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[8] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[9] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[10] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[11] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[12] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[13] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[14] <= erode.DB_MAX_OUTPUT_PORT_TYPE
erode_data_o[15] <= erode.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst
clk => clk.IN1
rst_n => matrix_33[0]~reg0.ACLR
rst_n => matrix_33[1]~reg0.ACLR
rst_n => matrix_33[2]~reg0.ACLR
rst_n => matrix_33[3]~reg0.ACLR
rst_n => matrix_33[4]~reg0.ACLR
rst_n => matrix_33[5]~reg0.ACLR
rst_n => matrix_33[6]~reg0.ACLR
rst_n => matrix_33[7]~reg0.ACLR
rst_n => matrix_33[8]~reg0.ACLR
rst_n => matrix_33[9]~reg0.ACLR
rst_n => matrix_33[10]~reg0.ACLR
rst_n => matrix_33[11]~reg0.ACLR
rst_n => matrix_33[12]~reg0.ACLR
rst_n => matrix_33[13]~reg0.ACLR
rst_n => matrix_33[14]~reg0.ACLR
rst_n => matrix_33[15]~reg0.ACLR
rst_n => matrix_32[0]~reg0.ACLR
rst_n => matrix_32[1]~reg0.ACLR
rst_n => matrix_32[2]~reg0.ACLR
rst_n => matrix_32[3]~reg0.ACLR
rst_n => matrix_32[4]~reg0.ACLR
rst_n => matrix_32[5]~reg0.ACLR
rst_n => matrix_32[6]~reg0.ACLR
rst_n => matrix_32[7]~reg0.ACLR
rst_n => matrix_32[8]~reg0.ACLR
rst_n => matrix_32[9]~reg0.ACLR
rst_n => matrix_32[10]~reg0.ACLR
rst_n => matrix_32[11]~reg0.ACLR
rst_n => matrix_32[12]~reg0.ACLR
rst_n => matrix_32[13]~reg0.ACLR
rst_n => matrix_32[14]~reg0.ACLR
rst_n => matrix_32[15]~reg0.ACLR
rst_n => matrix_31[0]~reg0.ACLR
rst_n => matrix_31[1]~reg0.ACLR
rst_n => matrix_31[2]~reg0.ACLR
rst_n => matrix_31[3]~reg0.ACLR
rst_n => matrix_31[4]~reg0.ACLR
rst_n => matrix_31[5]~reg0.ACLR
rst_n => matrix_31[6]~reg0.ACLR
rst_n => matrix_31[7]~reg0.ACLR
rst_n => matrix_31[8]~reg0.ACLR
rst_n => matrix_31[9]~reg0.ACLR
rst_n => matrix_31[10]~reg0.ACLR
rst_n => matrix_31[11]~reg0.ACLR
rst_n => matrix_31[12]~reg0.ACLR
rst_n => matrix_31[13]~reg0.ACLR
rst_n => matrix_31[14]~reg0.ACLR
rst_n => matrix_31[15]~reg0.ACLR
rst_n => matrix_23[0]~reg0.ACLR
rst_n => matrix_23[1]~reg0.ACLR
rst_n => matrix_23[2]~reg0.ACLR
rst_n => matrix_23[3]~reg0.ACLR
rst_n => matrix_23[4]~reg0.ACLR
rst_n => matrix_23[5]~reg0.ACLR
rst_n => matrix_23[6]~reg0.ACLR
rst_n => matrix_23[7]~reg0.ACLR
rst_n => matrix_23[8]~reg0.ACLR
rst_n => matrix_23[9]~reg0.ACLR
rst_n => matrix_23[10]~reg0.ACLR
rst_n => matrix_23[11]~reg0.ACLR
rst_n => matrix_23[12]~reg0.ACLR
rst_n => matrix_23[13]~reg0.ACLR
rst_n => matrix_23[14]~reg0.ACLR
rst_n => matrix_23[15]~reg0.ACLR
rst_n => matrix_22[0]~reg0.ACLR
rst_n => matrix_22[1]~reg0.ACLR
rst_n => matrix_22[2]~reg0.ACLR
rst_n => matrix_22[3]~reg0.ACLR
rst_n => matrix_22[4]~reg0.ACLR
rst_n => matrix_22[5]~reg0.ACLR
rst_n => matrix_22[6]~reg0.ACLR
rst_n => matrix_22[7]~reg0.ACLR
rst_n => matrix_22[8]~reg0.ACLR
rst_n => matrix_22[9]~reg0.ACLR
rst_n => matrix_22[10]~reg0.ACLR
rst_n => matrix_22[11]~reg0.ACLR
rst_n => matrix_22[12]~reg0.ACLR
rst_n => matrix_22[13]~reg0.ACLR
rst_n => matrix_22[14]~reg0.ACLR
rst_n => matrix_22[15]~reg0.ACLR
rst_n => matrix_21[0]~reg0.ACLR
rst_n => matrix_21[1]~reg0.ACLR
rst_n => matrix_21[2]~reg0.ACLR
rst_n => matrix_21[3]~reg0.ACLR
rst_n => matrix_21[4]~reg0.ACLR
rst_n => matrix_21[5]~reg0.ACLR
rst_n => matrix_21[6]~reg0.ACLR
rst_n => matrix_21[7]~reg0.ACLR
rst_n => matrix_21[8]~reg0.ACLR
rst_n => matrix_21[9]~reg0.ACLR
rst_n => matrix_21[10]~reg0.ACLR
rst_n => matrix_21[11]~reg0.ACLR
rst_n => matrix_21[12]~reg0.ACLR
rst_n => matrix_21[13]~reg0.ACLR
rst_n => matrix_21[14]~reg0.ACLR
rst_n => matrix_21[15]~reg0.ACLR
rst_n => matrix_13[0]~reg0.ACLR
rst_n => matrix_13[1]~reg0.ACLR
rst_n => matrix_13[2]~reg0.ACLR
rst_n => matrix_13[3]~reg0.ACLR
rst_n => matrix_13[4]~reg0.ACLR
rst_n => matrix_13[5]~reg0.ACLR
rst_n => matrix_13[6]~reg0.ACLR
rst_n => matrix_13[7]~reg0.ACLR
rst_n => matrix_13[8]~reg0.ACLR
rst_n => matrix_13[9]~reg0.ACLR
rst_n => matrix_13[10]~reg0.ACLR
rst_n => matrix_13[11]~reg0.ACLR
rst_n => matrix_13[12]~reg0.ACLR
rst_n => matrix_13[13]~reg0.ACLR
rst_n => matrix_13[14]~reg0.ACLR
rst_n => matrix_13[15]~reg0.ACLR
rst_n => matrix_12[0]~reg0.ACLR
rst_n => matrix_12[1]~reg0.ACLR
rst_n => matrix_12[2]~reg0.ACLR
rst_n => matrix_12[3]~reg0.ACLR
rst_n => matrix_12[4]~reg0.ACLR
rst_n => matrix_12[5]~reg0.ACLR
rst_n => matrix_12[6]~reg0.ACLR
rst_n => matrix_12[7]~reg0.ACLR
rst_n => matrix_12[8]~reg0.ACLR
rst_n => matrix_12[9]~reg0.ACLR
rst_n => matrix_12[10]~reg0.ACLR
rst_n => matrix_12[11]~reg0.ACLR
rst_n => matrix_12[12]~reg0.ACLR
rst_n => matrix_12[13]~reg0.ACLR
rst_n => matrix_12[14]~reg0.ACLR
rst_n => matrix_12[15]~reg0.ACLR
rst_n => matrix_11[0]~reg0.ACLR
rst_n => matrix_11[1]~reg0.ACLR
rst_n => matrix_11[2]~reg0.ACLR
rst_n => matrix_11[3]~reg0.ACLR
rst_n => matrix_11[4]~reg0.ACLR
rst_n => matrix_11[5]~reg0.ACLR
rst_n => matrix_11[6]~reg0.ACLR
rst_n => matrix_11[7]~reg0.ACLR
rst_n => matrix_11[8]~reg0.ACLR
rst_n => matrix_11[9]~reg0.ACLR
rst_n => matrix_11[10]~reg0.ACLR
rst_n => matrix_11[11]~reg0.ACLR
rst_n => matrix_11[12]~reg0.ACLR
rst_n => matrix_11[13]~reg0.ACLR
rst_n => matrix_11[14]~reg0.ACLR
rst_n => matrix_11[15]~reg0.ACLR
rst_n => clk_en_i_r[0].ACLR
rst_n => clk_en_i_r[1].ACLR
rst_n => hsync_i_r[0].ACLR
rst_n => hsync_i_r[1].ACLR
rst_n => vsync_i_r[0].ACLR
rst_n => vsync_i_r[1].ACLR
rst_n => row3_data[0].ACLR
rst_n => row3_data[1].ACLR
rst_n => row3_data[2].ACLR
rst_n => row3_data[3].ACLR
rst_n => row3_data[4].ACLR
rst_n => row3_data[5].ACLR
rst_n => row3_data[6].ACLR
rst_n => row3_data[7].ACLR
rst_n => row3_data[8].ACLR
rst_n => row3_data[9].ACLR
rst_n => row3_data[10].ACLR
rst_n => row3_data[11].ACLR
rst_n => row3_data[12].ACLR
rst_n => row3_data[13].ACLR
rst_n => row3_data[14].ACLR
rst_n => row3_data[15].ACLR
vsync_i => vsync_i_r[0].DATAIN
hsync_i => hsync_i_r[0].DATAIN
clk_en_i => clk_en_i.IN1
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
data_i[15] => data_i[15].IN1
matrix_frame_vsync <= vsync_i_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_hsync <= hsync_i_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_clken <= clk_en_i_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_11[0] <= matrix_11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[1] <= matrix_11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[2] <= matrix_11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[3] <= matrix_11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[4] <= matrix_11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[5] <= matrix_11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[6] <= matrix_11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[7] <= matrix_11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[8] <= matrix_11[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[9] <= matrix_11[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[10] <= matrix_11[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[11] <= matrix_11[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[12] <= matrix_11[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[13] <= matrix_11[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[14] <= matrix_11[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[15] <= matrix_11[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[0] <= matrix_12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[1] <= matrix_12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[2] <= matrix_12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[3] <= matrix_12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[4] <= matrix_12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[5] <= matrix_12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[6] <= matrix_12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[7] <= matrix_12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[8] <= matrix_12[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[9] <= matrix_12[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[10] <= matrix_12[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[11] <= matrix_12[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[12] <= matrix_12[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[13] <= matrix_12[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[14] <= matrix_12[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[15] <= matrix_12[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[0] <= matrix_13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[1] <= matrix_13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[2] <= matrix_13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[3] <= matrix_13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[4] <= matrix_13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[5] <= matrix_13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[6] <= matrix_13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[7] <= matrix_13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[8] <= matrix_13[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[9] <= matrix_13[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[10] <= matrix_13[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[11] <= matrix_13[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[12] <= matrix_13[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[13] <= matrix_13[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[14] <= matrix_13[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[15] <= matrix_13[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[0] <= matrix_21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[1] <= matrix_21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[2] <= matrix_21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[3] <= matrix_21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[4] <= matrix_21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[5] <= matrix_21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[6] <= matrix_21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[7] <= matrix_21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[8] <= matrix_21[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[9] <= matrix_21[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[10] <= matrix_21[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[11] <= matrix_21[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[12] <= matrix_21[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[13] <= matrix_21[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[14] <= matrix_21[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[15] <= matrix_21[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[0] <= matrix_22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[1] <= matrix_22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[2] <= matrix_22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[3] <= matrix_22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[4] <= matrix_22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[5] <= matrix_22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[6] <= matrix_22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[7] <= matrix_22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[8] <= matrix_22[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[9] <= matrix_22[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[10] <= matrix_22[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[11] <= matrix_22[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[12] <= matrix_22[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[13] <= matrix_22[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[14] <= matrix_22[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[15] <= matrix_22[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[0] <= matrix_23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[1] <= matrix_23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[2] <= matrix_23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[3] <= matrix_23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[4] <= matrix_23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[5] <= matrix_23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[6] <= matrix_23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[7] <= matrix_23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[8] <= matrix_23[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[9] <= matrix_23[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[10] <= matrix_23[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[11] <= matrix_23[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[12] <= matrix_23[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[13] <= matrix_23[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[14] <= matrix_23[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[15] <= matrix_23[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[0] <= matrix_31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[1] <= matrix_31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[2] <= matrix_31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[3] <= matrix_31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[4] <= matrix_31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[5] <= matrix_31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[6] <= matrix_31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[7] <= matrix_31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[8] <= matrix_31[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[9] <= matrix_31[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[10] <= matrix_31[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[11] <= matrix_31[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[12] <= matrix_31[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[13] <= matrix_31[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[14] <= matrix_31[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[15] <= matrix_31[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[0] <= matrix_32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[1] <= matrix_32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[2] <= matrix_32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[3] <= matrix_32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[4] <= matrix_32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[5] <= matrix_32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[6] <= matrix_32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[7] <= matrix_32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[8] <= matrix_32[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[9] <= matrix_32[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[10] <= matrix_32[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[11] <= matrix_32[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[12] <= matrix_32[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[13] <= matrix_32[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[14] <= matrix_32[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[15] <= matrix_32[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[0] <= matrix_33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[1] <= matrix_33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[2] <= matrix_33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[3] <= matrix_33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[4] <= matrix_33[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[5] <= matrix_33[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[6] <= matrix_33[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[7] <= matrix_33[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[8] <= matrix_33[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[9] <= matrix_33[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[10] <= matrix_33[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[11] <= matrix_33[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[12] <= matrix_33[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[13] <= matrix_33[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[14] <= matrix_33[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[15] <= matrix_33[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ksv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ksv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ksv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ksv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ksv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ksv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ksv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ksv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ksv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ksv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ksv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ksv:auto_generated.shiftin[11]
shiftin[12] => shift_taps_ksv:auto_generated.shiftin[12]
shiftin[13] => shift_taps_ksv:auto_generated.shiftin[13]
shiftin[14] => shift_taps_ksv:auto_generated.shiftin[14]
shiftin[15] => shift_taps_ksv:auto_generated.shiftin[15]
clock => shift_taps_ksv:auto_generated.clock
clken => shift_taps_ksv:auto_generated.clken
shiftout[0] <= shift_taps_ksv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ksv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ksv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ksv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ksv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ksv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ksv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ksv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ksv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ksv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ksv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ksv:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_ksv:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_ksv:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_ksv:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_ksv:auto_generated.shiftout[15]
taps[0] <= shift_taps_ksv:auto_generated.taps[0]
taps[1] <= shift_taps_ksv:auto_generated.taps[1]
taps[2] <= shift_taps_ksv:auto_generated.taps[2]
taps[3] <= shift_taps_ksv:auto_generated.taps[3]
taps[4] <= shift_taps_ksv:auto_generated.taps[4]
taps[5] <= shift_taps_ksv:auto_generated.taps[5]
taps[6] <= shift_taps_ksv:auto_generated.taps[6]
taps[7] <= shift_taps_ksv:auto_generated.taps[7]
taps[8] <= shift_taps_ksv:auto_generated.taps[8]
taps[9] <= shift_taps_ksv:auto_generated.taps[9]
taps[10] <= shift_taps_ksv:auto_generated.taps[10]
taps[11] <= shift_taps_ksv:auto_generated.taps[11]
taps[12] <= shift_taps_ksv:auto_generated.taps[12]
taps[13] <= shift_taps_ksv:auto_generated.taps[13]
taps[14] <= shift_taps_ksv:auto_generated.taps[14]
taps[15] <= shift_taps_ksv:auto_generated.taps[15]
taps[16] <= shift_taps_ksv:auto_generated.taps[16]
taps[17] <= shift_taps_ksv:auto_generated.taps[17]
taps[18] <= shift_taps_ksv:auto_generated.taps[18]
taps[19] <= shift_taps_ksv:auto_generated.taps[19]
taps[20] <= shift_taps_ksv:auto_generated.taps[20]
taps[21] <= shift_taps_ksv:auto_generated.taps[21]
taps[22] <= shift_taps_ksv:auto_generated.taps[22]
taps[23] <= shift_taps_ksv:auto_generated.taps[23]
taps[24] <= shift_taps_ksv:auto_generated.taps[24]
taps[25] <= shift_taps_ksv:auto_generated.taps[25]
taps[26] <= shift_taps_ksv:auto_generated.taps[26]
taps[27] <= shift_taps_ksv:auto_generated.taps[27]
taps[28] <= shift_taps_ksv:auto_generated.taps[28]
taps[29] <= shift_taps_ksv:auto_generated.taps[29]
taps[30] <= shift_taps_ksv:auto_generated.taps[30]
taps[31] <= shift_taps_ksv:auto_generated.taps[31]
aclr => ~NO_FANOUT~


|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated
clken => altsyncram_3ka1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clock => altsyncram_3ka1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
shiftin[0] => altsyncram_3ka1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_3ka1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_3ka1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_3ka1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_3ka1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_3ka1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_3ka1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_3ka1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_3ka1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_3ka1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_3ka1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_3ka1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_3ka1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_3ka1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_3ka1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_3ka1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_3ka1:altsyncram2.q_b[16]
shiftout[1] <= altsyncram_3ka1:altsyncram2.q_b[17]
shiftout[2] <= altsyncram_3ka1:altsyncram2.q_b[18]
shiftout[3] <= altsyncram_3ka1:altsyncram2.q_b[19]
shiftout[4] <= altsyncram_3ka1:altsyncram2.q_b[20]
shiftout[5] <= altsyncram_3ka1:altsyncram2.q_b[21]
shiftout[6] <= altsyncram_3ka1:altsyncram2.q_b[22]
shiftout[7] <= altsyncram_3ka1:altsyncram2.q_b[23]
shiftout[8] <= altsyncram_3ka1:altsyncram2.q_b[24]
shiftout[9] <= altsyncram_3ka1:altsyncram2.q_b[25]
shiftout[10] <= altsyncram_3ka1:altsyncram2.q_b[26]
shiftout[11] <= altsyncram_3ka1:altsyncram2.q_b[27]
shiftout[12] <= altsyncram_3ka1:altsyncram2.q_b[28]
shiftout[13] <= altsyncram_3ka1:altsyncram2.q_b[29]
shiftout[14] <= altsyncram_3ka1:altsyncram2.q_b[30]
shiftout[15] <= altsyncram_3ka1:altsyncram2.q_b[31]
taps[0] <= altsyncram_3ka1:altsyncram2.q_b[0]
taps[1] <= altsyncram_3ka1:altsyncram2.q_b[1]
taps[2] <= altsyncram_3ka1:altsyncram2.q_b[2]
taps[3] <= altsyncram_3ka1:altsyncram2.q_b[3]
taps[4] <= altsyncram_3ka1:altsyncram2.q_b[4]
taps[5] <= altsyncram_3ka1:altsyncram2.q_b[5]
taps[6] <= altsyncram_3ka1:altsyncram2.q_b[6]
taps[7] <= altsyncram_3ka1:altsyncram2.q_b[7]
taps[8] <= altsyncram_3ka1:altsyncram2.q_b[8]
taps[9] <= altsyncram_3ka1:altsyncram2.q_b[9]
taps[10] <= altsyncram_3ka1:altsyncram2.q_b[10]
taps[11] <= altsyncram_3ka1:altsyncram2.q_b[11]
taps[12] <= altsyncram_3ka1:altsyncram2.q_b[12]
taps[13] <= altsyncram_3ka1:altsyncram2.q_b[13]
taps[14] <= altsyncram_3ka1:altsyncram2.q_b[14]
taps[15] <= altsyncram_3ka1:altsyncram2.q_b[15]
taps[16] <= altsyncram_3ka1:altsyncram2.q_b[16]
taps[17] <= altsyncram_3ka1:altsyncram2.q_b[17]
taps[18] <= altsyncram_3ka1:altsyncram2.q_b[18]
taps[19] <= altsyncram_3ka1:altsyncram2.q_b[19]
taps[20] <= altsyncram_3ka1:altsyncram2.q_b[20]
taps[21] <= altsyncram_3ka1:altsyncram2.q_b[21]
taps[22] <= altsyncram_3ka1:altsyncram2.q_b[22]
taps[23] <= altsyncram_3ka1:altsyncram2.q_b[23]
taps[24] <= altsyncram_3ka1:altsyncram2.q_b[24]
taps[25] <= altsyncram_3ka1:altsyncram2.q_b[25]
taps[26] <= altsyncram_3ka1:altsyncram2.q_b[26]
taps[27] <= altsyncram_3ka1:altsyncram2.q_b[27]
taps[28] <= altsyncram_3ka1:altsyncram2.q_b[28]
taps[29] <= altsyncram_3ka1:altsyncram2.q_b[29]
taps[30] <= altsyncram_3ka1:altsyncram2.q_b[30]
taps[31] <= altsyncram_3ka1:altsyncram2.q_b[31]


|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE


|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst
clk => clk.IN1
rst_n => rst_n.IN1
vsync_i => vsync_i.IN1
hsync_i => hsync_i.IN1
data_en_i => data_en_i.IN1
erode_data_i[0] => erode_data_i[0].IN1
erode_data_i[1] => erode_data_i[1].IN1
erode_data_i[2] => erode_data_i[2].IN1
erode_data_i[3] => erode_data_i[3].IN1
erode_data_i[4] => erode_data_i[4].IN1
erode_data_i[5] => erode_data_i[5].IN1
erode_data_i[6] => erode_data_i[6].IN1
erode_data_i[7] => erode_data_i[7].IN1
erode_data_i[8] => erode_data_i[8].IN1
erode_data_i[9] => erode_data_i[9].IN1
erode_data_i[10] => erode_data_i[10].IN1
erode_data_i[11] => erode_data_i[11].IN1
erode_data_i[12] => erode_data_i[12].IN1
erode_data_i[13] => erode_data_i[13].IN1
erode_data_i[14] => erode_data_i[14].IN1
erode_data_i[15] => erode_data_i[15].IN1
vsync_o <= vsync_i_r[2].DB_MAX_OUTPUT_PORT_TYPE
hsync_o <= hsync_i_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_en_o <= data_en_i_r[2].DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[0] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[1] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[2] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[3] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[4] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[5] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[6] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[7] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[8] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[9] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[10] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[11] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[12] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[13] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[14] <= dialate.DB_MAX_OUTPUT_PORT_TYPE
dialate_data_o[15] <= dialate.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst
clk => clk.IN1
rst_n => matrix_33[0]~reg0.ACLR
rst_n => matrix_33[1]~reg0.ACLR
rst_n => matrix_33[2]~reg0.ACLR
rst_n => matrix_33[3]~reg0.ACLR
rst_n => matrix_33[4]~reg0.ACLR
rst_n => matrix_33[5]~reg0.ACLR
rst_n => matrix_33[6]~reg0.ACLR
rst_n => matrix_33[7]~reg0.ACLR
rst_n => matrix_33[8]~reg0.ACLR
rst_n => matrix_33[9]~reg0.ACLR
rst_n => matrix_33[10]~reg0.ACLR
rst_n => matrix_33[11]~reg0.ACLR
rst_n => matrix_33[12]~reg0.ACLR
rst_n => matrix_33[13]~reg0.ACLR
rst_n => matrix_33[14]~reg0.ACLR
rst_n => matrix_33[15]~reg0.ACLR
rst_n => matrix_32[0]~reg0.ACLR
rst_n => matrix_32[1]~reg0.ACLR
rst_n => matrix_32[2]~reg0.ACLR
rst_n => matrix_32[3]~reg0.ACLR
rst_n => matrix_32[4]~reg0.ACLR
rst_n => matrix_32[5]~reg0.ACLR
rst_n => matrix_32[6]~reg0.ACLR
rst_n => matrix_32[7]~reg0.ACLR
rst_n => matrix_32[8]~reg0.ACLR
rst_n => matrix_32[9]~reg0.ACLR
rst_n => matrix_32[10]~reg0.ACLR
rst_n => matrix_32[11]~reg0.ACLR
rst_n => matrix_32[12]~reg0.ACLR
rst_n => matrix_32[13]~reg0.ACLR
rst_n => matrix_32[14]~reg0.ACLR
rst_n => matrix_32[15]~reg0.ACLR
rst_n => matrix_31[0]~reg0.ACLR
rst_n => matrix_31[1]~reg0.ACLR
rst_n => matrix_31[2]~reg0.ACLR
rst_n => matrix_31[3]~reg0.ACLR
rst_n => matrix_31[4]~reg0.ACLR
rst_n => matrix_31[5]~reg0.ACLR
rst_n => matrix_31[6]~reg0.ACLR
rst_n => matrix_31[7]~reg0.ACLR
rst_n => matrix_31[8]~reg0.ACLR
rst_n => matrix_31[9]~reg0.ACLR
rst_n => matrix_31[10]~reg0.ACLR
rst_n => matrix_31[11]~reg0.ACLR
rst_n => matrix_31[12]~reg0.ACLR
rst_n => matrix_31[13]~reg0.ACLR
rst_n => matrix_31[14]~reg0.ACLR
rst_n => matrix_31[15]~reg0.ACLR
rst_n => matrix_23[0]~reg0.ACLR
rst_n => matrix_23[1]~reg0.ACLR
rst_n => matrix_23[2]~reg0.ACLR
rst_n => matrix_23[3]~reg0.ACLR
rst_n => matrix_23[4]~reg0.ACLR
rst_n => matrix_23[5]~reg0.ACLR
rst_n => matrix_23[6]~reg0.ACLR
rst_n => matrix_23[7]~reg0.ACLR
rst_n => matrix_23[8]~reg0.ACLR
rst_n => matrix_23[9]~reg0.ACLR
rst_n => matrix_23[10]~reg0.ACLR
rst_n => matrix_23[11]~reg0.ACLR
rst_n => matrix_23[12]~reg0.ACLR
rst_n => matrix_23[13]~reg0.ACLR
rst_n => matrix_23[14]~reg0.ACLR
rst_n => matrix_23[15]~reg0.ACLR
rst_n => matrix_22[0]~reg0.ACLR
rst_n => matrix_22[1]~reg0.ACLR
rst_n => matrix_22[2]~reg0.ACLR
rst_n => matrix_22[3]~reg0.ACLR
rst_n => matrix_22[4]~reg0.ACLR
rst_n => matrix_22[5]~reg0.ACLR
rst_n => matrix_22[6]~reg0.ACLR
rst_n => matrix_22[7]~reg0.ACLR
rst_n => matrix_22[8]~reg0.ACLR
rst_n => matrix_22[9]~reg0.ACLR
rst_n => matrix_22[10]~reg0.ACLR
rst_n => matrix_22[11]~reg0.ACLR
rst_n => matrix_22[12]~reg0.ACLR
rst_n => matrix_22[13]~reg0.ACLR
rst_n => matrix_22[14]~reg0.ACLR
rst_n => matrix_22[15]~reg0.ACLR
rst_n => matrix_21[0]~reg0.ACLR
rst_n => matrix_21[1]~reg0.ACLR
rst_n => matrix_21[2]~reg0.ACLR
rst_n => matrix_21[3]~reg0.ACLR
rst_n => matrix_21[4]~reg0.ACLR
rst_n => matrix_21[5]~reg0.ACLR
rst_n => matrix_21[6]~reg0.ACLR
rst_n => matrix_21[7]~reg0.ACLR
rst_n => matrix_21[8]~reg0.ACLR
rst_n => matrix_21[9]~reg0.ACLR
rst_n => matrix_21[10]~reg0.ACLR
rst_n => matrix_21[11]~reg0.ACLR
rst_n => matrix_21[12]~reg0.ACLR
rst_n => matrix_21[13]~reg0.ACLR
rst_n => matrix_21[14]~reg0.ACLR
rst_n => matrix_21[15]~reg0.ACLR
rst_n => matrix_13[0]~reg0.ACLR
rst_n => matrix_13[1]~reg0.ACLR
rst_n => matrix_13[2]~reg0.ACLR
rst_n => matrix_13[3]~reg0.ACLR
rst_n => matrix_13[4]~reg0.ACLR
rst_n => matrix_13[5]~reg0.ACLR
rst_n => matrix_13[6]~reg0.ACLR
rst_n => matrix_13[7]~reg0.ACLR
rst_n => matrix_13[8]~reg0.ACLR
rst_n => matrix_13[9]~reg0.ACLR
rst_n => matrix_13[10]~reg0.ACLR
rst_n => matrix_13[11]~reg0.ACLR
rst_n => matrix_13[12]~reg0.ACLR
rst_n => matrix_13[13]~reg0.ACLR
rst_n => matrix_13[14]~reg0.ACLR
rst_n => matrix_13[15]~reg0.ACLR
rst_n => matrix_12[0]~reg0.ACLR
rst_n => matrix_12[1]~reg0.ACLR
rst_n => matrix_12[2]~reg0.ACLR
rst_n => matrix_12[3]~reg0.ACLR
rst_n => matrix_12[4]~reg0.ACLR
rst_n => matrix_12[5]~reg0.ACLR
rst_n => matrix_12[6]~reg0.ACLR
rst_n => matrix_12[7]~reg0.ACLR
rst_n => matrix_12[8]~reg0.ACLR
rst_n => matrix_12[9]~reg0.ACLR
rst_n => matrix_12[10]~reg0.ACLR
rst_n => matrix_12[11]~reg0.ACLR
rst_n => matrix_12[12]~reg0.ACLR
rst_n => matrix_12[13]~reg0.ACLR
rst_n => matrix_12[14]~reg0.ACLR
rst_n => matrix_12[15]~reg0.ACLR
rst_n => matrix_11[0]~reg0.ACLR
rst_n => matrix_11[1]~reg0.ACLR
rst_n => matrix_11[2]~reg0.ACLR
rst_n => matrix_11[3]~reg0.ACLR
rst_n => matrix_11[4]~reg0.ACLR
rst_n => matrix_11[5]~reg0.ACLR
rst_n => matrix_11[6]~reg0.ACLR
rst_n => matrix_11[7]~reg0.ACLR
rst_n => matrix_11[8]~reg0.ACLR
rst_n => matrix_11[9]~reg0.ACLR
rst_n => matrix_11[10]~reg0.ACLR
rst_n => matrix_11[11]~reg0.ACLR
rst_n => matrix_11[12]~reg0.ACLR
rst_n => matrix_11[13]~reg0.ACLR
rst_n => matrix_11[14]~reg0.ACLR
rst_n => matrix_11[15]~reg0.ACLR
rst_n => clk_en_i_r[0].ACLR
rst_n => clk_en_i_r[1].ACLR
rst_n => hsync_i_r[0].ACLR
rst_n => hsync_i_r[1].ACLR
rst_n => vsync_i_r[0].ACLR
rst_n => vsync_i_r[1].ACLR
rst_n => row3_data[0].ACLR
rst_n => row3_data[1].ACLR
rst_n => row3_data[2].ACLR
rst_n => row3_data[3].ACLR
rst_n => row3_data[4].ACLR
rst_n => row3_data[5].ACLR
rst_n => row3_data[6].ACLR
rst_n => row3_data[7].ACLR
rst_n => row3_data[8].ACLR
rst_n => row3_data[9].ACLR
rst_n => row3_data[10].ACLR
rst_n => row3_data[11].ACLR
rst_n => row3_data[12].ACLR
rst_n => row3_data[13].ACLR
rst_n => row3_data[14].ACLR
rst_n => row3_data[15].ACLR
vsync_i => vsync_i_r[0].DATAIN
hsync_i => hsync_i_r[0].DATAIN
clk_en_i => clk_en_i.IN1
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
data_i[15] => data_i[15].IN1
matrix_frame_vsync <= vsync_i_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_hsync <= hsync_i_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_frame_clken <= clk_en_i_r[1].DB_MAX_OUTPUT_PORT_TYPE
matrix_11[0] <= matrix_11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[1] <= matrix_11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[2] <= matrix_11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[3] <= matrix_11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[4] <= matrix_11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[5] <= matrix_11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[6] <= matrix_11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[7] <= matrix_11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[8] <= matrix_11[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[9] <= matrix_11[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[10] <= matrix_11[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[11] <= matrix_11[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[12] <= matrix_11[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[13] <= matrix_11[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[14] <= matrix_11[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_11[15] <= matrix_11[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[0] <= matrix_12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[1] <= matrix_12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[2] <= matrix_12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[3] <= matrix_12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[4] <= matrix_12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[5] <= matrix_12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[6] <= matrix_12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[7] <= matrix_12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[8] <= matrix_12[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[9] <= matrix_12[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[10] <= matrix_12[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[11] <= matrix_12[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[12] <= matrix_12[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[13] <= matrix_12[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[14] <= matrix_12[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_12[15] <= matrix_12[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[0] <= matrix_13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[1] <= matrix_13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[2] <= matrix_13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[3] <= matrix_13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[4] <= matrix_13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[5] <= matrix_13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[6] <= matrix_13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[7] <= matrix_13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[8] <= matrix_13[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[9] <= matrix_13[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[10] <= matrix_13[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[11] <= matrix_13[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[12] <= matrix_13[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[13] <= matrix_13[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[14] <= matrix_13[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_13[15] <= matrix_13[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[0] <= matrix_21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[1] <= matrix_21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[2] <= matrix_21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[3] <= matrix_21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[4] <= matrix_21[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[5] <= matrix_21[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[6] <= matrix_21[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[7] <= matrix_21[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[8] <= matrix_21[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[9] <= matrix_21[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[10] <= matrix_21[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[11] <= matrix_21[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[12] <= matrix_21[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[13] <= matrix_21[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[14] <= matrix_21[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_21[15] <= matrix_21[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[0] <= matrix_22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[1] <= matrix_22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[2] <= matrix_22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[3] <= matrix_22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[4] <= matrix_22[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[5] <= matrix_22[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[6] <= matrix_22[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[7] <= matrix_22[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[8] <= matrix_22[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[9] <= matrix_22[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[10] <= matrix_22[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[11] <= matrix_22[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[12] <= matrix_22[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[13] <= matrix_22[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[14] <= matrix_22[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_22[15] <= matrix_22[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[0] <= matrix_23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[1] <= matrix_23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[2] <= matrix_23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[3] <= matrix_23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[4] <= matrix_23[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[5] <= matrix_23[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[6] <= matrix_23[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[7] <= matrix_23[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[8] <= matrix_23[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[9] <= matrix_23[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[10] <= matrix_23[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[11] <= matrix_23[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[12] <= matrix_23[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[13] <= matrix_23[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[14] <= matrix_23[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_23[15] <= matrix_23[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[0] <= matrix_31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[1] <= matrix_31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[2] <= matrix_31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[3] <= matrix_31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[4] <= matrix_31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[5] <= matrix_31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[6] <= matrix_31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[7] <= matrix_31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[8] <= matrix_31[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[9] <= matrix_31[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[10] <= matrix_31[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[11] <= matrix_31[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[12] <= matrix_31[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[13] <= matrix_31[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[14] <= matrix_31[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_31[15] <= matrix_31[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[0] <= matrix_32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[1] <= matrix_32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[2] <= matrix_32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[3] <= matrix_32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[4] <= matrix_32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[5] <= matrix_32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[6] <= matrix_32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[7] <= matrix_32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[8] <= matrix_32[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[9] <= matrix_32[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[10] <= matrix_32[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[11] <= matrix_32[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[12] <= matrix_32[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[13] <= matrix_32[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[14] <= matrix_32[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_32[15] <= matrix_32[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[0] <= matrix_33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[1] <= matrix_33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[2] <= matrix_33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[3] <= matrix_33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[4] <= matrix_33[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[5] <= matrix_33[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[6] <= matrix_33[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[7] <= matrix_33[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[8] <= matrix_33[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[9] <= matrix_33[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[10] <= matrix_33[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[11] <= matrix_33[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[12] <= matrix_33[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[13] <= matrix_33[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[14] <= matrix_33[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
matrix_33[15] <= matrix_33[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ksv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ksv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ksv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ksv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ksv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ksv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ksv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ksv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ksv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ksv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ksv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ksv:auto_generated.shiftin[11]
shiftin[12] => shift_taps_ksv:auto_generated.shiftin[12]
shiftin[13] => shift_taps_ksv:auto_generated.shiftin[13]
shiftin[14] => shift_taps_ksv:auto_generated.shiftin[14]
shiftin[15] => shift_taps_ksv:auto_generated.shiftin[15]
clock => shift_taps_ksv:auto_generated.clock
clken => shift_taps_ksv:auto_generated.clken
shiftout[0] <= shift_taps_ksv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ksv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ksv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ksv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ksv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ksv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ksv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ksv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ksv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ksv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ksv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ksv:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_ksv:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_ksv:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_ksv:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_ksv:auto_generated.shiftout[15]
taps[0] <= shift_taps_ksv:auto_generated.taps[0]
taps[1] <= shift_taps_ksv:auto_generated.taps[1]
taps[2] <= shift_taps_ksv:auto_generated.taps[2]
taps[3] <= shift_taps_ksv:auto_generated.taps[3]
taps[4] <= shift_taps_ksv:auto_generated.taps[4]
taps[5] <= shift_taps_ksv:auto_generated.taps[5]
taps[6] <= shift_taps_ksv:auto_generated.taps[6]
taps[7] <= shift_taps_ksv:auto_generated.taps[7]
taps[8] <= shift_taps_ksv:auto_generated.taps[8]
taps[9] <= shift_taps_ksv:auto_generated.taps[9]
taps[10] <= shift_taps_ksv:auto_generated.taps[10]
taps[11] <= shift_taps_ksv:auto_generated.taps[11]
taps[12] <= shift_taps_ksv:auto_generated.taps[12]
taps[13] <= shift_taps_ksv:auto_generated.taps[13]
taps[14] <= shift_taps_ksv:auto_generated.taps[14]
taps[15] <= shift_taps_ksv:auto_generated.taps[15]
taps[16] <= shift_taps_ksv:auto_generated.taps[16]
taps[17] <= shift_taps_ksv:auto_generated.taps[17]
taps[18] <= shift_taps_ksv:auto_generated.taps[18]
taps[19] <= shift_taps_ksv:auto_generated.taps[19]
taps[20] <= shift_taps_ksv:auto_generated.taps[20]
taps[21] <= shift_taps_ksv:auto_generated.taps[21]
taps[22] <= shift_taps_ksv:auto_generated.taps[22]
taps[23] <= shift_taps_ksv:auto_generated.taps[23]
taps[24] <= shift_taps_ksv:auto_generated.taps[24]
taps[25] <= shift_taps_ksv:auto_generated.taps[25]
taps[26] <= shift_taps_ksv:auto_generated.taps[26]
taps[27] <= shift_taps_ksv:auto_generated.taps[27]
taps[28] <= shift_taps_ksv:auto_generated.taps[28]
taps[29] <= shift_taps_ksv:auto_generated.taps[29]
taps[30] <= shift_taps_ksv:auto_generated.taps[30]
taps[31] <= shift_taps_ksv:auto_generated.taps[31]
aclr => ~NO_FANOUT~


|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated
clken => altsyncram_3ka1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clock => altsyncram_3ka1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
shiftin[0] => altsyncram_3ka1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_3ka1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_3ka1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_3ka1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_3ka1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_3ka1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_3ka1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_3ka1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_3ka1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_3ka1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_3ka1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_3ka1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_3ka1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_3ka1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_3ka1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_3ka1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_3ka1:altsyncram2.q_b[16]
shiftout[1] <= altsyncram_3ka1:altsyncram2.q_b[17]
shiftout[2] <= altsyncram_3ka1:altsyncram2.q_b[18]
shiftout[3] <= altsyncram_3ka1:altsyncram2.q_b[19]
shiftout[4] <= altsyncram_3ka1:altsyncram2.q_b[20]
shiftout[5] <= altsyncram_3ka1:altsyncram2.q_b[21]
shiftout[6] <= altsyncram_3ka1:altsyncram2.q_b[22]
shiftout[7] <= altsyncram_3ka1:altsyncram2.q_b[23]
shiftout[8] <= altsyncram_3ka1:altsyncram2.q_b[24]
shiftout[9] <= altsyncram_3ka1:altsyncram2.q_b[25]
shiftout[10] <= altsyncram_3ka1:altsyncram2.q_b[26]
shiftout[11] <= altsyncram_3ka1:altsyncram2.q_b[27]
shiftout[12] <= altsyncram_3ka1:altsyncram2.q_b[28]
shiftout[13] <= altsyncram_3ka1:altsyncram2.q_b[29]
shiftout[14] <= altsyncram_3ka1:altsyncram2.q_b[30]
shiftout[15] <= altsyncram_3ka1:altsyncram2.q_b[31]
taps[0] <= altsyncram_3ka1:altsyncram2.q_b[0]
taps[1] <= altsyncram_3ka1:altsyncram2.q_b[1]
taps[2] <= altsyncram_3ka1:altsyncram2.q_b[2]
taps[3] <= altsyncram_3ka1:altsyncram2.q_b[3]
taps[4] <= altsyncram_3ka1:altsyncram2.q_b[4]
taps[5] <= altsyncram_3ka1:altsyncram2.q_b[5]
taps[6] <= altsyncram_3ka1:altsyncram2.q_b[6]
taps[7] <= altsyncram_3ka1:altsyncram2.q_b[7]
taps[8] <= altsyncram_3ka1:altsyncram2.q_b[8]
taps[9] <= altsyncram_3ka1:altsyncram2.q_b[9]
taps[10] <= altsyncram_3ka1:altsyncram2.q_b[10]
taps[11] <= altsyncram_3ka1:altsyncram2.q_b[11]
taps[12] <= altsyncram_3ka1:altsyncram2.q_b[12]
taps[13] <= altsyncram_3ka1:altsyncram2.q_b[13]
taps[14] <= altsyncram_3ka1:altsyncram2.q_b[14]
taps[15] <= altsyncram_3ka1:altsyncram2.q_b[15]
taps[16] <= altsyncram_3ka1:altsyncram2.q_b[16]
taps[17] <= altsyncram_3ka1:altsyncram2.q_b[17]
taps[18] <= altsyncram_3ka1:altsyncram2.q_b[18]
taps[19] <= altsyncram_3ka1:altsyncram2.q_b[19]
taps[20] <= altsyncram_3ka1:altsyncram2.q_b[20]
taps[21] <= altsyncram_3ka1:altsyncram2.q_b[21]
taps[22] <= altsyncram_3ka1:altsyncram2.q_b[22]
taps[23] <= altsyncram_3ka1:altsyncram2.q_b[23]
taps[24] <= altsyncram_3ka1:altsyncram2.q_b[24]
taps[25] <= altsyncram_3ka1:altsyncram2.q_b[25]
taps[26] <= altsyncram_3ka1:altsyncram2.q_b[26]
taps[27] <= altsyncram_3ka1:altsyncram2.q_b[27]
taps[28] <= altsyncram_3ka1:altsyncram2.q_b[28]
taps[29] <= altsyncram_3ka1:altsyncram2.q_b[29]
taps[30] <= altsyncram_3ka1:altsyncram2.q_b[30]
taps[31] <= altsyncram_3ka1:altsyncram2.q_b[31]


|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE


|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst
clk => y_coor_all[0].CLK
clk => y_coor_all[1].CLK
clk => y_coor_all[2].CLK
clk => y_coor_all[3].CLK
clk => y_coor_all[4].CLK
clk => y_coor_all[5].CLK
clk => y_coor_all[6].CLK
clk => y_coor_all[7].CLK
clk => y_coor_all[8].CLK
clk => y_coor_all[9].CLK
clk => y_coor_all[10].CLK
clk => y_coor_all[11].CLK
clk => y_coor_all[12].CLK
clk => y_coor_all[13].CLK
clk => y_coor_all[14].CLK
clk => y_coor_all[15].CLK
clk => y_coor_all[16].CLK
clk => y_coor_all[17].CLK
clk => y_coor_all[18].CLK
clk => y_coor_all[19].CLK
clk => y_coor_all[20].CLK
clk => y_coor_all[21].CLK
clk => y_coor_all[22].CLK
clk => y_coor_all[23].CLK
clk => y_coor_all[24].CLK
clk => y_coor_all[25].CLK
clk => y_coor_all[26].CLK
clk => y_coor_all[27].CLK
clk => y_coor_all[28].CLK
clk => y_coor_all[29].CLK
clk => y_coor_all[30].CLK
clk => y_coor_all[31].CLK
clk => x_coor_all[0].CLK
clk => x_coor_all[1].CLK
clk => x_coor_all[2].CLK
clk => x_coor_all[3].CLK
clk => x_coor_all[4].CLK
clk => x_coor_all[5].CLK
clk => x_coor_all[6].CLK
clk => x_coor_all[7].CLK
clk => x_coor_all[8].CLK
clk => x_coor_all[9].CLK
clk => x_coor_all[10].CLK
clk => x_coor_all[11].CLK
clk => x_coor_all[12].CLK
clk => x_coor_all[13].CLK
clk => x_coor_all[14].CLK
clk => x_coor_all[15].CLK
clk => x_coor_all[16].CLK
clk => x_coor_all[17].CLK
clk => x_coor_all[18].CLK
clk => x_coor_all[19].CLK
clk => x_coor_all[20].CLK
clk => x_coor_all[21].CLK
clk => x_coor_all[22].CLK
clk => x_coor_all[23].CLK
clk => x_coor_all[24].CLK
clk => x_coor_all[25].CLK
clk => x_coor_all[26].CLK
clk => x_coor_all[27].CLK
clk => x_coor_all[28].CLK
clk => x_coor_all[29].CLK
clk => x_coor_all[30].CLK
clk => x_coor_all[31].CLK
clk => valid_flag.CLK
clk => valid_num_cnt[0].CLK
clk => valid_num_cnt[1].CLK
clk => valid_num_cnt[2].CLK
clk => valid_num_cnt[3].CLK
clk => valid_num_cnt[4].CLK
clk => valid_num_cnt[5].CLK
clk => valid_num_cnt[6].CLK
clk => valid_num_cnt[7].CLK
clk => valid_num_cnt[8].CLK
clk => valid_num_cnt[9].CLK
clk => valid_num_cnt[10].CLK
clk => valid_num_cnt[11].CLK
clk => valid_num_cnt[12].CLK
clk => valid_num_cnt[13].CLK
clk => valid_num_cnt[14].CLK
clk => valid_num_cnt[15].CLK
clk => row_cnt[0].CLK
clk => row_cnt[1].CLK
clk => row_cnt[2].CLK
clk => row_cnt[3].CLK
clk => row_cnt[4].CLK
clk => row_cnt[5].CLK
clk => row_cnt[6].CLK
clk => row_cnt[7].CLK
clk => row_cnt[8].CLK
clk => row_cnt[9].CLK
clk => col_cnt[0].CLK
clk => col_cnt[1].CLK
clk => col_cnt[2].CLK
clk => col_cnt[3].CLK
clk => col_cnt[4].CLK
clk => col_cnt[5].CLK
clk => col_cnt[6].CLK
clk => col_cnt[7].CLK
clk => col_cnt[8].CLK
clk => col_cnt[9].CLK
clk => vsync_i_neg.CLK
clk => vsync_i_r1.CLK
rst_n => col_cnt[0].ACLR
rst_n => col_cnt[1].ACLR
rst_n => col_cnt[2].ACLR
rst_n => col_cnt[3].ACLR
rst_n => col_cnt[4].ACLR
rst_n => col_cnt[5].ACLR
rst_n => col_cnt[6].ACLR
rst_n => col_cnt[7].ACLR
rst_n => col_cnt[8].ACLR
rst_n => col_cnt[9].ACLR
rst_n => vsync_i_neg.ACLR
rst_n => row_cnt[0].ACLR
rst_n => row_cnt[1].ACLR
rst_n => row_cnt[2].ACLR
rst_n => row_cnt[3].ACLR
rst_n => row_cnt[4].ACLR
rst_n => row_cnt[5].ACLR
rst_n => row_cnt[6].ACLR
rst_n => row_cnt[7].ACLR
rst_n => row_cnt[8].ACLR
rst_n => row_cnt[9].ACLR
rst_n => valid_num_cnt[0].ACLR
rst_n => valid_num_cnt[1].ACLR
rst_n => valid_num_cnt[2].ACLR
rst_n => valid_num_cnt[3].ACLR
rst_n => valid_num_cnt[4].ACLR
rst_n => valid_num_cnt[5].ACLR
rst_n => valid_num_cnt[6].ACLR
rst_n => valid_num_cnt[7].ACLR
rst_n => valid_num_cnt[8].ACLR
rst_n => valid_num_cnt[9].ACLR
rst_n => valid_num_cnt[10].ACLR
rst_n => valid_num_cnt[11].ACLR
rst_n => valid_num_cnt[12].ACLR
rst_n => valid_num_cnt[13].ACLR
rst_n => valid_num_cnt[14].ACLR
rst_n => valid_num_cnt[15].ACLR
rst_n => valid_flag.ACLR
rst_n => x_coor_all[0].ACLR
rst_n => x_coor_all[1].ACLR
rst_n => x_coor_all[2].ACLR
rst_n => x_coor_all[3].ACLR
rst_n => x_coor_all[4].ACLR
rst_n => x_coor_all[5].ACLR
rst_n => x_coor_all[6].ACLR
rst_n => x_coor_all[7].ACLR
rst_n => x_coor_all[8].ACLR
rst_n => x_coor_all[9].ACLR
rst_n => x_coor_all[10].ACLR
rst_n => x_coor_all[11].ACLR
rst_n => x_coor_all[12].ACLR
rst_n => x_coor_all[13].ACLR
rst_n => x_coor_all[14].ACLR
rst_n => x_coor_all[15].ACLR
rst_n => x_coor_all[16].ACLR
rst_n => x_coor_all[17].ACLR
rst_n => x_coor_all[18].ACLR
rst_n => x_coor_all[19].ACLR
rst_n => x_coor_all[20].ACLR
rst_n => x_coor_all[21].ACLR
rst_n => x_coor_all[22].ACLR
rst_n => x_coor_all[23].ACLR
rst_n => x_coor_all[24].ACLR
rst_n => x_coor_all[25].ACLR
rst_n => x_coor_all[26].ACLR
rst_n => x_coor_all[27].ACLR
rst_n => x_coor_all[28].ACLR
rst_n => x_coor_all[29].ACLR
rst_n => x_coor_all[30].ACLR
rst_n => x_coor_all[31].ACLR
rst_n => y_coor_all[0].ACLR
rst_n => y_coor_all[1].ACLR
rst_n => y_coor_all[2].ACLR
rst_n => y_coor_all[3].ACLR
rst_n => y_coor_all[4].ACLR
rst_n => y_coor_all[5].ACLR
rst_n => y_coor_all[6].ACLR
rst_n => y_coor_all[7].ACLR
rst_n => y_coor_all[8].ACLR
rst_n => y_coor_all[9].ACLR
rst_n => y_coor_all[10].ACLR
rst_n => y_coor_all[11].ACLR
rst_n => y_coor_all[12].ACLR
rst_n => y_coor_all[13].ACLR
rst_n => y_coor_all[14].ACLR
rst_n => y_coor_all[15].ACLR
rst_n => y_coor_all[16].ACLR
rst_n => y_coor_all[17].ACLR
rst_n => y_coor_all[18].ACLR
rst_n => y_coor_all[19].ACLR
rst_n => y_coor_all[20].ACLR
rst_n => y_coor_all[21].ACLR
rst_n => y_coor_all[22].ACLR
rst_n => y_coor_all[23].ACLR
rst_n => y_coor_all[24].ACLR
rst_n => y_coor_all[25].ACLR
rst_n => y_coor_all[26].ACLR
rst_n => y_coor_all[27].ACLR
rst_n => y_coor_all[28].ACLR
rst_n => y_coor_all[29].ACLR
rst_n => y_coor_all[30].ACLR
rst_n => y_coor_all[31].ACLR
vsync_i => x_coor.OUTPUTSELECT
vsync_i => x_coor.OUTPUTSELECT
vsync_i => x_coor.OUTPUTSELECT
vsync_i => x_coor.OUTPUTSELECT
vsync_i => x_coor.OUTPUTSELECT
vsync_i => x_coor.OUTPUTSELECT
vsync_i => x_coor.OUTPUTSELECT
vsync_i => x_coor.OUTPUTSELECT
vsync_i => x_coor.OUTPUTSELECT
vsync_i => x_coor.OUTPUTSELECT
vsync_i => y_coor.OUTPUTSELECT
vsync_i => y_coor.OUTPUTSELECT
vsync_i => y_coor.OUTPUTSELECT
vsync_i => y_coor.OUTPUTSELECT
vsync_i => y_coor.OUTPUTSELECT
vsync_i => y_coor.OUTPUTSELECT
vsync_i => y_coor.OUTPUTSELECT
vsync_i => y_coor.OUTPUTSELECT
vsync_i => y_coor.OUTPUTSELECT
vsync_i => y_coor.OUTPUTSELECT
vsync_i => coor_valid_flag.IN1
vsync_i => vsync_i_r1.DATAIN
vsync_i => always4.IN1
hsync_i => ~NO_FANOUT~
data_en_i => col_cnt.OUTPUTSELECT
data_en_i => col_cnt.OUTPUTSELECT
data_en_i => col_cnt.OUTPUTSELECT
data_en_i => col_cnt.OUTPUTSELECT
data_en_i => col_cnt.OUTPUTSELECT
data_en_i => col_cnt.OUTPUTSELECT
data_en_i => col_cnt.OUTPUTSELECT
data_en_i => col_cnt.OUTPUTSELECT
data_en_i => col_cnt.OUTPUTSELECT
data_en_i => col_cnt.OUTPUTSELECT
data_en_i => always7.IN0
data_i => always7.IN1
x_coor[0] <= x_coor.DB_MAX_OUTPUT_PORT_TYPE
x_coor[1] <= x_coor.DB_MAX_OUTPUT_PORT_TYPE
x_coor[2] <= x_coor.DB_MAX_OUTPUT_PORT_TYPE
x_coor[3] <= x_coor.DB_MAX_OUTPUT_PORT_TYPE
x_coor[4] <= x_coor.DB_MAX_OUTPUT_PORT_TYPE
x_coor[5] <= x_coor.DB_MAX_OUTPUT_PORT_TYPE
x_coor[6] <= x_coor.DB_MAX_OUTPUT_PORT_TYPE
x_coor[7] <= x_coor.DB_MAX_OUTPUT_PORT_TYPE
x_coor[8] <= x_coor.DB_MAX_OUTPUT_PORT_TYPE
x_coor[9] <= x_coor.DB_MAX_OUTPUT_PORT_TYPE
y_coor[0] <= y_coor.DB_MAX_OUTPUT_PORT_TYPE
y_coor[1] <= y_coor.DB_MAX_OUTPUT_PORT_TYPE
y_coor[2] <= y_coor.DB_MAX_OUTPUT_PORT_TYPE
y_coor[3] <= y_coor.DB_MAX_OUTPUT_PORT_TYPE
y_coor[4] <= y_coor.DB_MAX_OUTPUT_PORT_TYPE
y_coor[5] <= y_coor.DB_MAX_OUTPUT_PORT_TYPE
y_coor[6] <= y_coor.DB_MAX_OUTPUT_PORT_TYPE
y_coor[7] <= y_coor.DB_MAX_OUTPUT_PORT_TYPE
y_coor[8] <= y_coor.DB_MAX_OUTPUT_PORT_TYPE
y_coor[9] <= y_coor.DB_MAX_OUTPUT_PORT_TYPE
coor_valid_flag <= coor_valid_flag.DB_MAX_OUTPUT_PORT_TYPE


|cmos_lcd|servo_dri:servo_dri_inst
clk => y_pwm~reg0.CLK
clk => x_pwm~reg0.CLK
clk => period_cnt[0].CLK
clk => period_cnt[1].CLK
clk => period_cnt[2].CLK
clk => period_cnt[3].CLK
clk => period_cnt[4].CLK
clk => period_cnt[5].CLK
clk => period_cnt[6].CLK
clk => period_cnt[7].CLK
clk => period_cnt[8].CLK
clk => period_cnt[9].CLK
clk => period_cnt[10].CLK
clk => period_cnt[11].CLK
clk => period_cnt[12].CLK
clk => period_cnt[13].CLK
clk => period_cnt[14].CLK
clk => period_cnt[15].CLK
clk => period_cnt[16].CLK
clk => period_cnt[17].CLK
clk => period_cnt[18].CLK
clk => period_cnt[19].CLK
clk => period_cnt[20].CLK
clk => y_duty_cycle[0].CLK
clk => y_duty_cycle[1].CLK
clk => y_duty_cycle[2].CLK
clk => y_duty_cycle[3].CLK
clk => y_duty_cycle[4].CLK
clk => y_duty_cycle[5].CLK
clk => y_duty_cycle[6].CLK
clk => y_duty_cycle[7].CLK
clk => y_duty_cycle[8].CLK
clk => y_duty_cycle[9].CLK
clk => y_duty_cycle[10].CLK
clk => y_duty_cycle[11].CLK
clk => y_duty_cycle[12].CLK
clk => y_duty_cycle[13].CLK
clk => y_duty_cycle[14].CLK
clk => y_duty_cycle[15].CLK
clk => y_duty_cycle[16].CLK
clk => y_duty_cycle[17].CLK
clk => x_duty_cycle[0].CLK
clk => x_duty_cycle[1].CLK
clk => x_duty_cycle[2].CLK
clk => x_duty_cycle[3].CLK
clk => x_duty_cycle[4].CLK
clk => x_duty_cycle[5].CLK
clk => x_duty_cycle[6].CLK
clk => x_duty_cycle[7].CLK
clk => x_duty_cycle[8].CLK
clk => x_duty_cycle[9].CLK
clk => x_duty_cycle[10].CLK
clk => x_duty_cycle[11].CLK
clk => x_duty_cycle[12].CLK
clk => x_duty_cycle[13].CLK
clk => x_duty_cycle[14].CLK
clk => x_duty_cycle[15].CLK
clk => x_duty_cycle[16].CLK
clk => x_duty_cycle[17].CLK
clk => coor_valid_flag_pos.CLK
clk => coor_valid_flag_r.CLK
rst_n => x_duty_cycle[0].ACLR
rst_n => x_duty_cycle[1].ACLR
rst_n => x_duty_cycle[2].ACLR
rst_n => x_duty_cycle[3].PRESET
rst_n => x_duty_cycle[4].PRESET
rst_n => x_duty_cycle[5].PRESET
rst_n => x_duty_cycle[6].PRESET
rst_n => x_duty_cycle[7].PRESET
rst_n => x_duty_cycle[8].ACLR
rst_n => x_duty_cycle[9].ACLR
rst_n => x_duty_cycle[10].PRESET
rst_n => x_duty_cycle[11].ACLR
rst_n => x_duty_cycle[12].ACLR
rst_n => x_duty_cycle[13].PRESET
rst_n => x_duty_cycle[14].ACLR
rst_n => x_duty_cycle[15].ACLR
rst_n => x_duty_cycle[16].PRESET
rst_n => x_duty_cycle[17].ACLR
rst_n => x_pwm~reg0.ACLR
rst_n => y_pwm~reg0.ACLR
rst_n => coor_valid_flag_pos.ACLR
rst_n => y_duty_cycle[0].ACLR
rst_n => y_duty_cycle[1].ACLR
rst_n => y_duty_cycle[2].ACLR
rst_n => y_duty_cycle[3].PRESET
rst_n => y_duty_cycle[4].PRESET
rst_n => y_duty_cycle[5].PRESET
rst_n => y_duty_cycle[6].PRESET
rst_n => y_duty_cycle[7].PRESET
rst_n => y_duty_cycle[8].ACLR
rst_n => y_duty_cycle[9].ACLR
rst_n => y_duty_cycle[10].PRESET
rst_n => y_duty_cycle[11].ACLR
rst_n => y_duty_cycle[12].ACLR
rst_n => y_duty_cycle[13].PRESET
rst_n => y_duty_cycle[14].ACLR
rst_n => y_duty_cycle[15].ACLR
rst_n => y_duty_cycle[16].PRESET
rst_n => y_duty_cycle[17].ACLR
rst_n => period_cnt[0].ACLR
rst_n => period_cnt[1].ACLR
rst_n => period_cnt[2].ACLR
rst_n => period_cnt[3].ACLR
rst_n => period_cnt[4].ACLR
rst_n => period_cnt[5].ACLR
rst_n => period_cnt[6].ACLR
rst_n => period_cnt[7].ACLR
rst_n => period_cnt[8].ACLR
rst_n => period_cnt[9].ACLR
rst_n => period_cnt[10].ACLR
rst_n => period_cnt[11].ACLR
rst_n => period_cnt[12].ACLR
rst_n => period_cnt[13].ACLR
rst_n => period_cnt[14].ACLR
rst_n => period_cnt[15].ACLR
rst_n => period_cnt[16].ACLR
rst_n => period_cnt[17].ACLR
rst_n => period_cnt[18].ACLR
rst_n => period_cnt[19].ACLR
rst_n => period_cnt[20].ACLR
x_pos[0] => LessThan0.IN20
x_pos[0] => Add1.IN64
x_pos[0] => Div0.IN35
x_pos[0] => LessThan2.IN20
x_pos[0] => Add3.IN10
x_pos[1] => LessThan0.IN19
x_pos[1] => Add1.IN63
x_pos[1] => Div0.IN34
x_pos[1] => LessThan2.IN19
x_pos[1] => Add3.IN9
x_pos[2] => LessThan0.IN18
x_pos[2] => Add1.IN61
x_pos[2] => Add1.IN62
x_pos[2] => LessThan2.IN18
x_pos[2] => Add3.IN8
x_pos[3] => LessThan0.IN17
x_pos[3] => Add1.IN59
x_pos[3] => Add1.IN60
x_pos[3] => LessThan2.IN17
x_pos[3] => Add3.IN7
x_pos[4] => LessThan0.IN16
x_pos[4] => Add1.IN57
x_pos[4] => Add1.IN58
x_pos[4] => LessThan2.IN16
x_pos[4] => Add3.IN3
x_pos[5] => LessThan0.IN15
x_pos[5] => Add1.IN55
x_pos[5] => Add1.IN56
x_pos[5] => LessThan2.IN15
x_pos[5] => Add3.IN6
x_pos[6] => LessThan0.IN14
x_pos[6] => Add0.IN8
x_pos[6] => LessThan2.IN14
x_pos[6] => Add3.IN5
x_pos[7] => LessThan0.IN13
x_pos[7] => Add0.IN7
x_pos[7] => LessThan2.IN13
x_pos[7] => Add3.IN2
x_pos[8] => LessThan0.IN12
x_pos[8] => Add0.IN6
x_pos[8] => LessThan2.IN12
x_pos[8] => Add3.IN1
x_pos[9] => LessThan0.IN11
x_pos[9] => Add0.IN5
x_pos[9] => LessThan2.IN11
x_pos[9] => Add3.IN4
y_pos[0] => LessThan4.IN20
y_pos[0] => Add7.IN64
y_pos[0] => LessThan6.IN20
y_pos[0] => Add8.IN45
y_pos[0] => Add9.IN10
y_pos[1] => LessThan4.IN19
y_pos[1] => Add7.IN63
y_pos[1] => LessThan6.IN19
y_pos[1] => Add8.IN44
y_pos[1] => Add9.IN9
y_pos[2] => LessThan4.IN18
y_pos[2] => Add7.IN61
y_pos[2] => Add7.IN62
y_pos[2] => LessThan6.IN18
y_pos[2] => Add9.IN8
y_pos[3] => LessThan4.IN17
y_pos[3] => Add7.IN59
y_pos[3] => Add7.IN60
y_pos[3] => LessThan6.IN17
y_pos[3] => Add9.IN7
y_pos[4] => LessThan4.IN16
y_pos[4] => Add7.IN57
y_pos[4] => Add7.IN58
y_pos[4] => LessThan6.IN16
y_pos[4] => Add9.IN4
y_pos[5] => LessThan4.IN15
y_pos[5] => Add7.IN55
y_pos[5] => Add7.IN56
y_pos[5] => LessThan6.IN15
y_pos[5] => Add9.IN3
y_pos[6] => LessThan4.IN14
y_pos[6] => Add6.IN8
y_pos[6] => LessThan6.IN14
y_pos[6] => Add9.IN2
y_pos[7] => LessThan4.IN13
y_pos[7] => Add6.IN7
y_pos[7] => LessThan6.IN13
y_pos[7] => Add9.IN1
y_pos[8] => LessThan4.IN12
y_pos[8] => Add6.IN6
y_pos[8] => LessThan6.IN12
y_pos[8] => Add9.IN6
y_pos[9] => LessThan4.IN11
y_pos[9] => Add6.IN5
y_pos[9] => LessThan6.IN11
y_pos[9] => Add9.IN5
coor_valid_flag => always1.IN1
coor_valid_flag => coor_valid_flag_r.DATAIN
x_pwm <= x_pwm~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_pwm <= y_pwm~reg0.DB_MAX_OUTPUT_PORT_TYPE


