// Seed: 4086185112
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri1 id_2
);
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd96,
    parameter id_7 = 32'd81
) (
    output logic id_0,
    input wor id_1,
    input supply1 id_2,
    output wire id_3,
    output tri0 id_4,
    input uwire id_5,
    input wand _id_6,
    input tri1 _id_7,
    inout supply0 id_8,
    output logic id_9
    , id_12,
    input tri0 id_10
);
  always @(posedge 1) begin : LABEL_0
    #1 id_9 = 1'h0 ? id_7 : -1'b0;
    id_0 <= 1;
  end
  generate
    assign id_3 = ~id_6;
  endgenerate
  module_0 modCall_1 (
      id_10,
      id_10,
      id_3
  );
  logic [id_7 : -1] id_13;
  ;
  wor [id_6 : ~  id_6] id_14 = -1;
endmodule
