{"serial": "51017", "code": "EE3044", "class": "*", "name": {"en": "Digital System Design and Implementation", "ch": "數位系統設計與實作"}, "instructor": {"en": "Tsai, Pei-Yun", "ch": "蔡佩芸"}, "department": {"en": "Department of Electrical Engineering", "ch": "電機工程學系"}, "system": {"en": "Undergraduate Programme", "ch": "學士班"}, "time_loc": {"en": [{"time": {"week": 2, "period": ["5"]}, "loc": "Engineering Building #2 124"}, {"time": {"week": 2, "period": ["6"]}, "loc": "Engineering Building #2 124"}, {"time": {"week": 5, "period": ["9"]}, "loc": "Engineering Building #2 124"}], "ch": [{"time": {"week": 2, "period": ["5"]}, "loc": "工程二館", "room": "124"}, {"time": {"week": 2, "period": ["6"]}, "loc": "工程二館", "room": "124"}, {"time": {"week": 5, "period": ["9"]}, "loc": "工程二館", "room": "124"}]}, "required": false, "credits": "3", "isFulSem": false, "lang": {"en": "Chinese", "ch": "國語"}, "crsCard": {"en": "Optional", "ch": "部份使用"}, "max_stu": 135, "assigned": 0, "selected": 135, "remark": {"en": "", "ch": "本課程須搭配實驗(2小時),實驗時間: 星期四34節或星期五56節(擇一時段)"}, "goal": {"en": "Students will learn how to use verilog and the operation of FPGA.", "ch": "\"訓練學生熟悉硬體描述語言的使用, 以及可程式邏輯閘列的使用與操作\""}, "content": {"en": "Introduction\n1. Introduction to HDL-based design methodology\n2. Language fundamentals -- Verilog HDL\n3. Introduction to synthesis\nCombinational Logic\n4. Modeling combinational logic circuits\n5. LED and seven-segment display\nSequential Logic\n6. Modeling synchronous logic circuits\n7. 4x4 Keypad and push button sensing\nFinite State Machine\n8. Modeling finite state machines\n9. LCD panel display\nDigital System\n10. Modeling digital systems\n11. Final project", "ch": "\"課程概述：本課程在教導學生了解數位系統的基本概念, 以及組合邏輯與循序邏輯的設計原理並利用硬體描述語言設計數位系統。\n課程目標：訓練學生熟悉硬體描述語言的使用, 以及可程式邏輯閘列的使用與操作\n實驗時段有二,請參照課程系統說明, 務必擇一時段\nIntroduction\n1. Introduction to HDL-based design methodology\n2. Language fundamentals -- Verilog HDL\n3. Introduction to synthesis\nCombinational Logic\n4. Modeling combinational logic circuits\n5. LED and seven-segment display\nSequential Logic\n6. Modeling synchronous logic circuits\n7. 4x4 Keypad and push button sensing\nFinite State Machine\n8. Modeling finite state machines\n9. LCD panel display\nDigital System\n10. Modeling digital systems\n11. Final project\""}, "textbook": {"en": "\"1. Joseph Cavanagh, “Verilog HDL- Digital Design and Modeling,” CRC Press\n2. Samir Palnitkar, “Verilog HDL – A Guide to Digital Design and Synthesis”, SunSoft Press.\"", "ch": "\"參考書 1. Joseph Cavanagh, “Verilog HDL- Digital Design and Modeling,” CRC Press\n2. Samir Palnitkar, “Verilog HDL – A Guide to Digital Design and Synthesis”, SunSoft Press.\""}, "self_comp": {"en": "0", "ch": "0"}, "method": {"en": "Lecture Practical Training Lab", "ch": "講授 實習/實驗"}, "grading": {"en": "Lab. + Homework 45%\nFinal Exam 35%\nFinal Project 20%", "ch": "Lab. + Homework 45%\nFinal Exam 35%\nFinal Project 20%"}, "office_hr": {"en": "Mon. 16-17", "ch": "星期一16～17"}, "teach_week": {"en": "18", "ch": "18"}, "flex_desc": {"en": "", "ch": ""}, "domain": {"en": "IC設計", "ch": "IC設計"}, "map": {"en": [{"competency": "Engineering Knowledge", "rate": "(4) High", "Assessments": "Test/Exam ， Practices/Experiments ， Products/Creative Performance"}, {"competency": "Investigation and Implementation", "rate": "(5) Very High", "Assessments": "Practices/Experiments ， Products/Creative Performance"}, {"competency": "Tool Usage", "rate": "(5) Very High", "Assessments": "Practices/Experiments ， Products/Creative Performance"}, {"competency": "Application Engineering", "rate": "(4) High", "Assessments": "Test/Exam ， Practices/Experiments ， Products/Creative Performance"}, {"competency": "Diversified Team Work", "rate": "(2) Low", "Assessments": "Practices/Experiments ， Products/Creative Performance"}, {"competency": "Problem Analysis andolving", "rate": "(4) High", "Assessments": "Practices/Experiments"}, {"competency": "Writing Skill and Presentation", "rate": "(1) Very Low", "Assessments": "Research Report(printed on paper)"}, {"competency": "Environment caring and Life-long Learning", "rate": "(1) Very Low", "Assessments": "No assessment"}, {"competency": "Ethics and Social Responsibility", "rate": "(2) Low", "Assessments": "Practices/Experiments ， Products/Creative Performance"}], "ch": [{"competency": "運用工程知識", "rate": "(4) 高", "Assessments": "紙筆測驗/會考 ， 實作/實驗 ， 作品/創作展演"}, {"competency": "實作能力", "rate": "(5) 非常高", "Assessments": "實作/實驗 ， 作品/創作展演"}, {"competency": "使用工程工具", "rate": "(5) 非常高", "Assessments": "實作/實驗 ， 作品/創作展演"}, {"competency": "應用工程設計", "rate": "(4) 高", "Assessments": "紙筆測驗/會考 ， 實作/實驗 ， 作品/創作展演"}, {"competency": "多元化團隊合作", "rate": "(2) 低", "Assessments": "實作/實驗 ， 作品/創作展演"}, {"competency": "理解分析能力", "rate": "(4) 高", "Assessments": "實作/實驗"}, {"competency": "論文寫作/語文表達", "rate": "(1) 非常低", "Assessments": "專題研究報告(書面)"}, {"competency": "環境影響/終生學習", "rate": "(1) 非常低", "Assessments": "無"}, {"competency": "工程倫理", "rate": "(2) 低", "Assessments": "實作/實驗 ， 作品/創作展演"}]}, "asign_crite": {"en": ["Department:Department of Electrical Engineering only.Year:Second Year only.", "Department:Department of Electrical Engineering、Department of Communication Engineering、Interdisciplinary Program of Electrical Engineering and Computer Science、Double Major-Department of Electrical Engineering only.Year:Fourth Year only.", "Department:Department of Electrical Engineering only.Year:Third Year only.", "Department:Department of Communication Engineering、Interdisciplinary Program of Electrical Engineering and Computer Science、Double Major-Department of Electrical Engineering only.Year:Second Year、Third Year only."], "ch": ["系所:限電機工程學系。年級:限二年級。", "系所:限電機工程學系、通訊工程學系、資訊電機學院學士班、雙主修-電機工程學系。年級:限四年級。", "系所:限電機工程學系。年級:限三年級。", "系所:限通訊工程學系、資訊電機學院學士班、雙主修-電機工程學系。年級:限二年級、三年級。"]}, "prelim_sel": 135, "gender": {"male": 113, "female": 22}, "stu_depart": {"en": {"Department of Electrical Engineering": 120, "Department of Communication Engineering": 10, "Department of Business Administration": 1, "Interdisciplinary Program of Electrical Engineering and Computer Science": 4}, "ch": {"電機工程學系": 120, "通訊工程學系": 10, "企業管理學系": 1, "資訊電機學院學士班": 4}}, "stu_grade": {"Bachelor": {"4": 24, "2": 111}, "Master": {}, "Doctor": {}}}