#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  6 20:25:39 2019
# Process ID: 17712
# Current directory: C:/Users/uldrensov/Desktop/COMPE470L_PROJ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent396 C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.xpr
# Log file: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/vivado.log
# Journal file: C:/Users/uldrensov/Desktop/COMPE470L_PROJ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 974.480 ; gain = 109.199
open_bd_design {C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:BTNS:1.0 - BTNS_0
Adding component instance block -- xilinx.com:module_ref:VAL:1.0 - VAL_0
Adding component instance block -- xilinx.com:module_ref:MAIN_LOGIC:1.0 - MAIN_LOGIC_0
Successfully read diagram <design_1> from BD file <C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 974.480 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 20:27:03 2019...
