Running: F:\xilinx_file\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o I:/fpga ppt/109360142/lab_1024_bit/lab_1024_bit_test_isim_beh.exe -prj I:/fpga ppt/109360142/lab_1024_bit/lab_1024_bit_test_beh.prj work.lab_1024_bit_test work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "I:/fpga ppt/109360142/lab_1024_bit/lab_1024_bit.v" into library work
WARNING:HDLCompiler:751 - "I:/fpga ppt/109360142/lab_1024_bit/lab_1024_bit.v" Line 34: Redeclaration of ansi port W is not allowed
WARNING:HDLCompiler:751 - "I:/fpga ppt/109360142/lab_1024_bit/lab_1024_bit.v" Line 35: Redeclaration of ansi port X is not allowed
WARNING:HDLCompiler:751 - "I:/fpga ppt/109360142/lab_1024_bit/lab_1024_bit.v" Line 36: Redeclaration of ansi port Y is not allowed
WARNING:HDLCompiler:751 - "I:/fpga ppt/109360142/lab_1024_bit/lab_1024_bit.v" Line 37: Redeclaration of ansi port Z is not allowed
Analyzing Verilog file "I:/fpga ppt/109360142/lab_1024_bit/lab_1024_bit_test.v" into library work
Analyzing Verilog file "F:/xilinx_file/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module lab_1024_bit
Compiling module lab_1024_bit_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable I:/fpga ppt/109360142/lab_1024_bit/lab_1024_bit_test_isim_beh.exe
Fuse Memory Usage: 26600 KB
Fuse CPU Usage: 327 ms
