// Seed: 1505599310
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4
);
  type_6(
      id_3, id_1, id_2, id_0[1], id_3, 1
  );
endmodule
