INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab6/lab6.srcs/sources_1/imports/SAP/l5_next_state_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity next_state_logic
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab6/lab6.srcs/sources_1/imports/SAP/l5_output_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output_logic
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab6/lab6.srcs/sim_1/imports/SAP/l5_posloupnost_test_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l5_posloupnost_test_v2
