
---------- Begin Simulation Statistics ----------
final_tick                                83991711500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 424134                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691640                       # Number of bytes of host memory used
host_op_rate                                   424967                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   235.77                       # Real time elapsed on the host
host_tick_rate                              356237596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083992                       # Number of seconds simulated
sim_ticks                                 83991711500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693554                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095397                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101838                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727689                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477775                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.679834                       # CPI: cycles per instruction
system.cpu.discardedOps                        190665                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610160                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402303                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001404                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35281268                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.595297                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167983423                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132702155                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368826                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          535                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423043                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            535                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64874                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111126                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56708                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136118                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64874                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19975488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19975488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200992                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082590750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           854937000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425932                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       746683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          192                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286345                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425252                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86217856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86273664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168369                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7112064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           880647                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000745                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027283                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 879991     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    656      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             880647                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1347270500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067397496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               511262                       # number of demand (read+write) hits
system.l2.demand_hits::total                   511282                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              511262                       # number of overall hits
system.l2.overall_hits::total                  511282                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200336                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200996                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            200336                       # number of overall misses
system.l2.overall_misses::total                200996                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16958124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17009755500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51631500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16958124000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17009755500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711598                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712278                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711598                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712278                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281530                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282188                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281530                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282188                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78229.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84648.410670                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84627.333380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78229.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84648.410670                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84627.333380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111126                       # number of writebacks
system.l2.writebacks::total                    111126                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200992                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200992                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45031500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14954570000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14999601500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45031500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14954570000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14999601500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.282182                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282182                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68229.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74648.932772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74627.853347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68229.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74648.932772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74627.853347                       # average overall mshr miss latency
system.l2.replacements                         168369                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       635557                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           635557                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       635557                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       635557                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          188                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              188                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          188                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          188                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150228                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150228                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136118                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11833001000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11833001000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86931.934057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86931.934057                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10471831000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10471831000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.475362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76932.007523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76932.007523                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78229.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78229.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45031500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45031500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68229.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68229.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        361034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            361034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5125123000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5125123000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.151012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.151012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79808.200193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79808.200193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4482739000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4482739000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.151002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.151002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69809.371788                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69809.371788                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31904.431914                       # Cycle average of tags in use
system.l2.tags.total_refs                     1422919                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.074377                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.371437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.260615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31793.799861                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973646                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15604                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11584529                       # Number of tag accesses
system.l2.tags.data_accesses                 11584529                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12821248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12863488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7112064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7112064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111126                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            502907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         152648967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             153151874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       502907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           502907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84675784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84675784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84675784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           502907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        152648967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237827658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003017078500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6642                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6643                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              524218                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104610                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200992                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111126                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111126                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6972                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2938925750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6706963250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14624.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33374.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69692                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200992                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111126                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.086965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.547689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.468656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69170     66.18%     66.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14132     13.52%     79.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2478      2.37%     82.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1467      1.40%     83.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9916      9.49%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          918      0.88%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          407      0.39%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          364      0.35%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5661      5.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104513                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.251694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.765073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.452558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6478     97.52%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           34      0.51%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.93%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6643                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.725836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.696001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.014408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4330     65.19%     65.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.39%     65.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2083     31.36%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      2.82%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6642                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12861568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7110208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12863488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7112064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       153.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    153.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83991691000                       # Total gap between requests
system.mem_ctrls.avgGap                     269102.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12819328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7110208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 502906.765984879399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 152626107.636823207140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84653686.334275975823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111126                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17988000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6688975250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1982064045500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27254.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33389.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17836186.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            371601300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            197491800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716934540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287789040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6630121680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21413037810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14220785760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43837761930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.929618                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36749221750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2804620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44437869750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            374678640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            199127445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           717934140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292116420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6630121680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21812822700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13884124800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43910925825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.800703                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35871069250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2804620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45316022250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83991711500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662821                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662821                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662821                       # number of overall hits
system.cpu.icache.overall_hits::total         9662821                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53560500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53560500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53560500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53560500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663501                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663501                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663501                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663501                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78765.441176                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78765.441176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78765.441176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78765.441176                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          192                       # number of writebacks
system.cpu.icache.writebacks::total               192                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52880500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52880500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52880500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52880500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77765.441176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77765.441176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77765.441176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77765.441176                       # average overall mshr miss latency
system.cpu.icache.replacements                    192                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662821                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662821                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53560500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53560500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663501                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663501                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78765.441176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78765.441176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52880500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52880500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77765.441176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77765.441176                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           443.321452                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663501                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14211.030882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   443.321452                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.865862                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.865862                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38654684                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38654684                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51305758                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51305758                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51306263                       # number of overall hits
system.cpu.dcache.overall_hits::total        51306263                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770676                       # number of overall misses
system.cpu.dcache.overall_misses::total        770676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25041695000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25041695000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25041695000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25041695000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068522                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068522                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014649                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014649                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014799                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32830.200429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32830.200429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32493.155360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32493.155360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       202526                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3286                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.632988                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       635557                       # number of writebacks
system.cpu.dcache.writebacks::total            635557                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59072                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59072                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711598                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711598                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22722618000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22722618000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23398658999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23398658999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013664                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32290.573148                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32290.573148                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32881.850425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32881.850425                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710573                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40700447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40700447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9325482500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9325482500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22311.154522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22311.154522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          628                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          628                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8881025000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8881025000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21279.765470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21279.765470                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344790                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344790                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15716212500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15716212500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45581.984686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45581.984686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286346                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286346                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13841593000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13841593000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48338.698637                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48338.698637                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940002                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940002                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    676040999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    676040999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939290                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939290                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85509.865798                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85509.865798                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.163520                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52017936                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711597                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.100274                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.163520                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104865627                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104865627                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83991711500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
