{"vcs1":{"timestamp_begin":1711565745.437390974, "rt":0.51, "ut":0.25, "st":0.19}}
{"vcselab":{"timestamp_begin":1711565746.005318108, "rt":0.54, "ut":0.31, "st":0.18}}
{"link":{"timestamp_begin":1711565746.584736922, "rt":0.34, "ut":0.10, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711565744.961150108}
{"VCS_COMP_START_TIME": 1711565744.961150108}
{"VCS_COMP_END_TIME": 1711565746.993423455}
{"VCS_USER_OPTIONS": "-q -nc-sverilog -sverilog buildMaster.sv library.sv"}
{"vcs1": {"peak_mem": 336996}}
{"stitch_vcselab": {"peak_mem": 222604}}
