vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs=+acc work.minilab0_tb
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs="+acc" work.minilab0_tb 
# Start time: 16:54:43 on Jan 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.minilab0_tb(fast)
# Loading work.Minilab0(fast)
# Loading work.FIFO(fast)
# Loading work.MAC(fast)
add wave -position insertpoint  \
sim:/minilab0_tb/iDUT/DATA_WIDTH \
sim:/minilab0_tb/iDUT/DEPTH \
sim:/minilab0_tb/iDUT/FILL \
sim:/minilab0_tb/iDUT/EXEC \
sim:/minilab0_tb/iDUT/DONE \
sim:/minilab0_tb/iDUT/HEX_0 \
sim:/minilab0_tb/iDUT/HEX_1 \
sim:/minilab0_tb/iDUT/HEX_2 \
sim:/minilab0_tb/iDUT/HEX_3 \
sim:/minilab0_tb/iDUT/HEX_4 \
sim:/minilab0_tb/iDUT/HEX_5 \
sim:/minilab0_tb/iDUT/HEX_6 \
sim:/minilab0_tb/iDUT/HEX_7 \
sim:/minilab0_tb/iDUT/HEX_8 \
sim:/minilab0_tb/iDUT/HEX_9 \
sim:/minilab0_tb/iDUT/HEX_10 \
sim:/minilab0_tb/iDUT/HEX_11 \
sim:/minilab0_tb/iDUT/HEX_12 \
sim:/minilab0_tb/iDUT/HEX_13 \
sim:/minilab0_tb/iDUT/HEX_14 \
sim:/minilab0_tb/iDUT/HEX_15 \
sim:/minilab0_tb/iDUT/OFF \
sim:/minilab0_tb/iDUT/CLOCK2_50 \
sim:/minilab0_tb/iDUT/CLOCK3_50 \
sim:/minilab0_tb/iDUT/CLOCK4_50 \
sim:/minilab0_tb/iDUT/CLOCK_50 \
sim:/minilab0_tb/iDUT/HEX0 \
sim:/minilab0_tb/iDUT/HEX1 \
sim:/minilab0_tb/iDUT/HEX2 \
sim:/minilab0_tb/iDUT/HEX3 \
sim:/minilab0_tb/iDUT/HEX4 \
sim:/minilab0_tb/iDUT/HEX5 \
sim:/minilab0_tb/iDUT/LEDR \
sim:/minilab0_tb/iDUT/KEY \
sim:/minilab0_tb/iDUT/SW \
sim:/minilab0_tb/iDUT/state \
sim:/minilab0_tb/iDUT/datain \
sim:/minilab0_tb/iDUT/result \
sim:/minilab0_tb/iDUT/rst_n \
sim:/minilab0_tb/iDUT/rden \
sim:/minilab0_tb/iDUT/wren \
sim:/minilab0_tb/iDUT/full \
sim:/minilab0_tb/iDUT/empty \
sim:/minilab0_tb/iDUT/dataout \
sim:/minilab0_tb/iDUT/macout \
sim:/minilab0_tb/iDUT/j
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sccooper  Hostname: WIN-8112  ProcessID: 19656
#           Attempting to use alternate WLF file "./wlftn8vw8z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn8vw8z
run -all
# ** Note: $stop    : I:/ECE554/minilab0/Minilab0/Minilab0/Minilab_withoutIP/minilab0_tb.sv(38)
#    Time: 295 ps  Iteration: 0  Instance: /minilab0_tb
# Break in Module minilab0_tb at I:/ECE554/minilab0/Minilab0/Minilab0/Minilab_withoutIP/minilab0_tb.sv line 38
