# Configuration for Verilog optimization
max_iterations: 50
checkpoint_interval: 10
log_level: "INFO"
language: "verilog"
file_suffix: ".v"

# LLM configuration
llm:
  models:
    - name: "gemma-local"
      model_path: "/home/jonathan13/GemmaEvolve/gemma-3-12b-it-Q8_0.gguf"
      n_ctx: 8192
      n_gpu_layers: -1
      temperature: 0.7
      top_p: 0.95
      max_tokens: 4096
      
  # Use the same model for evaluation
  evaluator_models:
    - name: "gemma-local" 
      model_path: "/home/jonathan13/GemmaEvolve/gemma-3-12b-it-Q8_0.gguf"
      n_ctx: 8192
      n_gpu_layers: -1
      temperature: 0.7
      top_p: 0.95
      max_tokens: 4096

# Prompt configuration
prompt:
  system_message: |
    You are an expert Hardware Design Engineer. Your task is to implement a Verilog module based on the following description.

    Description:
    Given the follow state machine with 1 input and 2 outputs (the outputs
    are given as "(out1, out2)"):
    
      S0 (0, 0) --0--> S0
      S0 (0, 0) --1--> S1
      S1 (0, 0) --0--> S0
      S1 (0, 0) --1--> S2
      S2 (0, 0) --0--> S0
      S2 (0, 0) --1--> S3
      S3 (0, 0) --0--> S0
      S3 (0, 0) --1--> S4
      S4 (0, 0) --0--> S0
      S4 (0, 0) --1--> S5
      S5 (0, 0) --0--> S8
      S5 (0, 0) --1--> S6
      S6 (0, 0) --0--> S9
      S6 (0, 0) --1--> S7
      S7 (0, 1) --0--> S0
      S7 (0, 1) --1--> S7
      S8 (1, 0) --0--> S0
      S8 (1, 0) --1--> S1
      S9 (1, 1) --0--> S0
      S9 (1, 1) --1--> S1
    
    Suppose this state machine uses one-hot encoding, where state[0] through
    state[9] correspond to the states S0 though S9, respectively. The outputs
    are zero unless otherwise specified.
    
    Write Verilog implementing the state transition logic and output logic
    portions of the state machine (but not the state flip-flops). You are
    given the current state in state[9:0] and must produce next_state[9:0]
    and the two outputs. Derive the logic equations by inspection assuming a
    one-hot encoding.

    Interface:
    module TopModule (
      input in,
      input [9:0] state,
      output [9:0] next_state,
      output out1,
      output out2
    );

    Requirements:
    - Implement the module logic using `assign` statements where possible.
    - Follow Verilog-2001 standards.
    - Output ONLY the Verilog module code.
    - Do NOT include the testbench.

  # Reduce context usage
  num_top_programs: 0
  num_diverse_programs: 0
  include_artifacts: false

# Database configuration
database:
  population_size: 10 
  archive_size: 5
  num_islands: 1
  programs_per_island: 10
  elite_selection_ratio: 0.2
  exploitation_ratio: 0.7
  
  # Embedding model (CPU offloaded)
  embedding_model: "embedding_models/Nomic-Embed-Code/nomic-embed-code-q5_k_m.gguf"
  similarity_threshold: 0.95

# Evaluator configuration
evaluator:
  timeout: 30
  parallel_evaluations: 2

# Evolution settings
diff_based_evolution: false 
max_code_length: 5000
