module top
#(parameter param160 = ((~{((~&(8'haa)) ? ((7'h44) <<< (8'hbd)) : ((8'hb7) ? (8'ha3) : (8'h9e))), {{(8'ha1), (8'ha8)}, ((8'ha2) ? (7'h42) : (8'ha8))}}) ? {(({(8'hbe)} + ((8'hab) - (8'ha6))) & ({(8'haf), (8'hb6)} ? (!(8'hbd)) : ((8'hbf) ? (8'hab) : (8'ha5))))} : ({(8'ha3)} * ((^~((8'had) ~^ (8'hbb))) | {((8'hba) ~^ (8'ha1)), ((7'h42) ? (8'ha8) : (7'h41))}))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h277):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire4;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire signed [(4'he):(1'h0)] wire2;
  input wire [(5'h14):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire0;
  wire [(5'h13):(1'h0)] wire159;
  wire [(4'hf):(1'h0)] wire158;
  wire signed [(4'ha):(1'h0)] wire157;
  wire [(5'h14):(1'h0)] wire156;
  wire [(4'h8):(1'h0)] wire155;
  wire [(3'h5):(1'h0)] wire154;
  wire signed [(4'hf):(1'h0)] wire153;
  wire signed [(2'h2):(1'h0)] wire152;
  wire [(5'h14):(1'h0)] wire106;
  wire [(5'h15):(1'h0)] wire105;
  wire [(4'he):(1'h0)] wire103;
  reg signed [(3'h4):(1'h0)] reg151 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg150 = (1'h0);
  reg [(2'h3):(1'h0)] reg149 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg148 = (1'h0);
  reg [(3'h5):(1'h0)] reg147 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg146 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg145 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg144 = (1'h0);
  reg [(3'h5):(1'h0)] reg143 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg142 = (1'h0);
  reg [(4'hb):(1'h0)] reg141 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg140 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg139 = (1'h0);
  reg [(4'h9):(1'h0)] reg138 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg137 = (1'h0);
  reg [(5'h12):(1'h0)] reg136 = (1'h0);
  reg [(4'h8):(1'h0)] reg135 = (1'h0);
  reg [(5'h12):(1'h0)] reg134 = (1'h0);
  reg [(2'h3):(1'h0)] reg133 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg132 = (1'h0);
  reg [(4'hf):(1'h0)] reg131 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg130 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg129 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg128 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg127 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg126 = (1'h0);
  reg [(4'ha):(1'h0)] reg125 = (1'h0);
  reg [(4'hc):(1'h0)] reg124 = (1'h0);
  reg [(5'h13):(1'h0)] reg123 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg122 = (1'h0);
  reg [(5'h14):(1'h0)] reg121 = (1'h0);
  reg [(4'h9):(1'h0)] reg120 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg119 = (1'h0);
  reg [(4'he):(1'h0)] reg118 = (1'h0);
  reg [(4'hf):(1'h0)] reg117 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg116 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg115 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg114 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg113 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg112 = (1'h0);
  reg [(3'h6):(1'h0)] reg111 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg110 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg109 = (1'h0);
  reg [(5'h11):(1'h0)] reg108 = (1'h0);
  reg signed [(4'he):(1'h0)] reg107 = (1'h0);
  assign y = {wire159,
                 wire158,
                 wire157,
                 wire156,
                 wire155,
                 wire154,
                 wire153,
                 wire152,
                 wire106,
                 wire105,
                 wire103,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg147,
                 reg146,
                 reg145,
                 reg144,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 (1'h0)};
  module5 #() modinst104 (.wire6(wire4), .wire8(wire0), .clk(clk), .y(wire103), .wire9(wire1), .wire7(wire2));
  assign wire105 = $signed(wire0);
  assign wire106 = $unsigned($unsigned(($signed(wire105) ?
                       wire3[(2'h3):(1'h1)] : (~(wire1 == wire3)))));
  always
    @(posedge clk) begin
      reg107 <= wire103;
      reg108 <= wire105;
      if ($unsigned(reg107[(4'he):(4'he)]))
        begin
          reg109 <= wire103[(1'h1):(1'h0)];
          reg110 <= {reg109,
              $signed((~&((&(8'haa)) ? $signed((7'h41)) : $signed(wire2))))};
          reg111 <= wire4[(3'h4):(3'h4)];
          if ({(wire106[(2'h3):(1'h0)] + reg107)})
            begin
              reg112 <= reg108[(2'h2):(2'h2)];
              reg113 <= reg111[(3'h6):(2'h2)];
              reg114 <= wire103[(4'hd):(4'ha)];
            end
          else
            begin
              reg112 <= $unsigned(((reg112[(3'h5):(2'h3)] ~^ $signed((wire1 >> wire1))) <<< (7'h42)));
            end
        end
      else
        begin
          reg109 <= $signed($signed((-(reg108 ~^ reg113))));
          reg110 <= (reg110[(3'h6):(3'h4)] >= $signed($signed($unsigned($unsigned(reg107)))));
          reg111 <= (&$unsigned(({(+reg107)} ~^ $signed(((8'ha4) * reg109)))));
        end
      if (reg107)
        begin
          reg115 <= (reg112 ?
              $signed(wire103) : (|$unsigned($unsigned((!wire0)))));
          reg116 <= {{reg115}, $unsigned(wire3)};
        end
      else
        begin
          reg115 <= $signed(reg114[(3'h5):(1'h0)]);
        end
    end
  always
    @(posedge clk) begin
      reg117 <= (&(|$unsigned({(~&reg110)})));
      reg118 <= $unsigned((7'h44));
      if ({(~((~|$unsigned((8'hb6))) || reg115[(3'h7):(3'h6)])),
          ((8'h9c) | reg109)})
        begin
          if ((+((wire4 ? reg107[(1'h1):(1'h1)] : (|(~&(8'hb3)))) ?
              ((|reg118[(3'h6):(3'h4)]) <= reg109[(4'hf):(4'h9)]) : $signed(reg114))))
            begin
              reg119 <= ((8'hb7) ?
                  (!(reg112 ?
                      ((reg116 && wire3) ?
                          {wire0,
                              wire106} : wire105) : $signed((reg107 + reg113)))) : reg112);
              reg120 <= $unsigned($unsigned(wire103[(4'hd):(2'h3)]));
              reg121 <= (!(((~&$unsigned(wire105)) ~^ $signed(wire1)) ?
                  $signed(reg120[(3'h5):(1'h1)]) : ({(reg116 ?
                              reg119 : wire106),
                          (reg113 <<< (7'h43))} ?
                      $unsigned((^reg110)) : reg113[(1'h0):(1'h0)])));
            end
          else
            begin
              reg119 <= $signed((^reg109));
            end
          if ((-(^~$unsigned(($unsigned(wire105) ?
              $unsigned(reg118) : reg113[(2'h2):(2'h2)])))))
            begin
              reg122 <= reg116;
              reg123 <= ($signed($signed((8'h9d))) ?
                  $signed((^$unsigned(wire105[(3'h6):(1'h0)]))) : (^~wire0));
            end
          else
            begin
              reg122 <= (~^(~(|{wire0})));
              reg123 <= (&$unsigned((reg108[(1'h1):(1'h0)] << ((reg113 ?
                  reg122 : (8'haf)) | $signed(reg119)))));
              reg124 <= ({$unsigned(wire103[(1'h1):(1'h1)]),
                  (~|((reg116 ?
                      reg108 : reg120) & (+(8'hb6))))} >> (-($signed($unsigned(wire105)) & wire105[(4'hf):(4'hc)])));
            end
          reg125 <= wire1[(4'hc):(4'ha)];
          reg126 <= (($signed($unsigned((wire1 - (8'h9d)))) >= ((~^$signed(wire4)) ?
              {(reg109 ^~ reg119),
                  reg120[(1'h1):(1'h1)]} : $signed(wire4))) + ($signed($unsigned((reg122 ?
              wire106 : reg115))) && $unsigned($signed(reg110[(3'h7):(3'h4)]))));
          reg127 <= reg109;
        end
      else
        begin
          reg119 <= $signed((-({$signed(wire106),
              $signed(reg120)} ^ $unsigned((reg117 ? reg120 : (8'ha0))))));
        end
      reg128 <= wire2[(4'hd):(4'h8)];
      reg129 <= $signed((|($unsigned(reg110[(3'h7):(3'h4)]) ?
          $signed((~&reg116)) : reg116[(1'h1):(1'h1)])));
    end
  always
    @(posedge clk) begin
      reg130 <= $unsigned(wire103[(3'h4):(2'h2)]);
      reg131 <= wire106[(5'h14):(1'h1)];
    end
  always
    @(posedge clk) begin
      reg132 <= reg121;
      reg133 <= wire106;
      if ($unsigned((^((~(reg131 ? reg118 : wire0)) ?
          $signed((^~reg121)) : (^~(reg124 ~^ reg107))))))
        begin
          if ($unsigned(reg133[(1'h0):(1'h0)]))
            begin
              reg134 <= (reg111[(1'h1):(1'h0)] ^ $unsigned((8'hb4)));
              reg135 <= ((8'hb2) != {wire106[(3'h5):(3'h4)],
                  ($unsigned((&wire0)) ?
                      $unsigned($unsigned(reg114)) : $unsigned($signed((8'hbe))))});
            end
          else
            begin
              reg134 <= wire2[(4'h8):(3'h4)];
              reg135 <= (^(-reg118));
            end
          reg136 <= ($unsigned((^$unsigned((wire103 ?
              reg135 : (8'hbe))))) >= (-$signed($signed($signed(reg123)))));
          if ({{$signed($unsigned((~&reg128)))}})
            begin
              reg137 <= $signed((($signed((reg124 + reg135)) ~^ reg135[(1'h1):(1'h0)]) < ((wire103[(4'ha):(2'h3)] < (|wire1)) ?
                  reg130 : reg127[(2'h2):(1'h1)])));
              reg138 <= $unsigned({reg133[(2'h3):(2'h3)]});
              reg139 <= $signed($signed(((reg117[(3'h7):(2'h3)] | (|reg125)) >>> reg127[(1'h1):(1'h1)])));
              reg140 <= (|reg109[(4'ha):(3'h4)]);
            end
          else
            begin
              reg137 <= $signed((reg111 < $unsigned(({reg138} ~^ $unsigned(reg122)))));
              reg138 <= $signed($unsigned($signed(reg113)));
              reg139 <= $unsigned((-$signed((((8'ha1) * (8'ha6)) > (+reg136)))));
            end
          reg141 <= (^$unsigned((wire105[(4'h9):(4'h9)] ?
              (&reg132[(2'h2):(1'h0)]) : (-$unsigned(reg114)))));
          reg142 <= $signed(reg133[(2'h2):(2'h2)]);
        end
      else
        begin
          if (reg124[(1'h1):(1'h0)])
            begin
              reg134 <= $signed((((((8'hac) ?
                      reg121 : reg124) ^~ $unsigned(reg133)) > {(reg134 ?
                          reg121 : (8'h9f))}) ?
                  $unsigned($unsigned($unsigned(reg132))) : {$unsigned(reg127)}));
              reg135 <= ($signed($unsigned((reg128 ?
                  reg119 : (8'ha4)))) - ((($signed(reg117) ?
                      wire4[(2'h2):(1'h1)] : reg111[(3'h5):(3'h5)]) ?
                  (&$signed((8'haf))) : {reg122}) || (~^((~|(8'hb4)) ?
                  reg108 : (reg126 << reg140)))));
              reg136 <= $unsigned(reg115);
              reg137 <= wire1;
            end
          else
            begin
              reg134 <= $signed(reg140[(2'h3):(1'h1)]);
              reg135 <= ($unsigned($signed(((&reg108) ^ $unsigned((8'h9f))))) + {((((8'hac) >> reg117) ^~ (reg109 >>> reg122)) <<< (reg133[(2'h2):(1'h0)] & reg134[(2'h3):(1'h0)])),
                  reg138[(3'h6):(3'h5)]});
            end
        end
    end
  always
    @(posedge clk) begin
      if (reg131)
        begin
          reg143 <= reg116[(4'hf):(2'h2)];
        end
      else
        begin
          reg143 <= (~^$unsigned(reg134[(4'hc):(3'h6)]));
          reg144 <= reg119;
          reg145 <= reg117[(4'ha):(4'h8)];
        end
      if ($signed(((reg139 ?
          {wire0[(3'h5):(2'h2)]} : ($signed(reg125) >= (reg135 ~^ reg119))) >> ($signed(reg108[(3'h6):(2'h2)]) ?
          (((8'hbc) || reg131) <= $unsigned(reg112)) : (~reg115[(1'h0):(1'h0)])))))
        begin
          reg146 <= (~&(|wire1[(5'h12):(2'h3)]));
        end
      else
        begin
          reg146 <= {reg145[(1'h0):(1'h0)],
              ((((reg128 >>> wire106) && $unsigned(reg120)) ?
                      ((reg123 + reg109) ?
                          $unsigned(wire3) : (reg116 ?
                              reg109 : reg143)) : $signed($signed(reg112))) ?
                  $unsigned($unsigned((^~reg139))) : $signed($signed(reg127)))};
          reg147 <= (~^(($unsigned(reg111[(3'h6):(3'h4)]) >> ((reg130 ?
                  (8'hba) : reg115) ?
              $signed(reg141) : $unsigned(reg121))) & {$signed({(8'ha7)}),
              (reg138 ? reg142[(1'h1):(1'h1)] : reg137)}));
          reg148 <= wire106[(3'h4):(1'h0)];
          reg149 <= ($signed($signed(reg125)) > {reg118[(1'h1):(1'h1)],
              reg146});
          reg150 <= $signed($unsigned(reg129));
        end
      reg151 <= $signed((~&$unsigned($signed((reg143 + reg132)))));
    end
  assign wire152 = (~^reg124[(4'ha):(3'h4)]);
  assign wire153 = $signed(wire4[(5'h12):(3'h4)]);
  assign wire154 = ($unsigned(reg135[(3'h7):(2'h3)]) ^ $unsigned(wire153[(4'ha):(2'h3)]));
  assign wire155 = reg143[(1'h0):(1'h0)];
  assign wire156 = (((!(~^((8'hb6) ? (8'hbd) : reg129))) - reg120) ?
                       reg129 : ((&$unsigned(((8'hbd) >= (8'ha0)))) ?
                           (~^$signed((!reg131))) : (reg133[(1'h0):(1'h0)] - {{(8'ha2),
                                   (8'hb9)}})));
  assign wire157 = reg139[(4'hb):(4'hb)];
  assign wire158 = (((!(^~(^~reg129))) ?
                           ($signed($unsigned(wire0)) && reg120) : reg151[(1'h0):(1'h0)]) ?
                       reg116 : $signed($unsigned(wire2[(3'h5):(1'h0)])));
  assign wire159 = (!(({wire3[(3'h5):(1'h0)]} ?
                       $signed((reg147 && wire157)) : (^(reg128 << reg125))) | $signed((reg111[(3'h6):(1'h0)] ?
                       (wire158 ? reg110 : reg138) : wire156))));
endmodule

module module5
#(parameter param102 = ((!(((!(8'hb1)) >= (~^(7'h44))) ? {((8'ha2) ? (8'ha0) : (8'h9e)), ((8'hb3) ? (8'ha9) : (8'hb3))} : {(+(8'ha5))})) ? ((~((+(8'hbd)) > ((8'hbf) ? (8'h9f) : (7'h43)))) ? (~^(^{(7'h44)})) : ((|(!(8'ha7))) <<< ((!(8'ha5)) ? (~(8'hbf)) : ((8'hab) ? (8'haf) : (8'ha4))))) : (-({((8'hbd) < (8'hbc))} ~^ ((&(7'h42)) ? ((8'hb3) ^ (8'hb8)) : (|(8'haf)))))))
(y, clk, wire6, wire7, wire8, wire9);
  output wire [(32'h132):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire6;
  input wire signed [(4'hc):(1'h0)] wire7;
  input wire signed [(5'h15):(1'h0)] wire8;
  input wire [(5'h14):(1'h0)] wire9;
  wire [(3'h4):(1'h0)] wire100;
  wire [(3'h7):(1'h0)] wire82;
  wire signed [(5'h11):(1'h0)] wire81;
  wire signed [(5'h15):(1'h0)] wire80;
  wire signed [(3'h7):(1'h0)] wire10;
  wire [(4'hf):(1'h0)] wire11;
  wire signed [(4'h8):(1'h0)] wire40;
  wire signed [(3'h4):(1'h0)] wire42;
  wire [(2'h2):(1'h0)] wire78;
  reg signed [(5'h11):(1'h0)] reg43 = (1'h0);
  reg [(4'hf):(1'h0)] reg44 = (1'h0);
  reg [(4'hd):(1'h0)] reg45 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg46 = (1'h0);
  reg [(5'h15):(1'h0)] reg47 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg48 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg49 = (1'h0);
  reg [(4'h9):(1'h0)] reg50 = (1'h0);
  reg [(3'h4):(1'h0)] reg51 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg52 = (1'h0);
  reg [(4'hb):(1'h0)] reg53 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg54 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg55 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg56 = (1'h0);
  reg [(5'h15):(1'h0)] reg57 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg58 = (1'h0);
  assign y = {wire100,
                 wire82,
                 wire81,
                 wire80,
                 wire10,
                 wire11,
                 wire40,
                 wire42,
                 wire78,
                 reg43,
                 reg44,
                 reg45,
                 reg46,
                 reg47,
                 reg48,
                 reg49,
                 reg50,
                 reg51,
                 reg52,
                 reg53,
                 reg54,
                 reg55,
                 reg56,
                 reg57,
                 reg58,
                 (1'h0)};
  assign wire10 = $signed($signed($signed(wire8)));
  assign wire11 = $signed((~|(8'hb1)));
  module12 #() modinst41 (.clk(clk), .y(wire40), .wire14(wire7), .wire13(wire11), .wire15(wire9), .wire16(wire8));
  assign wire42 = {$unsigned($signed(wire9[(3'h4):(3'h4)])),
                      ((8'ha8) ~^ $signed(wire11[(4'hf):(2'h3)]))};
  always
    @(posedge clk) begin
      if (({$unsigned($unsigned((~wire40))),
          ((wire42 ?
              (wire42 ~^ wire6) : (wire42 | wire40)) >> $unsigned(wire8))} | (wire6[(3'h4):(1'h1)] > $unsigned((+(wire42 > wire40))))))
        begin
          if (wire10)
            begin
              reg43 <= {(wire9[(5'h11):(3'h6)] >> wire11[(4'hc):(4'hc)])};
              reg44 <= {(^($unsigned((wire7 ? wire42 : wire9)) ?
                      ((wire10 >> wire9) ?
                          (-wire8) : (wire6 ? (8'hb2) : wire42)) : wire10))};
              reg45 <= wire8[(5'h10):(3'h6)];
              reg46 <= reg44;
            end
          else
            begin
              reg43 <= wire10;
              reg44 <= (8'ha3);
              reg45 <= wire8;
              reg46 <= (wire42 >>> (~($signed(((8'hae) | reg46)) ?
                  reg45 : wire6)));
            end
          reg47 <= $signed(($unsigned((((8'hb6) - wire42) ?
              (wire8 ?
                  reg43 : (8'ha6)) : (wire8 >>> wire9))) + (~|reg45[(4'hb):(2'h2)])));
          if ((~^($signed(($signed(wire10) <<< (wire9 ?
              reg43 : (8'ha6)))) ^~ $unsigned(wire11))))
            begin
              reg48 <= (|reg45);
              reg49 <= $signed((~|reg48));
              reg50 <= {{$unsigned((8'h9c))}};
              reg51 <= $signed({$unsigned($signed($signed(wire10))),
                  reg48[(3'h5):(3'h4)]});
            end
          else
            begin
              reg48 <= ((~^{reg48}) ?
                  ((^~$unsigned($signed(wire10))) ?
                      (~^$unsigned((~^reg47))) : $unsigned(((~|wire9) ?
                          (wire42 < reg48) : (wire11 ?
                              reg45 : reg51)))) : (~reg46));
              reg49 <= reg45[(3'h7):(1'h0)];
            end
          reg52 <= $signed($signed(reg49[(4'ha):(4'ha)]));
        end
      else
        begin
          reg43 <= {{wire11,
                  $unsigned({wire11[(4'hb):(3'h7)], $unsigned(reg52)})},
              {$signed(wire6)}};
          reg44 <= $signed(wire7[(4'ha):(4'ha)]);
        end
      if (((-(!(reg46[(1'h1):(1'h1)] ? $unsigned((8'ha3)) : (7'h40)))) ?
          $unsigned((reg51 ?
              {reg51[(1'h1):(1'h1)],
                  $unsigned(reg44)} : wire6)) : wire7[(4'ha):(1'h0)]))
        begin
          reg53 <= reg52[(1'h1):(1'h1)];
          reg54 <= $unsigned({($signed(wire8) >>> $signed((reg47 ~^ wire9))),
              wire10});
          reg55 <= wire40[(1'h1):(1'h1)];
          reg56 <= $signed(reg54[(2'h2):(1'h1)]);
          reg57 <= ({{$unsigned($signed(reg52)),
                      (reg47 ? $signed(reg43) : (^~reg56))}} ?
              (^~$signed((reg54 ^ $signed(reg47)))) : {($signed($unsigned(wire10)) && $unsigned(reg55[(4'hc):(3'h4)])),
                  (^reg53)});
        end
      else
        begin
          reg53 <= reg44[(4'ha):(4'ha)];
          reg54 <= {(~|((reg52 ?
                  (reg47 ?
                      (8'hab) : reg56) : $signed(reg46)) << $signed((&reg48))))};
          reg55 <= (reg51 + (reg51[(1'h1):(1'h0)] ?
              $signed(((|wire10) ~^ (reg54 || reg46))) : ($signed(wire42[(1'h0):(1'h0)]) ?
                  $unsigned((wire11 >> wire42)) : ((wire8 ~^ wire7) == reg53[(2'h2):(1'h0)]))));
          reg56 <= wire6;
          reg57 <= $signed($signed($unsigned(reg56[(3'h7):(1'h1)])));
        end
      reg58 <= ($unsigned($unsigned($unsigned(wire7[(3'h4):(1'h0)]))) ?
          $signed(reg43[(3'h7):(3'h6)]) : reg50);
    end
  module59 #() modinst79 (wire78, clk, reg43, reg45, wire9, reg58);
  assign wire80 = $signed(($signed($signed(reg55[(4'hc):(1'h1)])) ?
                      (({wire10} ~^ (reg52 ? wire10 : wire42)) ?
                          ($signed((8'hbe)) || {reg53}) : ($signed(reg53) ^~ (&(8'hbc)))) : (reg56[(4'hf):(4'h8)] <<< ($unsigned(wire7) == reg54))));
  assign wire81 = (7'h42);
  assign wire82 = ((((wire11[(4'hc):(2'h2)] ?
                          wire8[(4'he):(4'hb)] : wire78[(1'h1):(1'h1)]) >> wire40[(3'h7):(2'h3)]) >>> $signed($unsigned($unsigned((8'hb2))))) ?
                      (~^$unsigned($signed({reg43,
                          wire10}))) : wire40[(3'h4):(2'h2)]);
  module83 #() modinst101 (.wire85(reg58), .clk(clk), .y(wire100), .wire86(wire11), .wire87(reg47), .wire84(wire6));
endmodule

module module83
#(parameter param99 = (({(!(8'hac))} != ((((8'haf) != (7'h41)) ? ((8'hb5) && (8'hbe)) : {(8'hbb), (8'hbd)}) >> (|(|(8'hb0))))) ? (-{((&(8'ha5)) < ((8'ha2) <<< (8'hbf))), ((~^(7'h44)) ? ((8'hb4) ? (8'ha2) : (8'h9d)) : {(8'hb9)})}) : {(8'h9f)}))
(y, clk, wire87, wire86, wire85, wire84);
  output wire [(32'h64):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h15):(1'h0)] wire87;
  input wire [(3'h7):(1'h0)] wire86;
  input wire signed [(5'h11):(1'h0)] wire85;
  input wire signed [(5'h12):(1'h0)] wire84;
  wire [(4'hd):(1'h0)] wire98;
  wire [(5'h13):(1'h0)] wire97;
  wire [(3'h5):(1'h0)] wire96;
  wire [(2'h3):(1'h0)] wire95;
  reg signed [(5'h15):(1'h0)] reg94 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg93 = (1'h0);
  reg [(2'h3):(1'h0)] reg92 = (1'h0);
  reg [(2'h2):(1'h0)] reg91 = (1'h0);
  reg [(4'h8):(1'h0)] reg90 = (1'h0);
  reg [(2'h2):(1'h0)] reg89 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg88 = (1'h0);
  assign y = {wire98,
                 wire97,
                 wire96,
                 wire95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg88 <= (((~|wire86) ?
          wire84 : (^~((~&wire85) ?
              wire86 : (wire85 ? (8'haa) : wire86)))) && wire87[(4'hd):(1'h0)]);
      reg89 <= $signed(wire85[(4'he):(1'h1)]);
      reg90 <= wire84[(1'h0):(1'h0)];
    end
  always
    @(posedge clk) begin
      reg91 <= $unsigned($signed((wire84 - $unsigned($unsigned(wire85)))));
    end
  always
    @(posedge clk) begin
      reg92 <= reg88;
      reg93 <= reg92[(2'h3):(1'h1)];
      reg94 <= (~&((reg92 ?
              $unsigned(((8'ha0) ^~ wire86)) : ($unsigned(reg92) ?
                  (+reg92) : reg89[(1'h0):(1'h0)])) ?
          (~^(reg88[(3'h4):(2'h3)] - $signed(reg93))) : wire86));
    end
  assign wire95 = $signed(wire87);
  assign wire96 = $unsigned((({reg92} ?
                      $signed(((7'h41) ~^ reg92)) : ($unsigned(reg89) - $unsigned(reg94))) && $signed($signed(wire87))));
  assign wire97 = ((~&reg90) & (|(wire86[(2'h2):(1'h0)] ?
                      ((8'h9c) & (reg91 ?
                          wire86 : wire87)) : ((-wire87) ^ wire86[(3'h4):(2'h2)]))));
  assign wire98 = wire97;
endmodule

module module59
#(parameter param76 = {((~&{(^(8'hbb)), (-(8'ha5))}) > {(^{(8'hae), (8'haf)}), ((~(8'h9f)) && (8'ha6))}), (~((!((8'hac) | (8'ha5))) ? ((!(8'hb2)) ? ((8'hb9) >>> (8'haa)) : (!(8'hb3))) : (&(8'hba))))}, 
parameter param77 = (+({{(~|param76)}, {{param76, param76}}} && {((param76 ? param76 : param76) ? ((8'hb9) ? param76 : param76) : (-param76)), param76})))
(y, clk, wire63, wire62, wire61, wire60);
  output wire [(32'h83):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire63;
  input wire [(4'hb):(1'h0)] wire62;
  input wire [(5'h14):(1'h0)] wire61;
  input wire [(5'h15):(1'h0)] wire60;
  wire [(4'h9):(1'h0)] wire75;
  wire [(5'h15):(1'h0)] wire74;
  wire signed [(3'h7):(1'h0)] wire73;
  wire signed [(2'h3):(1'h0)] wire72;
  wire [(5'h14):(1'h0)] wire71;
  wire signed [(4'hb):(1'h0)] wire70;
  wire signed [(2'h2):(1'h0)] wire69;
  wire [(2'h2):(1'h0)] wire68;
  wire signed [(4'ha):(1'h0)] wire67;
  wire signed [(5'h15):(1'h0)] wire66;
  wire [(5'h12):(1'h0)] wire65;
  wire signed [(3'h6):(1'h0)] wire64;
  assign y = {wire75,
                 wire74,
                 wire73,
                 wire72,
                 wire71,
                 wire70,
                 wire69,
                 wire68,
                 wire67,
                 wire66,
                 wire65,
                 wire64,
                 (1'h0)};
  assign wire64 = (~&(^wire61));
  assign wire65 = $signed((8'ha3));
  assign wire66 = $unsigned(((8'ha1) ?
                      $unsigned(wire65[(4'he):(3'h6)]) : $signed(wire64)));
  assign wire67 = $signed(wire61);
  assign wire68 = wire60[(5'h12):(4'h8)];
  assign wire69 = wire64[(3'h5):(2'h3)];
  assign wire70 = ((8'ha9) ~^ (!wire62[(1'h0):(1'h0)]));
  assign wire71 = (8'hbb);
  assign wire72 = wire69[(2'h2):(2'h2)];
  assign wire73 = ({wire65[(4'hf):(4'hb)]} * wire68);
  assign wire74 = {(|(wire69[(1'h1):(1'h0)] - wire64[(2'h3):(2'h2)])),
                      wire69[(2'h2):(1'h0)]};
  assign wire75 = ($signed((wire61 | $signed((wire70 & wire61)))) & (|wire69[(1'h0):(1'h0)]));
endmodule

module module12
#(parameter param39 = ((~|(({(8'hb1), (8'hb6)} | ((8'had) ? (8'ha4) : (7'h44))) ? (!(|(8'hb1))) : ((+(8'h9c)) < ((8'hb0) ? (8'hbe) : (8'hb7))))) >= {(^~((~^(7'h43)) ? ((7'h43) < (8'hbf)) : ((7'h44) ? (8'ha4) : (8'hb0)))), (8'ha8)}))
(y, clk, wire16, wire15, wire14, wire13);
  output wire [(32'hee):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'he):(1'h0)] wire16;
  input wire [(4'h9):(1'h0)] wire15;
  input wire [(3'h7):(1'h0)] wire14;
  input wire signed [(2'h2):(1'h0)] wire13;
  wire [(5'h14):(1'h0)] wire38;
  wire signed [(3'h4):(1'h0)] wire37;
  wire [(5'h15):(1'h0)] wire36;
  wire signed [(4'hd):(1'h0)] wire35;
  wire signed [(5'h10):(1'h0)] wire34;
  wire [(4'hd):(1'h0)] wire33;
  wire signed [(2'h3):(1'h0)] wire32;
  wire [(5'h12):(1'h0)] wire31;
  wire [(3'h7):(1'h0)] wire30;
  wire [(4'ha):(1'h0)] wire29;
  wire [(4'h8):(1'h0)] wire28;
  wire signed [(5'h10):(1'h0)] wire27;
  wire signed [(3'h5):(1'h0)] wire26;
  wire [(2'h2):(1'h0)] wire25;
  wire [(4'h9):(1'h0)] wire24;
  wire signed [(2'h2):(1'h0)] wire23;
  wire signed [(4'hc):(1'h0)] wire22;
  wire signed [(4'hb):(1'h0)] wire18;
  wire signed [(5'h15):(1'h0)] wire17;
  reg [(3'h6):(1'h0)] reg21 = (1'h0);
  reg [(2'h3):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg19 = (1'h0);
  assign y = {wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire28,
                 wire27,
                 wire26,
                 wire25,
                 wire24,
                 wire23,
                 wire22,
                 wire18,
                 wire17,
                 reg21,
                 reg20,
                 reg19,
                 (1'h0)};
  assign wire17 = wire15[(1'h0):(1'h0)];
  assign wire18 = (+(~(wire17[(4'h9):(3'h4)] ?
                      ($signed(wire13) && (wire17 | wire13)) : $signed((wire16 ?
                          wire17 : wire16)))));
  always
    @(posedge clk) begin
      reg19 <= $signed($signed(wire18[(4'ha):(2'h2)]));
      reg20 <= wire14;
      reg21 <= $unsigned((((wire18[(2'h2):(1'h1)] >>> $unsigned((8'ha5))) << $unsigned(wire15[(3'h6):(1'h1)])) >> $unsigned((~|reg19))));
    end
  assign wire22 = (!wire17);
  assign wire23 = ($unsigned(wire18) >>> reg21);
  assign wire24 = wire18[(3'h4):(2'h2)];
  assign wire25 = (~^({$signed($unsigned(reg20)),
                          ($unsigned((8'hab)) ?
                              $unsigned(wire13) : (~wire14))} ?
                      (($unsigned(reg21) ?
                          reg21[(1'h0):(1'h0)] : {reg21}) && (reg21 != (^wire22))) : {wire18,
                          $signed(wire15)}));
  assign wire26 = $signed(wire14[(3'h7):(3'h4)]);
  assign wire27 = wire23;
  assign wire28 = $unsigned(wire24);
  assign wire29 = wire23[(1'h1):(1'h0)];
  assign wire30 = $signed((!wire16[(1'h1):(1'h0)]));
  assign wire31 = ({($signed(wire28[(3'h7):(3'h5)]) ?
                              wire28[(2'h3):(2'h3)] : wire26[(1'h0):(1'h0)]),
                          $signed(wire22[(4'h9):(1'h1)])} ?
                      (8'hb5) : $unsigned(((wire26[(1'h1):(1'h1)] >> (wire16 ^~ wire27)) ?
                          $signed((wire23 ? wire17 : reg21)) : {reg20,
                              $signed(wire23)})));
  assign wire32 = ($signed({((wire16 ? (8'ha6) : wire24) ?
                          wire18 : (8'haf))}) + (&wire17));
  assign wire33 = $signed($signed(($signed(reg21[(2'h3):(2'h2)]) ?
                      $signed((wire15 <<< wire22)) : wire22)));
  assign wire34 = wire31[(3'h5):(3'h5)];
  assign wire35 = ((reg20[(1'h0):(1'h0)] - $unsigned($signed((8'h9c)))) ?
                      wire31 : (~(|$unsigned((wire24 - wire23)))));
  assign wire36 = {$signed($signed(((^wire33) ? (8'hac) : $signed(wire30)))),
                      wire25};
  assign wire37 = (^~$signed((reg19[(4'he):(2'h2)] ?
                      (~|$unsigned(wire27)) : ($unsigned(wire27) || (wire22 <<< (8'ha3))))));
  assign wire38 = ({(-{(reg21 == wire18)}), $unsigned(wire24[(2'h3):(1'h0)])} ?
                      $signed(wire31) : ((wire14 ? (-wire37) : wire23) ?
                          $unsigned($unsigned({wire14})) : $signed(((wire35 >= (8'h9f)) + $signed(wire22)))));
endmodule
