\hypertarget{struct_e_t_f___mem_map}{}\section{E\+T\+F\+\_\+\+Mem\+Map Struct Reference}
\label{struct_e_t_f___mem_map}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_ad893993c7fca4a17b0e50d48283dc8a4}{F\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_aa50938e7ba3b91d0bc8417397ef82267}{P\+C\+R}
\item 
\hypertarget{struct_e_t_f___mem_map_a5c1c16f3f002fbc3cb5f2264844bc692}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}3812\mbox{]}\label{struct_e_t_f___mem_map_a5c1c16f3f002fbc3cb5f2264844bc692}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_ab9991b5782efe3ff465d49f40ed0bbfa}{I\+T\+A\+T\+B\+D\+A\+T\+A0}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_ab6920fa131f508ff5a9b6817be95bed5}{I\+T\+A\+T\+B\+C\+T\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a43cd2057b8fcb847375a18e4638f923e}{I\+T\+A\+T\+B\+C\+T\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a25f602259e8235c0a7d5a95d27a0ad8d}{I\+T\+A\+T\+B\+C\+T\+R0}
\item 
\hypertarget{struct_e_t_f___mem_map_a2951877523cf3492cf40b3dd1542043c}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4\mbox{]}\label{struct_e_t_f___mem_map_a2951877523cf3492cf40b3dd1542043c}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a287d5070161434a42360e126bd310a1a}{I\+T\+C\+T\+R\+L}
\item 
\hypertarget{struct_e_t_f___mem_map_a5f1bd0e51482e5fab2c10a3f115fdb02}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}156\mbox{]}\label{struct_e_t_f___mem_map_a5f1bd0e51482e5fab2c10a3f115fdb02}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a044d760d7129c74de25a8f82ea1b4624}{C\+L\+A\+I\+M\+S\+E\+T}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a91788605a9f984b8e1a998b4f9b0b606}{C\+L\+A\+I\+M\+C\+L\+R}
\item 
\hypertarget{struct_e_t_f___mem_map_aaa7818d738601566aed457d81951ccd3}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}\label{struct_e_t_f___mem_map_aaa7818d738601566aed457d81951ccd3}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_ac5caea67f9fed40ab8f183954f6401a8}{L\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a404d7b7ce01537cb61bbb7c2d2ec1de5}{L\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_ae403364ae54b1eb918a559349465a7a8}{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}
\item 
\hypertarget{struct_e_t_f___mem_map_a5b494470b3e1b4ce74b9ed148cb14358}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}12\mbox{]}\label{struct_e_t_f___mem_map_a5b494470b3e1b4ce74b9ed148cb14358}

\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_aee80b184feed55cdc9d611672417d6e6}{D\+E\+V\+I\+D}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a6bc4c22708e71bde72f0c04236c471c5}{D\+E\+V\+T\+Y\+P\+E}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a955a81d9c5e73e129ca965fa226bfde8}{P\+I\+D\+R4}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a3054ae260a217f950e2c7793ff27855d}{P\+I\+D\+R5}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a3448111767c72273ead546c08f49047b}{P\+I\+D\+R6}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a53393d8ce48a43bed1d5568561776a5c}{P\+I\+D\+R7}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a0ed9ad5240882ee853a4f4e8871c145f}{P\+I\+D\+R0}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a70c724eb6523bbe1eedd98c71922cf65}{P\+I\+D\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a4b3e618b1219f136bfd2e2846b1c1b1c}{P\+I\+D\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a1132bf279f207a39e89f2fab3d384308}{P\+I\+D\+R3}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_aa11e0d070ab0917209b9dbd000f0dd3f}{C\+I\+D\+R0}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_af7c4231d402d34bc78649e996d0595a5}{C\+I\+D\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_aa4497a28e03196ee5a3d4c6cf8a7892f}{C\+I\+D\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_e_t_f___mem_map_a8ff6c84678887a89964218abe295b05f}{C\+I\+D\+R3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
E\+T\+F -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_e_t_f___mem_map_ae403364ae54b1eb918a559349465a7a8}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!A\+U\+T\+H\+S\+T\+A\+T\+U\+S@{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}}
\index{A\+U\+T\+H\+S\+T\+A\+T\+U\+S@{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{A\+U\+T\+H\+S\+T\+A\+T\+U\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+A\+U\+T\+H\+S\+T\+A\+T\+U\+S}\label{struct_e_t_f___mem_map_ae403364ae54b1eb918a559349465a7a8}
Authentication Status Register, offset\+: 0x\+F\+B8 \hypertarget{struct_e_t_f___mem_map_aa11e0d070ab0917209b9dbd000f0dd3f}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!C\+I\+D\+R0@{C\+I\+D\+R0}}
\index{C\+I\+D\+R0@{C\+I\+D\+R0}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R0}\label{struct_e_t_f___mem_map_aa11e0d070ab0917209b9dbd000f0dd3f}
Component Identification Register 0, offset\+: 0x\+F\+F0 \hypertarget{struct_e_t_f___mem_map_af7c4231d402d34bc78649e996d0595a5}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!C\+I\+D\+R1@{C\+I\+D\+R1}}
\index{C\+I\+D\+R1@{C\+I\+D\+R1}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R1}\label{struct_e_t_f___mem_map_af7c4231d402d34bc78649e996d0595a5}
Component Identification Register 1, offset\+: 0x\+F\+F4 \hypertarget{struct_e_t_f___mem_map_aa4497a28e03196ee5a3d4c6cf8a7892f}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!C\+I\+D\+R2@{C\+I\+D\+R2}}
\index{C\+I\+D\+R2@{C\+I\+D\+R2}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R2}\label{struct_e_t_f___mem_map_aa4497a28e03196ee5a3d4c6cf8a7892f}
Component Identification Register 2, offset\+: 0x\+F\+F8 \hypertarget{struct_e_t_f___mem_map_a8ff6c84678887a89964218abe295b05f}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!C\+I\+D\+R3@{C\+I\+D\+R3}}
\index{C\+I\+D\+R3@{C\+I\+D\+R3}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+C\+I\+D\+R3}\label{struct_e_t_f___mem_map_a8ff6c84678887a89964218abe295b05f}
Component Identification Register 3, offset\+: 0x\+F\+F\+C \hypertarget{struct_e_t_f___mem_map_a91788605a9f984b8e1a998b4f9b0b606}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!C\+L\+A\+I\+M\+C\+L\+R@{C\+L\+A\+I\+M\+C\+L\+R}}
\index{C\+L\+A\+I\+M\+C\+L\+R@{C\+L\+A\+I\+M\+C\+L\+R}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+A\+I\+M\+C\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+C\+L\+A\+I\+M\+C\+L\+R}\label{struct_e_t_f___mem_map_a91788605a9f984b8e1a998b4f9b0b606}
Claim Tag Clear Register, offset\+: 0x\+F\+A4 \hypertarget{struct_e_t_f___mem_map_a044d760d7129c74de25a8f82ea1b4624}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!C\+L\+A\+I\+M\+S\+E\+T@{C\+L\+A\+I\+M\+S\+E\+T}}
\index{C\+L\+A\+I\+M\+S\+E\+T@{C\+L\+A\+I\+M\+S\+E\+T}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+A\+I\+M\+S\+E\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+C\+L\+A\+I\+M\+S\+E\+T}\label{struct_e_t_f___mem_map_a044d760d7129c74de25a8f82ea1b4624}
Claim Tag Set Register, offset\+: 0x\+F\+A0 \hypertarget{struct_e_t_f___mem_map_aee80b184feed55cdc9d611672417d6e6}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!D\+E\+V\+I\+D@{D\+E\+V\+I\+D}}
\index{D\+E\+V\+I\+D@{D\+E\+V\+I\+D}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+D}\label{struct_e_t_f___mem_map_aee80b184feed55cdc9d611672417d6e6}
Device I\+D Register, offset\+: 0x\+F\+C8 \hypertarget{struct_e_t_f___mem_map_a6bc4c22708e71bde72f0c04236c471c5}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!D\+E\+V\+T\+Y\+P\+E@{D\+E\+V\+T\+Y\+P\+E}}
\index{D\+E\+V\+T\+Y\+P\+E@{D\+E\+V\+T\+Y\+P\+E}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+T\+Y\+P\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+D\+E\+V\+T\+Y\+P\+E}\label{struct_e_t_f___mem_map_a6bc4c22708e71bde72f0c04236c471c5}
Device Type Identifier Register, offset\+: 0x\+F\+C\+C \hypertarget{struct_e_t_f___mem_map_ad893993c7fca4a17b0e50d48283dc8a4}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!F\+C\+R@{F\+C\+R}}
\index{F\+C\+R@{F\+C\+R}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{F\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+F\+C\+R}\label{struct_e_t_f___mem_map_ad893993c7fca4a17b0e50d48283dc8a4}
Funnel Control Register, offset\+: 0x0 \hypertarget{struct_e_t_f___mem_map_a25f602259e8235c0a7d5a95d27a0ad8d}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}}
\index{I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+C\+T\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+C\+T\+R0}\label{struct_e_t_f___mem_map_a25f602259e8235c0a7d5a95d27a0ad8d}
Integration Register, I\+T\+A\+T\+B\+C\+T\+R0, offset\+: 0x\+E\+F8 \hypertarget{struct_e_t_f___mem_map_a43cd2057b8fcb847375a18e4638f923e}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+C\+T\+R1@{I\+T\+A\+T\+B\+C\+T\+R1}}
\index{I\+T\+A\+T\+B\+C\+T\+R1@{I\+T\+A\+T\+B\+C\+T\+R1}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+C\+T\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+C\+T\+R1}\label{struct_e_t_f___mem_map_a43cd2057b8fcb847375a18e4638f923e}
Integration Register, I\+T\+A\+T\+B\+C\+T\+R1, offset\+: 0x\+E\+F4 \hypertarget{struct_e_t_f___mem_map_ab6920fa131f508ff5a9b6817be95bed5}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}}
\index{I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+C\+T\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+C\+T\+R2}\label{struct_e_t_f___mem_map_ab6920fa131f508ff5a9b6817be95bed5}
Integration Register, I\+T\+A\+T\+B\+C\+T\+R2, offset\+: 0x\+E\+F0 \hypertarget{struct_e_t_f___mem_map_ab9991b5782efe3ff465d49f40ed0bbfa}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+D\+A\+T\+A0@{I\+T\+A\+T\+B\+D\+A\+T\+A0}}
\index{I\+T\+A\+T\+B\+D\+A\+T\+A0@{I\+T\+A\+T\+B\+D\+A\+T\+A0}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+D\+A\+T\+A0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+D\+A\+T\+A0}\label{struct_e_t_f___mem_map_ab9991b5782efe3ff465d49f40ed0bbfa}
Integration Register, I\+T\+A\+T\+B\+D\+A\+T\+A0, offset\+: 0x\+E\+E\+C \hypertarget{struct_e_t_f___mem_map_a287d5070161434a42360e126bd310a1a}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!I\+T\+C\+T\+R\+L@{I\+T\+C\+T\+R\+L}}
\index{I\+T\+C\+T\+R\+L@{I\+T\+C\+T\+R\+L}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+I\+T\+C\+T\+R\+L}\label{struct_e_t_f___mem_map_a287d5070161434a42360e126bd310a1a}
Integration Mode Control Register, offset\+: 0x\+F00 \hypertarget{struct_e_t_f___mem_map_ac5caea67f9fed40ab8f183954f6401a8}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!L\+A\+R@{L\+A\+R}}
\index{L\+A\+R@{L\+A\+R}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{L\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+L\+A\+R}\label{struct_e_t_f___mem_map_ac5caea67f9fed40ab8f183954f6401a8}
Lock Access Register, offset\+: 0x\+F\+B0 \hypertarget{struct_e_t_f___mem_map_a404d7b7ce01537cb61bbb7c2d2ec1de5}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!L\+S\+R@{L\+S\+R}}
\index{L\+S\+R@{L\+S\+R}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{L\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+L\+S\+R}\label{struct_e_t_f___mem_map_a404d7b7ce01537cb61bbb7c2d2ec1de5}
Lock Status Register, offset\+: 0x\+F\+B4 \hypertarget{struct_e_t_f___mem_map_aa50938e7ba3b91d0bc8417397ef82267}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!P\+C\+R@{P\+C\+R}}
\index{P\+C\+R@{P\+C\+R}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{P\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+P\+C\+R}\label{struct_e_t_f___mem_map_aa50938e7ba3b91d0bc8417397ef82267}
Priority Control Register, offset\+: 0x4 \hypertarget{struct_e_t_f___mem_map_a0ed9ad5240882ee853a4f4e8871c145f}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!P\+I\+D\+R0@{P\+I\+D\+R0}}
\index{P\+I\+D\+R0@{P\+I\+D\+R0}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R0}\label{struct_e_t_f___mem_map_a0ed9ad5240882ee853a4f4e8871c145f}
Peripheral Identification Register 0, offset\+: 0x\+F\+E0 \hypertarget{struct_e_t_f___mem_map_a70c724eb6523bbe1eedd98c71922cf65}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!P\+I\+D\+R1@{P\+I\+D\+R1}}
\index{P\+I\+D\+R1@{P\+I\+D\+R1}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R1}\label{struct_e_t_f___mem_map_a70c724eb6523bbe1eedd98c71922cf65}
Peripheral Identification Register 1, offset\+: 0x\+F\+E4 \hypertarget{struct_e_t_f___mem_map_a4b3e618b1219f136bfd2e2846b1c1b1c}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!P\+I\+D\+R2@{P\+I\+D\+R2}}
\index{P\+I\+D\+R2@{P\+I\+D\+R2}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R2}\label{struct_e_t_f___mem_map_a4b3e618b1219f136bfd2e2846b1c1b1c}
Peripheral Identification Register 2, offset\+: 0x\+F\+E8 \hypertarget{struct_e_t_f___mem_map_a1132bf279f207a39e89f2fab3d384308}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!P\+I\+D\+R3@{P\+I\+D\+R3}}
\index{P\+I\+D\+R3@{P\+I\+D\+R3}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R3}\label{struct_e_t_f___mem_map_a1132bf279f207a39e89f2fab3d384308}
Peripheral Identification Register 3, offset\+: 0x\+F\+E\+C \hypertarget{struct_e_t_f___mem_map_a955a81d9c5e73e129ca965fa226bfde8}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!P\+I\+D\+R4@{P\+I\+D\+R4}}
\index{P\+I\+D\+R4@{P\+I\+D\+R4}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R4}\label{struct_e_t_f___mem_map_a955a81d9c5e73e129ca965fa226bfde8}
Peripheral Identification Register 4, offset\+: 0x\+F\+D0 \hypertarget{struct_e_t_f___mem_map_a3054ae260a217f950e2c7793ff27855d}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!P\+I\+D\+R5@{P\+I\+D\+R5}}
\index{P\+I\+D\+R5@{P\+I\+D\+R5}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R5}\label{struct_e_t_f___mem_map_a3054ae260a217f950e2c7793ff27855d}
Peripheral Identification Register 5, offset\+: 0x\+F\+D4 \hypertarget{struct_e_t_f___mem_map_a3448111767c72273ead546c08f49047b}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!P\+I\+D\+R6@{P\+I\+D\+R6}}
\index{P\+I\+D\+R6@{P\+I\+D\+R6}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R6}\label{struct_e_t_f___mem_map_a3448111767c72273ead546c08f49047b}
Peripheral Identification Register 6, offset\+: 0x\+F\+D8 \hypertarget{struct_e_t_f___mem_map_a53393d8ce48a43bed1d5568561776a5c}{}\index{E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}!P\+I\+D\+R7@{P\+I\+D\+R7}}
\index{P\+I\+D\+R7@{P\+I\+D\+R7}!E\+T\+F\+\_\+\+Mem\+Map@{E\+T\+F\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D\+R7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t E\+T\+F\+\_\+\+Mem\+Map\+::\+P\+I\+D\+R7}\label{struct_e_t_f___mem_map_a53393d8ce48a43bed1d5568561776a5c}
Peripheral Identification Register 7, offset\+: 0x\+F\+D\+C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
