Warning (10268): Verilog HDL information at BancoRegistro.v(57): always construct contains both blocking and non-blocking assignments File: C:/Datos/UNAL/Materias/2021-2/Electronica_Digital_I/lab04-2021-2-grupo7-2021-2/src/BancoRegistro.v Line: 57
