$date
	Wed Aug 21 09:40:55 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 3 ! q [2:0] $end
$var reg 1 " c $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % t $end
$scope module upDown_tb $end
$var wire 1 & and0 $end
$var wire 1 ' and1 $end
$var wire 1 ( and2 $end
$var wire 1 ) and3 $end
$var wire 1 " c $end
$var wire 1 * c1 $end
$var wire 1 # clk $end
$var wire 1 + or0 $end
$var wire 1 , or1 $end
$var wire 1 $ reset $end
$var wire 1 % t $end
$var wire 3 - q [2:0] $end
$scope module t0 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % t $end
$var reg 1 . q $end
$upscope $end
$scope module t1 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 + t $end
$var reg 1 / q $end
$upscope $end
$scope module t2 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 , t $end
$var reg 1 0 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
b0 -
0,
0+
1*
0)
0(
0'
0&
1%
1$
0#
0"
b0 !
$end
#5
1+
1&
b1 !
b1 -
1.
1#
0$
#10
0#
#15
0+
0,
0&
0(
0.
b10 !
b10 -
1/
1#
#20
0#
#25
1,
1+
1(
1&
b11 !
b11 -
1.
1#
#30
0#
#35
0+
0,
0&
0(
0.
0/
b100 !
b100 -
10
1#
#40
0#
#45
1+
1&
b101 !
b101 -
1.
1#
#50
0#
#55
0+
0,
0&
0(
0.
b110 !
b110 -
1/
1#
#60
0#
#65
1,
1+
1(
1&
b111 !
b111 -
1.
1#
#70
0#
#75
0+
0,
0&
0(
0.
0/
b0 !
b0 -
00
1#
#80
0#
#85
1+
1&
b1 !
b1 -
1.
1#
#90
0#
#95
0+
0,
0&
0(
0.
b10 !
b10 -
1/
1#
#100
0#
