Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c2573b9a7fc0486c86ecf427da721e59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Artix_USTCRVSoC_top_behav xil_defaultlib.Artix_USTCRVSoC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <soc_top> not found while processing module instance <soc_inst> [C:/Users/Timmy/Desktop/USTC-RVSoC-master/hardware/Vivado/Arty7/USTCRVSoC-Arty7.srcs/sources_1/new/Artix_USTCRVSoC_top.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
