ram1r1w2c16x128.v,verilog,xil_defaultlib,../../../../altsyncram2blk_mem.srcs/sources_1/ip/ram1r1w2c16x128/sim/ram1r1w2c16x128.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
