Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: System.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "System.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "System"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : System
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\PulseModulation2.v" into library work
Parsing module <PulseModulation2>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Modulation.v" into library work
Parsing module <PulseModulation1>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensor.v" into library work
Parsing module <ping>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\orientation.v" into library work
Parsing module <orientation>.
WARNING:HDLCompiler:568 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\orientation.v" Line 42: Constant value is truncated to fit in <2> bits.
WARNING:HDLCompiler:568 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\orientation.v" Line 118: Constant value is truncated to fit in <2> bits.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Out.v" into library work
Parsing module <pulseout>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Acceleration_Modulation.v" into library work
Parsing module <acceleration_modulation>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensors.v" into library work
Parsing module <US_Sensors>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Servo.v" into library work
Parsing module <Servo>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Sensor_Data_Display.v" into library work
Parsing module <SevenDisplay>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Navigation_Directional_Button_Control.v" into library work
Parsing module <direction_control>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Controller.v" into library work
Parsing module <mc>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Navigation.v" into library work
Parsing module <Navigation>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" into library work
Parsing module <Arm>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\System.v" into library work
Parsing module <System>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <System>.

Elaborating module <Navigation>.

Elaborating module <SevenDisplay>.

Elaborating module <direction_control>.

Elaborating module <mc>.

Elaborating module <pulseout>.
WARNING:HDLCompiler:872 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Out.v" Line 35: Using initial value of refresh since it is never assigned

Elaborating module <PulseModulation1>.
WARNING:HDLCompiler:872 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Modulation.v" Line 30: Using initial value of direction since it is never assigned
WARNING:HDLCompiler:189 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Out.v" Line 49: Size mismatch in connection of port <Pulse>. Formal port size is 21-bit while actual signal size is 22-bit.

Elaborating module <PulseModulation2>.
WARNING:HDLCompiler:872 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\PulseModulation2.v" Line 30: Using initial value of direction since it is never assigned
WARNING:HDLCompiler:189 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Out.v" Line 57: Size mismatch in connection of port <Pulse>. Formal port size is 21-bit while actual signal size is 22-bit.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Out.v" Line 61: Result of 22-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Out.v" Line 69: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Out.v" Line 74: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Out.v" Line 76: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <acceleration_modulation>.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Acceleration_Modulation.v" Line 37: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Acceleration_Modulation.v" Line 43: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Acceleration_Modulation.v" Line 45: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Acceleration_Modulation.v" Line 53: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <US_Sensors>.

Elaborating module <ping>.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensor.v" Line 79: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensor.v" Line 126: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensor.v" Line 129: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensor.v" Line 75: Assignment to test ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensors.v" Line 47: Assignment to enable1 ignored, since the identifier is never used

Elaborating module <debounce>.
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensors.v" Line 64: Assignment to enable2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensors.v" Line 81: Assignment to enable3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensors.v" Line 98: Assignment to enable4 ignored, since the identifier is never used

Elaborating module <orientation>.
WARNING:HDLCompiler:634 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensors.v" Line 37: Net <reset> does not have a driver.
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Navigation.v" Line 114: Assignment to ANGLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Navigation.v" Line 115: Assignment to ANGLE_DIRECTION ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Navigation.v" Line 119: Assignment to DISTANCE_BACK ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Navigation.v" Line 129: Result of 20-bit expression is truncated to fit in 19-bit target.

Elaborating module <Arm>.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 64: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 80: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 86: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 106: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 112: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 130: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 136: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 154: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 157: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 60: Assignment to CLAW_FLAG0 ignored, since the identifier is never used

Elaborating module <Servo>.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Servo.v" Line 42: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Servo.v" Line 44: Result of 32-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:189 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 184: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 193: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 202: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 210: Size mismatch in connection of port <IN>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v" Line 211: Size mismatch in connection of port <OUT>. Formal port size is 8-bit while actual signal size is 1-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <System>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\System.v".
    Summary:
	no macro.
Unit <System> synthesized.

Synthesizing Unit <Navigation>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Navigation.v".
        NEUTRAL = 5'b00000
        FORWARD = 5'b00001
        REVERSE = 5'b00010
        FORWARD_RIGHT = 5'b00011
        BACK_RIGHT = 5'b00111
        FORWARD_LEFT = 5'b11000
        BACK_LEFT = 5'b10000
        R_360 = 5'b10011
        L_360 = 5'b11001
        BOTH_100 = 5'b11111
        BOTH_88 = 5'b11011
        BOTH_75 = 5'b10111
        BOTH_62 = 5'b10011
        BOTH_50 = 5'b01111
        BOTH_38 = 5'b01011
        BOTH_25 = 5'b00111
        BOTH_17 = 5'b00011
WARNING:Xst:647 - Input <SW<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Navigation.v" line 106: Output port <ANGLE> of the instance <US_DATA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Navigation.v" line 106: Output port <ANGLE_DIRECTION> of the instance <US_DATA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Navigation.v" line 106: Output port <DISTANCE4_DEBOUNCED> of the instance <US_DATA> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <DIR_STATE>.
    Found 5-bit register for signal <PWM_STATE>.
    Found 19-bit register for signal <count>.
    Found 19-bit adder for signal <count[18]_GND_2_o_add_2_OUT> created at line 129.
    Found 19-bit comparator greater for signal <n0002> created at line 126
    Found 8-bit comparator lessequal for signal <n0014> created at line 141
    Found 8-bit comparator lessequal for signal <n0017> created at line 143
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Navigation> synthesized.

Synthesizing Unit <SevenDisplay>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Sensor_Data_Display.v".
WARNING:Xst:2999 - Signal 'SSEG_DISPLAY', unconnected in block 'SevenDisplay', is tied to its initial value.
WARNING:Xst:2999 - Signal 'SSEG_LED', unconnected in block 'SevenDisplay', is tied to its initial value.
    Found 16x8-bit single-port Read Only RAM <Mram_SSEG_DISPLAY> for signal <SSEG_DISPLAY>.
    Found 4x4-bit single-port Read Only RAM <Mram_SSEG_LED> for signal <SSEG_LED>.
    Found 8-bit register for signal <SSEG_CA>.
    Found 4-bit register for signal <SSEG_AN>.
    Found 4-bit 4-to-1 multiplexer for signal <_n0026> created at line 30.
    Summary:
	inferred   2 RAM(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SevenDisplay> synthesized.

Synthesizing Unit <direction_control>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Navigation_Directional_Button_Control.v".
        NEUTRAL = 5'b00000
        FORWARD = 5'b00001
        REVERSE = 5'b00010
        FORWARD_RIGHT = 5'b00011
        BACK_RIGHT = 5'b00111
        FORWARD_LEFT = 5'b11000
        BACK_LEFT = 5'b10000
        R_360 = 5'b10011
        L_360 = 5'b11001
        BOTH_100 = 5'b11111
        BOTH_88 = 5'b11011
        BOTH_75 = 5'b10111
        BOTH_62 = 5'b10011
        BOTH_50 = 5'b01111
        BOTH_38 = 5'b01011
        BOTH_25 = 5'b00111
        BOTH_17 = 5'b00011
    Found 5-bit register for signal <MC2>.
    Found 5-bit register for signal <MC1>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <direction_control> synthesized.

Synthesizing Unit <mc>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Controller.v".
    Summary:
	no macro.
Unit <mc> synthesized.

Synthesizing Unit <pulseout>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Out.v".
    Found 5-bit register for signal <MC1State>.
    Found 5-bit register for signal <MC2State>.
    Found 1-bit register for signal <PWM_MC1>.
    Found 1-bit register for signal <PWM_MC2>.
    Found 21-bit register for signal <count>.
    Found 5-bit adder for signal <MC1State[4]_GND_6_o_add_4_OUT> created at line 69.
    Found 5-bit adder for signal <MC2State[4]_GND_6_o_add_7_OUT> created at line 74.
    Found 21-bit adder for signal <count[20]_GND_6_o_add_9_OUT> created at line 76.
    Found 21-bit comparator greater for signal <n0000> created at line 63
    Found 22-bit comparator lessequal for signal <n0012> created at line 80
    Found 22-bit comparator lessequal for signal <n0014> created at line 86
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <pulseout> synthesized.

Synthesizing Unit <PulseModulation1>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Pulse_Modulation.v".
        CLK_RATE = 28'b0101111101011110000100000000
    Found 21-bit register for signal <Pulse>.
    Found 21-bit 8-to-1 multiplexer for signal <ModInfo[4]_GND_7_o_wide_mux_73_OUT> created at line 37.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <PulseModulation1> synthesized.

Synthesizing Unit <PulseModulation2>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\PulseModulation2.v".
        CLK_RATE = 28'b0101111101011110000100000000
    Found 21-bit register for signal <Pulse>.
    Found 21-bit 8-to-1 multiplexer for signal <ModInfo[4]_GND_9_o_wide_mux_74_OUT> created at line 37.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <PulseModulation2> synthesized.

Synthesizing Unit <acceleration_modulation>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\MC_Acceleration_Modulation.v".
    Found 5-bit register for signal <MCP>.
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count[24]_GND_11_o_add_2_OUT> created at line 37.
    Found 3-bit adder for signal <CURRENT_MC[4]_GND_11_o_add_5_OUT> created at line 43.
    Found 3-bit subtractor for signal <GND_11_o_GND_11_o_sub_13_OUT<2:0>> created at line 53.
    Found 25-bit comparator greater for signal <count[24]_GND_11_o_LessThan_2_o> created at line 36
    Found 2-bit comparator equal for signal <CURRENT_MC[1]_DESIRED_MC[1]_equal_4_o> created at line 41
    Found 3-bit comparator greater for signal <CURRENT_MC[4]_DESIRED_MC[4]_LessThan_5_o> created at line 42
    Found 3-bit comparator greater for signal <DESIRED_MC[4]_CURRENT_MC[4]_LessThan_7_o> created at line 44
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <acceleration_modulation> synthesized.

Synthesizing Unit <US_Sensors>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensors.v".
INFO:Xst:3210 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensors.v" line 42: Output port <enable> of the instance <sensor1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensors.v" line 59: Output port <enable> of the instance <sensor2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensors.v" line 76: Output port <enable> of the instance <sensor3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensors.v" line 93: Output port <enable> of the instance <sensor4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <US_Sensors> synthesized.

Synthesizing Unit <ping>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\US_Sensor.v".
        INCH = 7231
        CENT = 2847
        UNIT_CLKS = 2847
        trigger = 250
        pause_for_input = 37500
        min_input = 1000
        max_input = 925000
        cycle_time = 1500000
    Found 1-bit register for signal <ENABLE>.
    Found 1-bit register for signal <WriteData>.
    Found 1-bit register for signal <RW>.
    Found 8-bit register for signal <inRead>.
    Found 8-bit register for signal <distCount>.
    Found 16-bit register for signal <i>.
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_13_o_add_4_OUT> created at line 79.
    Found 16-bit adder for signal <i[15]_GND_13_o_add_16_OUT> created at line 126.
    Found 8-bit adder for signal <distCount[7]_GND_13_o_add_19_OUT> created at line 129.
    Found 1-bit tristate buffer for signal <sig> created at line 62
    Found 26-bit comparator greater for signal <count[25]_GND_13_o_LessThan_9_o> created at line 99
    Found 26-bit comparator greater for signal <count[25]_GND_13_o_LessThan_12_o> created at line 111
    Found 26-bit comparator greater for signal <count[25]_GND_13_o_LessThan_14_o> created at line 117
    Found 26-bit comparator greater for signal <count[25]_GND_13_o_LessThan_15_o> created at line 120
    Found 16-bit comparator lessequal for signal <i[15]_GND_13_o_LessThan_16_o> created at line 125
    Found 26-bit comparator greater for signal <count[25]_GND_13_o_LessThan_26_o> created at line 137
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ping> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\debounce.v".
        GOOD = 0
        NOISY1 = 1
        NOISY2 = 2
    Found 2-bit register for signal <NEXT_STATE>.
    Found 8-bit register for signal <OUT>.
    Found 8-bit register for signal <OLD_IN>.
    Found 2-bit register for signal <STATE>.
    Found 8-bit comparator equal for signal <IN[7]_OLD_IN[7]_equal_2_o> created at line 39
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <debounce> synthesized.

Synthesizing Unit <orientation>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\orientation.v".
    Found 2-bit register for signal <DIRECTION>.
    Found 8-bit register for signal <ANGLE>.
    Found 8-bit register for signal <X>.
    Found 8-bit subtractor for signal <DIST2[7]_DIST1[7]_sub_3_OUT> created at line 33.
    Found 8-bit subtractor for signal <DIST1[7]_DIST2[7]_sub_5_OUT> created at line 36.
    Found 128x8-bit Read Only RAM for signal <_n0244>
    Found 8-bit comparator greater for signal <DIST1[7]_DIST2[7]_LessThan_2_o> created at line 32
    Found 8-bit comparator greater for signal <DIST2[7]_DIST1[7]_LessThan_4_o> created at line 35
    Found 8-bit comparator equal for signal <DIST1[7]_DIST2[7]_equal_6_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <orientation> synthesized.

Synthesizing Unit <Arm>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Arm.v".
        CLAW_CLOSE = 199218
        CLAW_OPEN = 1
        UPPER_PICKUP = 31248
        UPPER_DROPOFF = 191394
        LOWER_PICKUP = 183400
        LOWER_DROPOFF = 113274
WARNING:Xst:647 - Input <SW<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <CLAW_DESIRED>.
    Found 20-bit register for signal <JOINTHIGH_DESIRED>.
    Found 20-bit register for signal <JOINTLOW_DESIRED>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <LED0>.
    Found 3-bit register for signal <debounce>.
    Found 1-bit register for signal <old_flag>.
    Found 28-bit register for signal <COUNT>.
    Found 28-bit adder for signal <COUNT[27]_GND_17_o_add_2_OUT> created at line 64.
    Found 3-bit adder for signal <debounce[2]_GND_17_o_add_29_OUT> created at line 154.
    Found 3-bit adder for signal <state[2]_GND_17_o_add_31_OUT> created at line 157.
    Found 28-bit comparator greater for signal <n0003> created at line 61
    Found 3-bit comparator greater for signal <debounce[2]_PWR_16_o_LessThan_29_o> created at line 150
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <Arm> synthesized.

Synthesizing Unit <Servo>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version 2.1 -Working - Arm and Navigation System - FPGA Presentation\Servo.v".
    Found 1-bit register for signal <PWM>.
    Found 1-bit register for signal <FLAG>.
    Found 20-bit register for signal <value>.
    Found 20-bit adder for signal <value[19]_GND_18_o_add_2_OUT> created at line 42.
    Found 20-bit subtractor for signal <GND_18_o_GND_18_o_sub_5_OUT<19:0>> created at line 44.
    Found 20-bit comparator greater for signal <value[19]_DESIRED[19]_LessThan_2_o> created at line 41
    Found 20-bit comparator lessequal for signal <DESIRED[19]_value[19]_LessThan_4_o> created at line 43
    Found 27-bit comparator lessequal for signal <n0007> created at line 52
    Found 20-bit comparator equal for signal <value[19]_DESIRED[19]_equal_11_o> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <Servo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 128x8-bit single-port Read Only RAM                   : 1
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 29
 16-bit adder                                          : 4
 19-bit adder                                          : 1
 20-bit addsub                                         : 3
 21-bit adder                                          : 1
 25-bit adder                                          : 2
 26-bit adder                                          : 4
 28-bit adder                                          : 1
 3-bit adder                                           : 4
 3-bit subtractor                                      : 2
 5-bit adder                                           : 2
 8-bit adder                                           : 4
 8-bit subtractor                                      : 1
# Registers                                            : 86
 1-bit register                                        : 22
 16-bit register                                       : 4
 19-bit register                                       : 1
 2-bit register                                        : 11
 20-bit register                                       : 6
 21-bit register                                       : 3
 25-bit register                                       : 2
 26-bit register                                       : 4
 28-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 8
 8-bit register                                        : 21
# Comparators                                          : 60
 16-bit comparator lessequal                           : 4
 19-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 20-bit comparator equal                               : 3
 20-bit comparator greater                             : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 2
 25-bit comparator greater                             : 2
 26-bit comparator greater                             : 20
 27-bit comparator lessequal                           : 3
 28-bit comparator greater                             : 1
 3-bit comparator greater                              : 5
 8-bit comparator equal                                : 6
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 142
 1-bit 2-to-1 multiplexer                              : 15
 16-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 10
 20-bit 2-to-1 multiplexer                             : 4
 21-bit 2-to-1 multiplexer                             : 14
 21-bit 8-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 36
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 14
 8-bit 2-to-1 multiplexer                              : 32
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <angle_calculator> is unconnected in block <US_DATA>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sensor4_debounce> is unconnected in block <US_DATA>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <MC2_2> in Unit <CONTROL> is equivalent to the following FF/Latch, which will be removed : <MC1_2> 
INFO:Xst:2261 - The FF/Latch <MC2_4> in Unit <CONTROL> is equivalent to the following FF/Latch, which will be removed : <MC1_4> 
INFO:Xst:2261 - The FF/Latch <MC2_3> in Unit <CONTROL> is equivalent to the following FF/Latch, which will be removed : <MC1_3> 
WARNING:Xst:1710 - FF/Latch <OLD_IN_1> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_2> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_3> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_4> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_5> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_6> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OLD_IN_7> (without init value) has a constant value of 0 in block <sw_debounce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <OUT_1> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_2> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_3> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_4> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_5> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_6> of sequential type is unconnected in block <sw_debounce>.
WARNING:Xst:2677 - Node <OUT_7> of sequential type is unconnected in block <sw_debounce>.

Synthesizing (advanced) Unit <Arm>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
The following registers are absorbed into counter <debounce>: 1 register on signal <debounce>.
Unit <Arm> synthesized (advanced).

Synthesizing (advanced) Unit <Navigation>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Navigation> synthesized (advanced).

Synthesizing (advanced) Unit <Servo>.
The following registers are absorbed into counter <value>: 1 register on signal <value>.
Unit <Servo> synthesized (advanced).

Synthesizing (advanced) Unit <SevenDisplay>.
INFO:Xst:3231 - The small RAM <Mram_SSEG_DISPLAY> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0026>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_SSEG_LED> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SCLK>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SevenDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <acceleration_modulation>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <acceleration_modulation> synthesized (advanced).

Synthesizing (advanced) Unit <orientation>.
INFO:Xst:3226 - The RAM <Mram__n0244> will be implemented as a BLOCK RAM, absorbing the following register(s): <X>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_16_o_DIST2[7]_mux_10_OUT<6:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <orientation> synthesized (advanced).

Synthesizing (advanced) Unit <pulseout>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <MC1State>: 1 register on signal <MC1State>.
The following registers are absorbed into counter <MC2State>: 1 register on signal <MC2State>.
Unit <pulseout> synthesized (advanced).
WARNING:Xst:2677 - Node <X_0> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_1> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_2> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_3> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_4> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_5> of sequential type is unconnected in block <orientation>.
WARNING:Xst:2677 - Node <X_6> of sequential type is unconnected in block <orientation>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 128x8-bit single-port block Read Only RAM             : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 17
 16-bit adder                                          : 4
 26-bit adder                                          : 4
 3-bit adder                                           : 2
 3-bit subtractor                                      : 2
 8-bit adder                                           : 4
 8-bit subtractor                                      : 1
# Counters                                             : 12
 19-bit up counter                                     : 1
 20-bit updown counter                                 : 3
 21-bit up counter                                     : 1
 25-bit up counter                                     : 2
 28-bit up counter                                     : 1
 3-bit up counter                                      : 2
 5-bit up counter                                      : 2
# Registers                                            : 509
 Flip-Flops                                            : 509
# Comparators                                          : 60
 16-bit comparator lessequal                           : 4
 19-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 20-bit comparator equal                               : 3
 20-bit comparator greater                             : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 2
 25-bit comparator greater                             : 2
 26-bit comparator greater                             : 20
 27-bit comparator lessequal                           : 3
 28-bit comparator greater                             : 1
 3-bit comparator greater                              : 5
 8-bit comparator equal                                : 6
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 148
 1-bit 2-to-1 multiplexer                              : 25
 16-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 10
 20-bit 2-to-1 multiplexer                             : 4
 21-bit 2-to-1 multiplexer                             : 14
 21-bit 8-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 36
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <MC2_2> in Unit <direction_control> is equivalent to the following FF/Latch, which will be removed : <MC1_2> 
INFO:Xst:2261 - The FF/Latch <MC2_4> in Unit <direction_control> is equivalent to the following FF/Latch, which will be removed : <MC1_4> 
INFO:Xst:2261 - The FF/Latch <MC2_3> in Unit <direction_control> is equivalent to the following FF/Latch, which will be removed : <MC1_3> 
WARNING:Xst:1710 - FF/Latch <SSEG_CA_7> (without init value) has a constant value of 1 in block <SevenDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PWM_STATE_0> (without init value) has a constant value of 1 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PWM_STATE_1> (without init value) has a constant value of 1 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Pulse_0> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_1> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_2> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_3> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_12> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_13> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_18> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_19> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_20> (without init value) has a constant value of 0 in block <PulseModulation1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Pulse_0> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_1> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_2> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_3> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_12> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_13> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_18> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_19> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_20> (without init value) has a constant value of 0 in block <PulseModulation2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_16 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_14 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_6 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_3 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_8 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_7 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_6 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_3 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <CLAW_DESIRED_19> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_18> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_15> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_14> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_13> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_12> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_10> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_8> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_7> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_6> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_3> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_2> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_19> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_18> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_15> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_11> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_5> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_2> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_0> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_19> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_18> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_13> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_11> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_10> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_9> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_2> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_0> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Pulse_4> in Unit <PulseModulation1> is equivalent to the following FF/Latch, which will be removed : <Pulse_14> 
INFO:Xst:2261 - The FF/Latch <Pulse_5> in Unit <PulseModulation1> is equivalent to the following FF/Latch, which will be removed : <Pulse_7> 
INFO:Xst:2261 - The FF/Latch <Pulse_9> in Unit <PulseModulation1> is equivalent to the following FF/Latch, which will be removed : <Pulse_15> 
INFO:Xst:2261 - The FF/Latch <Pulse_10> in Unit <PulseModulation1> is equivalent to the following FF/Latch, which will be removed : <Pulse_16> 
INFO:Xst:2261 - The FF/Latch <Pulse_6> in Unit <PulseModulation1> is equivalent to the following 3 FFs/Latches, which will be removed : <Pulse_8> <Pulse_11> <Pulse_17> 
INFO:Xst:2261 - The FF/Latch <Pulse_4> in Unit <PulseModulation2> is equivalent to the following FF/Latch, which will be removed : <Pulse_14> 
INFO:Xst:2261 - The FF/Latch <Pulse_5> in Unit <PulseModulation2> is equivalent to the following FF/Latch, which will be removed : <Pulse_7> 
INFO:Xst:2261 - The FF/Latch <Pulse_10> in Unit <PulseModulation2> is equivalent to the following FF/Latch, which will be removed : <Pulse_16> 
INFO:Xst:2261 - The FF/Latch <Pulse_9> in Unit <PulseModulation2> is equivalent to the following FF/Latch, which will be removed : <Pulse_15> 
INFO:Xst:2261 - The FF/Latch <Pulse_6> in Unit <PulseModulation2> is equivalent to the following 3 FFs/Latches, which will be removed : <Pulse_8> <Pulse_11> <Pulse_17> 
INFO:Xst:2261 - The FF/Latch <CLAW_DESIRED_1> in Unit <Arm> is equivalent to the following 6 FFs/Latches, which will be removed : <CLAW_DESIRED_4> <CLAW_DESIRED_5> <CLAW_DESIRED_9> <CLAW_DESIRED_11> <CLAW_DESIRED_16> <CLAW_DESIRED_17> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_14> in Unit <Arm> is equivalent to the following 2 FFs/Latches, which will be removed : <JOINTLOW_DESIRED_3> <JOINTLOW_DESIRED_6> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_4> in Unit <Arm> is equivalent to the following 3 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_12> <JOINTLOW_DESIRED_14> <JOINTLOW_DESIRED_17> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_7> in Unit <Arm> is equivalent to the following 5 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_8> <JOINTHIGH_DESIRED_17> <JOINTLOW_DESIRED_4> <JOINTLOW_DESIRED_12> <JOINTLOW_DESIRED_16> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_1> in Unit <Arm> is equivalent to the following 5 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_5> <JOINTHIGH_DESIRED_15> <JOINTLOW_DESIRED_1> <JOINTLOW_DESIRED_9> <JOINTLOW_DESIRED_13> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_3> in Unit <Arm> is equivalent to the following 4 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_6> <JOINTHIGH_DESIRED_16> <JOINTLOW_DESIRED_7> <JOINTLOW_DESIRED_8> 
WARNING:Xst:2973 - All outputs of instance <NAV/US_DATA/sensor4_debounce> of block <debounce> are unconnected in block <System>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <NAV/US_DATA/angle_calculator> of block <orientation> are unconnected in block <System>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/inRead_7> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/inRead_6> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/inRead_5> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/inRead_4> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/inRead_3> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/inRead_2> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/inRead_1> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/inRead_0> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/ENABLE> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_15> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_14> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_13> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_12> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_11> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_10> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_9> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_8> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_7> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_6> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_5> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_4> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_3> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_2> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_1> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/i_0> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/distCount_7> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/distCount_6> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/distCount_5> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/distCount_4> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/distCount_3> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/distCount_2> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/distCount_1> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor4/distCount_0> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor2/ENABLE> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor3/ENABLE> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor1/ENABLE> of sequential type is unconnected in block <System>.

Optimizing unit <System> ...

Optimizing unit <SevenDisplay> ...

Optimizing unit <direction_control> ...

Optimizing unit <acceleration_modulation> ...

Optimizing unit <pulseout> ...

Optimizing unit <PulseModulation1> ...

Optimizing unit <PulseModulation2> ...

Optimizing unit <orientation> ...

Optimizing unit <debounce> ...

Optimizing unit <Arm> ...

Optimizing unit <Servo> ...
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_1> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_2> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_3> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_4> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_5> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_6> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ARM/sw_debounce/OLD_IN_7> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <NAV/US_DATA/sensor2_debounce/OUT_0> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_1> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_2> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_3> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_4> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_5> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_6> of sequential type is unconnected in block <System>.
WARNING:Xst:2677 - Node <ARM/sw_debounce/OUT_7> of sequential type is unconnected in block <System>.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/count_21> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/count_22> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/count_23> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/count_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/count_25> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/i_12> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/i_13> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/i_14> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor1/i_15> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/count_21> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/count_22> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/count_23> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/count_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/count_25> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/i_12> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/i_13> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor4/count_25> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor4/count_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor4/count_23> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor4/count_22> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor4/count_21> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/i_15> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/i_14> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/i_13> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/i_12> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/count_25> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/count_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/count_23> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/count_22> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor2/count_21> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/i_15> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NAV/US_DATA/sensor3/i_14> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_25> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_23> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_22> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_21> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_26> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ARM/COUNT_27> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NAV/MC/MCSignal/count_20> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NAV/MC/AC_MOD2/count_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NAV/MC/AC_MOD1/count_24> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NAV/count_18> has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_10> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_10> <NAV/US_DATA/sensor3/count_10> <NAV/US_DATA/sensor1/count_10> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_11> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_11> <NAV/US_DATA/sensor3/count_11> <NAV/US_DATA/sensor1/count_11> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_12> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_12> <NAV/US_DATA/sensor3/count_12> <NAV/US_DATA/sensor1/count_12> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_13> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_13> <NAV/US_DATA/sensor3/count_13> <NAV/US_DATA/sensor1/count_13> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/WriteData> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/WriteData> <NAV/US_DATA/sensor3/WriteData> <NAV/US_DATA/sensor1/WriteData> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_14> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_14> <NAV/US_DATA/sensor3/count_14> <NAV/US_DATA/sensor1/count_14> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_20> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_20> <NAV/US_DATA/sensor3/count_20> <NAV/US_DATA/sensor1/count_20> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_15> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_15> <NAV/US_DATA/sensor3/count_15> <NAV/US_DATA/sensor1/count_15> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_16> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_16> <NAV/US_DATA/sensor3/count_16> <NAV/US_DATA/sensor1/count_16> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_17> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_17> <NAV/US_DATA/sensor3/count_17> <NAV/US_DATA/sensor1/count_17> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_18> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_18> <NAV/US_DATA/sensor3/count_18> <NAV/US_DATA/sensor1/count_18> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_19> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_19> <NAV/US_DATA/sensor3/count_19> <NAV/US_DATA/sensor1/count_19> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_0> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_0> <NAV/US_DATA/sensor3/count_0> <NAV/US_DATA/sensor1/count_0> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_1> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_1> <NAV/US_DATA/sensor3/count_1> <NAV/US_DATA/sensor1/count_1> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_2> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_2> <NAV/US_DATA/sensor3/count_2> <NAV/US_DATA/sensor1/count_2> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_3> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_3> <NAV/US_DATA/sensor3/count_3> <NAV/US_DATA/sensor1/count_3> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_4> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_4> <NAV/US_DATA/sensor3/count_4> <NAV/US_DATA/sensor1/count_4> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_5> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_5> <NAV/US_DATA/sensor3/count_5> <NAV/US_DATA/sensor1/count_5> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_6> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_6> <NAV/US_DATA/sensor3/count_6> <NAV/US_DATA/sensor1/count_6> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_7> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_7> <NAV/US_DATA/sensor3/count_7> <NAV/US_DATA/sensor1/count_7> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_8> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_8> <NAV/US_DATA/sensor3/count_8> <NAV/US_DATA/sensor1/count_8> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/count_9> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/count_9> <NAV/US_DATA/sensor3/count_9> <NAV/US_DATA/sensor1/count_9> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_0> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_0> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_1> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_1> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_2> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_2> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_3> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_3> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_4> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_4> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_5> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_5> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_6> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_6> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_7> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_7> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_8> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_8> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_9> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_9> 
INFO:Xst:2261 - The FF/Latch <NAV/US_DATA/sensor4/RW> in Unit <System> is equivalent to the following 3 FFs/Latches, which will be removed : <NAV/US_DATA/sensor2/RW> <NAV/US_DATA/sensor3/RW> <NAV/US_DATA/sensor1/RW> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_10> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_10> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_11> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_11> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_12> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_12> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_13> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_13> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_14> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_14> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_20> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_20> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_15> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_15> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_21> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_21> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_16> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_16> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_22> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_22> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_17> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_17> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_23> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_23> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_18> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_18> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/AC_MOD1/count_19> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/AC_MOD2/count_19> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/MCSignal/MC2State_0> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/MCSignal/MC1State_0> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/MCSignal/MC2State_1> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/MCSignal/MC1State_1> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/MCSignal/MC2State_2> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/MCSignal/MC1State_2> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/MCSignal/MC2State_3> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/MCSignal/MC1State_3> 
INFO:Xst:2261 - The FF/Latch <NAV/MC/MCSignal/MC2State_4> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <NAV/MC/MCSignal/MC1State_4> 
INFO:Xst:3203 - The FF/Latch <ARM/JOINTLOW_DESIRED_10> in Unit <System> is the opposite to the following FF/Latch, which will be removed : <ARM/JOINTHIGH_DESIRED_1> 
INFO:Xst:3203 - The FF/Latch <ARM/JOINTHIGH_DESIRED_7> in Unit <System> is the opposite to the following FF/Latch, which will be removed : <ARM/JOINTHIGH_DESIRED_4> 
INFO:Xst:3203 - The FF/Latch <ARM/CLAW_DESIRED_1> in Unit <System> is the opposite to the following FF/Latch, which will be removed : <ARM/CLAW_DESIRED_0> 
INFO:Xst:3203 - The FF/Latch <ARM/JOINTHIGH_DESIRED_14> in Unit <System> is the opposite to the following FF/Latch, which will be removed : <ARM/JOINTHIGH_DESIRED_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block System, actual ratio is 12.
FlipFlop NAV/US_DATA/sensor4/count_10 has been replicated 2 time(s)
FlipFlop NAV/US_DATA/sensor4/count_11 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_12 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_13 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_14 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_15 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_16 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_17 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_18 has been replicated 2 time(s)
FlipFlop NAV/US_DATA/sensor4/count_19 has been replicated 2 time(s)
FlipFlop NAV/US_DATA/sensor4/count_2 has been replicated 2 time(s)
FlipFlop NAV/US_DATA/sensor4/count_20 has been replicated 2 time(s)
FlipFlop NAV/US_DATA/sensor4/count_3 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_4 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_5 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_6 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_7 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_8 has been replicated 1 time(s)
FlipFlop NAV/US_DATA/sensor4/count_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 411
 Flip-Flops                                            : 411

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : System.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1596
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 136
#      LUT2                        : 142
#      LUT3                        : 88
#      LUT4                        : 228
#      LUT5                        : 185
#      LUT6                        : 165
#      MUXCY                       : 431
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 200
# FlipFlops/Latches                : 411
#      FD                          : 70
#      FDE                         : 137
#      FDR                         : 177
#      FDRE                        : 25
#      FDS                         : 2
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 12
#      IOBUF                       : 3
#      OBUF                        : 21
#      OBUFT                       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             411  out of  18224     2%  
 Number of Slice LUTs:                  961  out of   9112    10%  
    Number used as Logic:               961  out of   9112    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1034
   Number with an unused Flip Flop:     623  out of   1034    60%  
   Number with an unused LUT:            73  out of   1034     7%  
   Number of fully used LUT-FF pairs:   338  out of   1034    32%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  38  out of    232    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
CLK                                | BUFGP                         | 154   |
NAV/count_0                        | BUFG                          | 132   |
NAV/count_16                       | BUFG                          | 59    |
ARM/COUNT_10                       | NONE(ARM/sw_debounce/OLD_IN_0)| 6     |
ARM/COUNT_8                        | BUFG                          | 60    |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.786ns (Maximum Frequency: 84.848MHz)
   Minimum input arrival time before clock: 4.198ns
   Maximum output required time after clock: 3.762ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.085ns (frequency: 196.665MHz)
  Total number of paths / destination ports: 3610 / 258
-------------------------------------------------------------------------
Delay:               5.085ns (Levels of Logic = 4)
  Source:            NAV/MC/AC_MOD1/MCP_3 (FF)
  Destination:       NAV/MC/MCSignal/mc1mod/Pulse_6 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: NAV/MC/AC_MOD1/MCP_3 to NAV/MC/MCSignal/mc1mod/Pulse_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.447   1.161  NAV/MC/AC_MOD1/MCP_3 (NAV/MC/AC_MOD1/MCP_3)
     LUT4:I1->O            1   0.205   0.684  NAV/MC/MCSignal/mc1mod/ModInfo[4]_GND_7_o_wide_mux_73_OUT<17>26 (NAV/MC/MCSignal/mc1mod/ModInfo[4]_GND_7_o_wide_mux_73_OUT<17>26)
     LUT5:I3->O            3   0.203   0.995  NAV/MC/MCSignal/mc1mod/ModInfo[4]_GND_7_o_wide_mux_73_OUT<17>27 (NAV/MC/MCSignal/mc1mod/ModInfo[4]_GND_7_o_wide_mux_73_OUT<17>27)
     LUT5:I0->O            3   0.203   0.879  NAV/MC/MCSignal/mc1mod/ModInfo[4]_GND_7_o_wide_mux_73_OUT<17>29 (NAV/MC/MCSignal/mc1mod/ModInfo[4]_GND_7_o_wide_mux_73_OUT<17>2)
     LUT3:I0->O            1   0.205   0.000  NAV/MC/MCSignal/mc1mod/ModInfo[4]_GND_7_o_wide_mux_73_OUT<4>1 (NAV/MC/MCSignal/mc1mod/ModInfo[4]_GND_7_o_wide_mux_73_OUT<4>)
     FD:D                      0.102          NAV/MC/MCSignal/mc1mod/Pulse_4
    ----------------------------------------
    Total                      5.085ns (1.365ns logic, 3.720ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'NAV/count_0'
  Clock period: 11.786ns (frequency: 84.848MHz)
  Total number of paths / destination ports: 28335 / 176
-------------------------------------------------------------------------
Delay:               5.893ns (Levels of Logic = 8)
  Source:            NAV/US_DATA/sensor4/count_6 (FF)
  Destination:       NAV/US_DATA/sensor1/distCount_4 (FF)
  Source Clock:      NAV/count_0 falling
  Destination Clock: NAV/count_0 rising

  Data Path: NAV/US_DATA/sensor4/count_6 to NAV/US_DATA/sensor1/distCount_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             22   0.447   1.478  NAV/US_DATA/sensor4/count_6 (NAV/US_DATA/sensor4/count_6)
     LUT5:I0->O            1   0.203   0.000  NAV/US_DATA/sensor1/Mcompar_count[25]_GND_13_o_LessThan_15_o_lut<1> (NAV/US_DATA/sensor1/Mcompar_count[25]_GND_13_o_LessThan_15_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  NAV/US_DATA/sensor1/Mcompar_count[25]_GND_13_o_LessThan_15_o_cy<1> (NAV/US_DATA/sensor1/Mcompar_count[25]_GND_13_o_LessThan_15_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  NAV/US_DATA/sensor1/Mcompar_count[25]_GND_13_o_LessThan_15_o_cy<2> (NAV/US_DATA/sensor1/Mcompar_count[25]_GND_13_o_LessThan_15_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  NAV/US_DATA/sensor1/Mcompar_count[25]_GND_13_o_LessThan_15_o_cy<3> (NAV/US_DATA/sensor1/Mcompar_count[25]_GND_13_o_LessThan_15_o_cy<3>)
     MUXCY:CI->O          48   0.019   1.520  NAV/US_DATA/sensor1/Mcompar_count[25]_GND_13_o_LessThan_15_o_cy<4> (NAV/US_DATA/sensor1/Mcompar_count[25]_GND_13_o_LessThan_15_o_cy<4>)
     LUT3:I2->O           20   0.205   1.093  NAV/US_DATA/sensor1/_n0252_inv211_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (NAV/US_DATA/sensor1/_n0252_inv21)
     LUT5:I4->O            1   0.205   0.000  NAV/US_DATA/sensor1/distCount_4_rstpot_lut1 (NAV/US_DATA/sensor1/distCount_4_rstpot_lut1)
     MUXCY:S->O            1   0.411   0.000  NAV/US_DATA/sensor1/distCount_4_rstpot_cy1 (NAV/US_DATA/sensor1/distCount_4_rstpot)
     FDR:D                     0.102          NAV/US_DATA/sensor1/distCount_4
    ----------------------------------------
    Total                      5.893ns (1.802ns logic, 4.091ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'NAV/count_16'
  Clock period: 4.150ns (frequency: 240.961MHz)
  Total number of paths / destination ports: 367 / 64
-------------------------------------------------------------------------
Delay:               4.150ns (Levels of Logic = 3)
  Source:            NAV/US_DATA/sensor1_debounce/OLD_IN_1 (FF)
  Destination:       NAV/US_DATA/sensor1_debounce/NEXT_STATE_0 (FF)
  Source Clock:      NAV/count_16 rising
  Destination Clock: NAV/count_16 rising

  Data Path: NAV/US_DATA/sensor1_debounce/OLD_IN_1 to NAV/US_DATA/sensor1_debounce/NEXT_STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  NAV/US_DATA/sensor1_debounce/OLD_IN_1 (NAV/US_DATA/sensor1_debounce/OLD_IN_1)
     LUT6:I1->O            1   0.203   0.944  NAV/US_DATA/sensor1_debounce/IN[7]_OLD_IN[7]_equal_2_o81 (NAV/US_DATA/sensor1_debounce/IN[7]_OLD_IN[7]_equal_2_o8)
     LUT6:I0->O           10   0.203   1.085  NAV/US_DATA/sensor1_debounce/IN[7]_OLD_IN[7]_equal_2_o83 (NAV/US_DATA/sensor1_debounce/IN[7]_OLD_IN[7]_equal_2_o)
     LUT3:I0->O            1   0.205   0.000  NAV/US_DATA/sensor1_debounce/Mmux_STATE[1]_NEXT_STATE[1]_wide_mux_8_OUT11 (NAV/US_DATA/sensor1_debounce/STATE[1]_NEXT_STATE[1]_wide_mux_8_OUT<0>)
     FDE:D                     0.102          NAV/US_DATA/sensor1_debounce/NEXT_STATE_0
    ----------------------------------------
    Total                      4.150ns (1.160ns logic, 2.990ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARM/COUNT_10'
  Clock period: 2.378ns (frequency: 420.610MHz)
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Delay:               2.378ns (Levels of Logic = 1)
  Source:            ARM/sw_debounce/STATE_1 (FF)
  Destination:       ARM/sw_debounce/NEXT_STATE_0 (FF)
  Source Clock:      ARM/COUNT_10 rising
  Destination Clock: ARM/COUNT_10 rising

  Data Path: ARM/sw_debounce/STATE_1 to ARM/sw_debounce/NEXT_STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  ARM/sw_debounce/STATE_1 (ARM/sw_debounce/STATE_1)
     LUT2:I0->O            3   0.203   0.650  ARM/sw_debounce/_n0027_inv1 (ARM/sw_debounce/_n0027_inv)
     FDE:CE                    0.322          ARM/sw_debounce/NEXT_STATE_0
    ----------------------------------------
    Total                      2.378ns (0.972ns logic, 1.405ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ARM/COUNT_8'
  Clock period: 4.881ns (frequency: 204.882MHz)
  Total number of paths / destination ports: 33300 / 120
-------------------------------------------------------------------------
Delay:               4.881ns (Levels of Logic = 12)
  Source:            ARM/jointlow/value_0 (FF)
  Destination:       ARM/jointlow/value_19 (FF)
  Source Clock:      ARM/COUNT_8 rising
  Destination Clock: ARM/COUNT_8 rising

  Data Path: ARM/jointlow/value_0 to ARM/jointlow/value_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.031  ARM/jointlow/value_0 (ARM/jointlow/value_0)
     LUT4:I1->O            1   0.205   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_lut<0> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<0> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<1> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<2> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<3> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<4> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<5> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<6> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<7> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<8> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<8>)
     MUXCY:CI->O          22   0.019   1.238  ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<9> (ARM/jointlow/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<9>)
     LUT2:I0->O           20   0.203   1.092  ARM/jointlow/_n0026_inv1 (ARM/jointlow/_n0026_inv)
     FDE:CE                    0.322          ARM/jointlow/value_0
    ----------------------------------------
    Total                      4.881ns (1.520ns logic, 3.361ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 51 / 16
-------------------------------------------------------------------------
Offset:              3.712ns (Levels of Logic = 3)
  Source:            SW<7> (PAD)
  Destination:       NAV/DIR_STATE_1 (FF)
  Destination Clock: CLK rising

  Data Path: SW<7> to NAV/DIR_STATE_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.021  SW_7_IBUF (SW_7_IBUF)
     LUT4:I0->O            2   0.203   0.961  NAV/Mmux_GND_2_o_BTN[4]_mux_16_OUT131 (NAV/Mmux_GND_2_o_BTN[4]_mux_16_OUT13)
     LUT6:I1->O            1   0.203   0.000  NAV/Mmux_GND_2_o_BTN[4]_mux_16_OUT1 (NAV/GND_2_o_BTN[4]_mux_16_OUT<0>)
     FDS:D                     0.102          NAV/DIR_STATE_0
    ----------------------------------------
    Total                      3.712ns (1.730ns logic, 1.982ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'NAV/count_0'
  Total number of paths / destination ports: 62 / 60
-------------------------------------------------------------------------
Offset:              4.198ns (Levels of Logic = 4)
  Source:            US_FRONT (PAD)
  Destination:       NAV/US_DATA/sensor3/distCount_4 (FF)
  Destination Clock: NAV/count_0 rising

  Data Path: US_FRONT to NAV/US_DATA/sensor3/distCount_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          19   1.222   1.176  US_FRONT_IOBUF (N79)
     LUT3:I1->O            3   0.203   0.879  NAV/US_DATA/sensor3/_n0224_inv1_SW1 (N122)
     LUT5:I2->O            1   0.205   0.000  NAV/US_DATA/sensor3/distCount_4_rstpot_lut1 (NAV/US_DATA/sensor3/distCount_4_rstpot_lut1)
     MUXCY:S->O            1   0.411   0.000  NAV/US_DATA/sensor3/distCount_4_rstpot_cy1 (NAV/US_DATA/sensor3/distCount_4_rstpot)
     FDR:D                     0.102          NAV/US_DATA/sensor3/distCount_4
    ----------------------------------------
    Total                      4.198ns (2.143ns logic, 2.055ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ARM/COUNT_10'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.425ns (Levels of Logic = 2)
  Source:            SW<6> (PAD)
  Destination:       ARM/sw_debounce/NEXT_STATE_0 (FF)
  Destination Clock: ARM/COUNT_10 rising

  Data Path: SW<6> to ARM/sw_debounce/NEXT_STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.898  SW_6_IBUF (SW_6_IBUF)
     LUT4:I0->O            1   0.203   0.000  ARM/sw_debounce/Mmux_STATE[1]_NEXT_STATE[1]_wide_mux_8_OUT11 (ARM/sw_debounce/STATE[1]_NEXT_STATE[1]_wide_mux_8_OUT<0>)
     FDE:D                     0.102          ARM/sw_debounce/NEXT_STATE_0
    ----------------------------------------
    Total                      2.425ns (1.527ns logic, 0.898ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.762ns (Levels of Logic = 1)
  Source:            ARM/jointlow/FLAG (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      CLK rising

  Data Path: ARM/jointlow/FLAG to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  ARM/jointlow/FLAG (ARM/jointlow/FLAG)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      3.762ns (3.018ns logic, 0.744ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'NAV/count_0'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            NAV/US_DATA/sensor4/WriteData (FF)
  Destination:       US_FRONT (PAD)
  Source Clock:      NAV/count_0 falling

  Data Path: NAV/US_DATA/sensor4/WriteData to US_FRONT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.683  NAV/US_DATA/sensor4/WriteData (NAV/US_DATA/sensor4/WriteData)
     OBUFT:I->O                2.571          US_BACK_OBUFT (US_BACK)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ARM/COUNT_10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ARM/COUNT_10   |    2.378|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ARM/COUNT_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ARM/COUNT_8    |    4.881|         |         |         |
CLK            |    6.559|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ARM/COUNT_10   |    2.627|         |         |         |
ARM/COUNT_8    |    2.425|         |         |         |
CLK            |    5.085|         |         |         |
NAV/count_16   |    4.525|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock NAV/count_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
NAV/count_0    |    6.056|    5.893|    7.661|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock NAV/count_16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
NAV/count_0    |    4.236|    4.177|         |         |
NAV/count_16   |    4.150|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.08 secs
 
--> 

Total memory usage is 262160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  226 (   0 filtered)
Number of infos    :   90 (   0 filtered)

