{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574089078740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574089078740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 11:57:58 2019 " "Processing started: Mon Nov 18 11:57:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574089078740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574089078740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CU -c CU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CU -c CU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574089078741 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574089079420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavioral " "Found design unit 1: CU-behavioral" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574089080365 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574089080365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574089080365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CU " "Elaborating entity \"CU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574089080442 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R1_clr CU.vhd(17) " "VHDL Signal Declaration warning at CU.vhd(17): used implicit default value for signal \"R1_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574089080442 "|CU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R2_clr CU.vhd(18) " "VHDL Signal Declaration warning at CU.vhd(18): used implicit default value for signal \"R2_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574089080442 "|CU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R3_clr CU.vhd(19) " "VHDL Signal Declaration warning at CU.vhd(19): used implicit default value for signal \"R3_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574089080442 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(116) " "VHDL Process Statement warning at CU.vhd(116): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080454 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(119) " "VHDL Process Statement warning at CU.vhd(119): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080457 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(120) " "VHDL Process Statement warning at CU.vhd(120): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080458 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(122) " "VHDL Process Statement warning at CU.vhd(122): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080458 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(124) " "VHDL Process Statement warning at CU.vhd(124): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080458 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(128) " "VHDL Process Statement warning at CU.vhd(128): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080459 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(129) " "VHDL Process Statement warning at CU.vhd(129): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080459 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(131) " "VHDL Process Statement warning at CU.vhd(131): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080460 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(133) " "VHDL Process Statement warning at CU.vhd(133): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080460 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(136) " "VHDL Process Statement warning at CU.vhd(136): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080460 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(139) " "VHDL Process Statement warning at CU.vhd(139): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080461 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(140) " "VHDL Process Statement warning at CU.vhd(140): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080461 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(143) " "VHDL Process Statement warning at CU.vhd(143): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080462 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(144) " "VHDL Process Statement warning at CU.vhd(144): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080462 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(146) " "VHDL Process Statement warning at CU.vhd(146): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080463 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(148) " "VHDL Process Statement warning at CU.vhd(148): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080463 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(153) " "VHDL Process Statement warning at CU.vhd(153): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080465 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(154) " "VHDL Process Statement warning at CU.vhd(154): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080465 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(161) " "VHDL Process Statement warning at CU.vhd(161): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080466 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(168) " "VHDL Process Statement warning at CU.vhd(168): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080466 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(177) " "VHDL Process Statement warning at CU.vhd(177): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080467 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(178) " "VHDL Process Statement warning at CU.vhd(178): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080467 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(185) " "VHDL Process Statement warning at CU.vhd(185): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080468 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(192) " "VHDL Process Statement warning at CU.vhd(192): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080468 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(201) " "VHDL Process Statement warning at CU.vhd(201): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080469 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(202) " "VHDL Process Statement warning at CU.vhd(202): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080469 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(209) " "VHDL Process Statement warning at CU.vhd(209): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080470 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(216) " "VHDL Process Statement warning at CU.vhd(216): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080470 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(225) " "VHDL Process Statement warning at CU.vhd(225): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080471 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(226) " "VHDL Process Statement warning at CU.vhd(226): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080472 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(233) " "VHDL Process Statement warning at CU.vhd(233): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080472 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(240) " "VHDL Process Statement warning at CU.vhd(240): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080472 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(249) " "VHDL Process Statement warning at CU.vhd(249): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080472 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(250) " "VHDL Process Statement warning at CU.vhd(250): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080474 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(257) " "VHDL Process Statement warning at CU.vhd(257): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080474 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(264) " "VHDL Process Statement warning at CU.vhd(264): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080474 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(273) " "VHDL Process Statement warning at CU.vhd(273): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080475 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(274) " "VHDL Process Statement warning at CU.vhd(274): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080475 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(281) " "VHDL Process Statement warning at CU.vhd(281): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080475 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(288) " "VHDL Process Statement warning at CU.vhd(288): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080476 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(297) " "VHDL Process Statement warning at CU.vhd(297): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080476 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(301) " "VHDL Process Statement warning at CU.vhd(301): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080477 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(302) " "VHDL Process Statement warning at CU.vhd(302): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080477 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(307) " "VHDL Process Statement warning at CU.vhd(307): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080477 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(308) " "VHDL Process Statement warning at CU.vhd(308): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080478 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(313) " "VHDL Process Statement warning at CU.vhd(313): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080479 "|CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(314) " "VHDL Process Statement warning at CU.vhd(314): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574089080479 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_clr CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"pc_clr\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080482 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_clr CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"IR_clr\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080482 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux_pc CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"sel_mux_pc\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080482 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_ld CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"pc_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080482 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_ld CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"IR_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080482 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_adr CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"mem_adr\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080482 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wren CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"wren\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080482 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux5 CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"sel_mux5\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080483 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1_ld CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"R1_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080484 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2_ld CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"R2_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080484 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3_ld CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"R3_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080484 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_5e2 CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"sel_5e2\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080484 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_5e1 CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"sel_5e1\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080484 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_sel CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"alu_sel\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080485 "|CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux2_in1 CU.vhd(103) " "VHDL Process Statement warning at CU.vhd(103): inferring latch(es) for signal or variable \"mux2_in1\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574089080485 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[0\] CU.vhd(103) " "Inferred latch for \"mux2_in1\[0\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080486 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[1\] CU.vhd(103) " "Inferred latch for \"mux2_in1\[1\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080486 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[2\] CU.vhd(103) " "Inferred latch for \"mux2_in1\[2\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080491 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[3\] CU.vhd(103) " "Inferred latch for \"mux2_in1\[3\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080491 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[4\] CU.vhd(103) " "Inferred latch for \"mux2_in1\[4\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080491 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[5\] CU.vhd(103) " "Inferred latch for \"mux2_in1\[5\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080492 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[6\] CU.vhd(103) " "Inferred latch for \"mux2_in1\[6\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080492 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[7\] CU.vhd(103) " "Inferred latch for \"mux2_in1\[7\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080492 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[8\] CU.vhd(103) " "Inferred latch for \"mux2_in1\[8\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080492 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[9\] CU.vhd(103) " "Inferred latch for \"mux2_in1\[9\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080492 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[0\] CU.vhd(103) " "Inferred latch for \"alu_sel\[0\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080492 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[1\] CU.vhd(103) " "Inferred latch for \"alu_sel\[1\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080492 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[2\] CU.vhd(103) " "Inferred latch for \"alu_sel\[2\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080493 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[3\] CU.vhd(103) " "Inferred latch for \"alu_sel\[3\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080494 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[0\] CU.vhd(103) " "Inferred latch for \"sel_5e1\[0\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080494 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[1\] CU.vhd(103) " "Inferred latch for \"sel_5e1\[1\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080494 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[2\] CU.vhd(103) " "Inferred latch for \"sel_5e1\[2\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080495 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[0\] CU.vhd(103) " "Inferred latch for \"sel_5e2\[0\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080495 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[1\] CU.vhd(103) " "Inferred latch for \"sel_5e2\[1\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080495 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[2\] CU.vhd(103) " "Inferred latch for \"sel_5e2\[2\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080496 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3_ld CU.vhd(103) " "Inferred latch for \"R3_ld\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080496 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2_ld CU.vhd(103) " "Inferred latch for \"R2_ld\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080497 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1_ld CU.vhd(103) " "Inferred latch for \"R1_ld\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080498 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[0\] CU.vhd(103) " "Inferred latch for \"sel_mux5\[0\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080498 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[1\] CU.vhd(103) " "Inferred latch for \"sel_mux5\[1\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080498 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[2\] CU.vhd(103) " "Inferred latch for \"sel_mux5\[2\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080499 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren CU.vhd(103) " "Inferred latch for \"wren\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080499 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[0\] CU.vhd(103) " "Inferred latch for \"mem_adr\[0\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080499 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[1\] CU.vhd(103) " "Inferred latch for \"mem_adr\[1\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080499 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[2\] CU.vhd(103) " "Inferred latch for \"mem_adr\[2\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080499 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[3\] CU.vhd(103) " "Inferred latch for \"mem_adr\[3\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080499 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[4\] CU.vhd(103) " "Inferred latch for \"mem_adr\[4\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080500 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[5\] CU.vhd(103) " "Inferred latch for \"mem_adr\[5\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080500 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[6\] CU.vhd(103) " "Inferred latch for \"mem_adr\[6\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080500 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[7\] CU.vhd(103) " "Inferred latch for \"mem_adr\[7\]\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080500 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_ld CU.vhd(103) " "Inferred latch for \"IR_ld\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080500 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_ld CU.vhd(103) " "Inferred latch for \"pc_ld\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080500 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux_pc CU.vhd(103) " "Inferred latch for \"sel_mux_pc\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080500 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_clr CU.vhd(103) " "Inferred latch for \"IR_clr\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080501 "|CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_clr CU.vhd(103) " "Inferred latch for \"pc_clr\" at CU.vhd(103)" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574089080501 "|CU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sel\[0\]\$latch " "Latch alu_sel\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr5 " "Ports D and ENA on the latch are fed by the same signal WideOr5" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574089082083 ""}  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574089082083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_mux5\[0\]\$latch " "Latch sel_mux5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exe_mov " "Ports D and ENA on the latch are fed by the same signal state.exe_mov" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574089082083 ""}  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574089082083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_mux5\[1\]\$latch " "Latch sel_mux5\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exe_ld " "Ports D and ENA on the latch are fed by the same signal state.exe_ld" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574089082083 ""}  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574089082083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_5e1\[0\]\$latch " "Latch sel_5e1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR_out\[9\] " "Ports D and ENA on the latch are fed by the same signal IR_out\[9\]" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574089082085 ""}  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574089082085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_5e1\[1\]\$latch " "Latch sel_5e1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR_out\[9\] " "Ports D and ENA on the latch are fed by the same signal IR_out\[9\]" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574089082085 ""}  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574089082085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_5e2\[0\]\$latch " "Latch sel_5e2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exe_st " "Ports D and ENA on the latch are fed by the same signal state.exe_st" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574089082085 ""}  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574089082085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_5e2\[1\]\$latch " "Latch sel_5e2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exe_mov " "Ports D and ENA on the latch are fed by the same signal state.exe_mov" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574089082085 ""}  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574089082085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_5e2\[2\]\$latch " "Latch sel_5e2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exe_st " "Ports D and ENA on the latch are fed by the same signal state.exe_st" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574089082086 ""}  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574089082086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel_mux_pc\$latch " "Latch sel_mux_pc\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.fetch " "Ports D and ENA on the latch are fed by the same signal state.fetch" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574089082086 ""}  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574089082086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wren\$latch " "Latch wren\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exe_st " "Ports D and ENA on the latch are fed by the same signal state.exe_st" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574089082086 ""}  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574089082086 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alu_sel\[3\] GND " "Pin \"alu_sel\[3\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|alu_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel_mux5\[2\] GND " "Pin \"sel_mux5\[2\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|sel_mux5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_ld VCC " "Pin \"pc_ld\" is stuck at VCC" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|pc_ld"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_clr VCC " "Pin \"pc_clr\" is stuck at VCC" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|pc_clr"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1_ld VCC " "Pin \"R1_ld\" is stuck at VCC" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|R1_ld"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2_ld VCC " "Pin \"R2_ld\" is stuck at VCC" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|R2_ld"} { "Warning" "WMLS_MLS_STUCK_PIN" "R3_ld VCC " "Pin \"R3_ld\" is stuck at VCC" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|R3_ld"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1_clr GND " "Pin \"R1_clr\" is stuck at GND" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|R1_clr"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2_clr GND " "Pin \"R2_clr\" is stuck at GND" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|R2_clr"} { "Warning" "WMLS_MLS_STUCK_PIN" "R3_clr GND " "Pin \"R3_clr\" is stuck at GND" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|R3_clr"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel_5e1\[2\] GND " "Pin \"sel_5e1\[2\]\" is stuck at GND" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|sel_5e1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_ld VCC " "Pin \"IR_ld\" is stuck at VCC" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|IR_ld"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_clr VCC " "Pin \"IR_clr\" is stuck at VCC" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574089082169 "|CU|IR_clr"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574089082169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574089082807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574089082807 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_out\[0\] " "No output dependent on input pin \"IR_out\[0\]\"" {  } { { "CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574089082984 "|CU|IR_out[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1574089082984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574089082984 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574089082984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574089082984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574089082984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574089083148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 11:58:03 2019 " "Processing ended: Mon Nov 18 11:58:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574089083148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574089083148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574089083148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574089083148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574089092060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574089092061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 11:58:11 2019 " "Processing started: Mon Nov 18 11:58:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574089092061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574089092061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp CU -c CU --netlist_type=sgate " "Command: quartus_rpp CU -c CU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574089092062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4424 " "Peak virtual memory: 4424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574089092289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 11:58:12 2019 " "Processing ended: Mon Nov 18 11:58:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574089092289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574089092289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574089092289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574089092289 ""}
