From 6f699a8a3274c786428df79db1dbe445074add74 Mon Sep 17 00:00:00 2001
From: Yanjiang Jin <yanjiang.jin@windriver.com>
Date: Wed, 14 Nov 2012 16:12:53 +0800
Subject: [PATCH 1/3] nlm_xlp_64_be: update DTS to suit SDK2.2.5

Update DTS to suit SDK2.2.5.

Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/mips/boot/dts/master-mnxlp8xx-helinux-nae.dts | 1327 ++++------
 arch/mips/boot/dts/master-mnxlp8xx-linux.dts       | 1594 +++++-------
 arch/mips/boot/dts/xlp316.dts                      | 2734 +++++++++-----------
 arch/mips/boot/dts/xlp3xx-helinux.dts              | 1404 +++++------
 arch/mips/boot/dts/xlp832.dts                      | 1373 +++++------
 arch/mips/boot/dts/xlp8xx-helinux.dts              | 1465 +++++------
 6 files changed, 4401 insertions(+), 5496 deletions(-)

diff --git a/arch/mips/boot/dts/master-mnxlp8xx-helinux-nae.dts b/arch/mips/boot/dts/master-mnxlp8xx-helinux-nae.dts
index 92ae04f..0fc274a 100644
--- a/arch/mips/boot/dts/master-mnxlp8xx-helinux-nae.dts
+++ b/arch/mips/boot/dts/master-mnxlp8xx-helinux-nae.dts
@@ -1,155 +1,143 @@
-/* XLP8XX Device Tree Source
- *
- */
-
 /dts-v1/;
+
 / {
 	model = "MIPS,XLP8XX";
 	compatible = "NETL,XLP8XX_A0";
-
-	#address-cells = <1>;
-	#size-cells = <1>;
+	#address-cells = <0x1>;
+	#size-cells = <0x1>;
 
 	hypervisor {
 		hypervisor-name = "Xen";
-		alloc_dom0_memory = <0>;
+		alloc_dom0_memory = <0x0>;
 		bootargs = "ncores=8 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0x0f -- ";
-		domain_heap = <0xf0000000 0xc0000000>; /* 3584MB -> 6656MB */
+		domain_heap = <0xf0000000 0xc0000000>;
 	};
+
 	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
 		dom@0 {
 			device_type = "domain";
 			os = "linux";
-
-			#address-cells = <1>;
-			#size-cells = <1>;
-			#nodes = <2>;
-			#cpumask-cells=<2>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			#nodes = <0x2>;
+			#cpumask-cells = <0x2>;
 
 			cpu {
 				onlinemask = <0xffffffff 0xffffffff>;
-				nae-rx-vc = <0>;
-				nae-fb-vc = <1>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x1>;
 				napi-vc-mask = <0x3>;
 			};
+
 			uart {
-				id = <0>;
-				owner = <1>;
+				id = <0x0>;
+				owner = <0x1>;
 				sharedcfg = <0x1f000000>;
 			};
-			memory {
-				reg = <0x01000000 0x0B000000
-					0x20000000 0xa0000000>; // 2586M at 512M
 
+			memory {
+				reg = <0x1000000 0xb000000 0x20000000 0xa0000000>;
 			};
+
 			pic {
 			};
+
 			fmn {
-                                node_0_vc_mask = <0x00000000 0x00000000 0x00000000 0x00000000>;
-                                node_1_vc_mask = <0x33333333 0x33333333 0x33333333 0x33333333>;
-                                node_2_vc_mask = <0x33333333 0x33333333 0x33333333 0x33333333>;
-                                node_3_vc_mask = <0x33333333 0x33333333 0x33333333 0x33333333>;                       
-			};
-			ici-config{
-				enable = <1>;
-				total_credits = <673>;	
-				node_0_link_mask = <0x2>;	//Bit mask of active links
-				node_1_link_mask = <0x2>;	//Bit mask of active links
-				node_2_link_mask = <0x0>;	//Bit mask of active links
-				node_3_link_mask = <0x0>;	//Bit mask of active links
-				gcu{
-					own_credit = <75 12 75 75 75 75 75 12>;	/*VC1 and VC7 always shows 0 transactions.*/
-					shared_credit = <1 1 1 1 1 1 1 1>;
-					txwght = <63 12 63 63 63 63 63 12>;	/*Scheduling Priority, Higher Value = More Time Slot*/
-					segth  = <34 34 34 34 34 34 34 34>;	/*Maximum number of tx entries*/
+				node_0_vc_mask = <0x0 0x0 0x0 0x0>;
+				node_1_vc_mask = <0x33333333 0x33333333 0x33333333 0x33333333>;
+				node_2_vc_mask = <0x33333333 0x33333333 0x33333333 0x33333333>;
+				node_3_vc_mask = <0x33333333 0x33333333 0x33333333 0x33333333>;
+			};
+
+			ici-config {
+				enable = <0x1>;
+				total_credits = <0x2a1>;
+				node_0_link_mask = <0x2>;
+				node_1_link_mask = <0x2>;
+				node_2_link_mask = <0x0>;
+				node_3_link_mask = <0x0>;
+
+				gcu {
+					own_credit = <0x4b 0xc 0x4b 0x4b 0x4b 0x4b 0x4b 0xc>;
+					shared_credit = <0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
+					txwght = <0x3f 0xc 0x3f 0x3f 0x3f 0x3f 0x3f 0xc>;
+					segth = <0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22>;
 				};
-				fmn{
-					own_credit = <75 12 12 75>;	/*VC1 and VC2 always shows 0 transactions.*/
-					shared_credit = <1 1 1 1>;
-					txwght = <8 2 2 8 >;	/*Scheduling Priority, Higher Value = More Time Slot*/
-					segth  = <34 34 34 34>;	/*Maximum number of tx entries*/
+
+				fmn {
+					own_credit = <0x4b 0xc 0xc 0x4b>;
+					shared_credit = <0x1 0x1 0x1 0x1>;
+					txwght = <0x8 0x2 0x2 0x8>;
+					segth = <0x22 0x22 0x22 0x22>;
 				};
-				pic{
-					own_credit = <12>;
-					shared_credit = <1>;
-					txwght = <1>;	/*Scheduling Priority, Higher Value = More Time Slot*/
-					segth  = <34>;	/*Maximum number of tx entries*/
+
+				pic {
+					own_credit = <0xc>;
+					shared_credit = <0x1>;
+					txwght = <0x1>;
+					segth = <0x22>;
 				};
 			};
+
+			owner-config {
+				nae = <0x0>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0xf>;
+			};
 		};
+
 		dom@1 {
 			device_type = "domain";
 			os = "netos";
-
-			heap-size = <0x0 0x2000000>;		   // 32M
-			shared-mem = <0x1 0x00000000 0x0 0x04000000>;  // 64MB @ 4G
-
-			#address-cells = <1>;
-			#size-cells = <1>;
-
+			heap-size = <0x0 0x2000000>;
+			shared-mem = <0x1 0x0 0x0 0x4000000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
 			app-bootcmd = "smpload";
-			app-loadaddr = "0xf4000000"; // 3.75 GB + 64 MB
+			app-loadaddr = "0xf4000000";
 
 			kernel {
-				/* Kernel Memory allocated from xen domain-heap */
-				size = <0x02000000>;  // 32M
-
-				/* Location in Dom0 ramdisk */
+				size = <0x2000000>;
 				location = "/tmp/xen/netos.elf";
-
-				/* Domain destroy currently doesn't work with hyperexec */
-				dom_destroy_hack = <0>;
+				dom_destroy_hack = <0x0>;
 			};
 
 			cpu {
 				onlinemask = <0xffffffff 0xffffffff>;
-				nae-rx-vc = <2>;
-				nae-fb-vc = <2>;
+				nae-rx-vc = <0x2>;
+				nae-fb-vc = <0x2>;
 			};
+
 			uart {
-				id = <0>;
+				id = <0x0>;
 				sharedcfg = <0x1f000000>;
 			};
+
 			memory {
-				reg = <0x50000000 0x10000000>;  // 1280M -> 1536M (256M)
+				reg = <0x50000000 0x10000000>;
 			};
+
 			nae {
-				owner = <1 1 0 0>;
 			};
-			app-param{
-				onlinemask = <0xffffffff>;
-				enable_ici_pkt_traffic = <1>;
-/*
-				//Enable this for mode #1 and #2 Local Node Memory - For 16G+16G
-				nae_0_pkt_pool_start = <0x140>;	//Multiple of 16MB
-				nae_0_pkt_pool_size = <0x1000000>;
-				nae_1_pkt_pool_start = <0x540>;	//Multiple of 16MB
-				nae_1_pkt_pool_size = <0x1000000>;
-
-				
-				//Enable this for mode #1 and #2 Local Node Memory - For 16G+16G
-				nae_0_pkt_pool_start = <0x140>;	//Multiple of 16MB
-				nae_0_pkt_pool_size = <0x1000000>;
-				nae_1_pkt_pool_start = <0x241>;	//Multiple of 16MB
-				nae_1_pkt_pool_size = <0x1000000>;
-*/
 
-/*
-				//Enable this for mode #1 and #2 Local Node Memory - For 8G+8G
-				nae_0_pkt_pool_start = <0x140>;	//Multiple of 16MB
-				nae_0_pkt_pool_size = <0x1000000>;
-				nae_1_pkt_pool_start = <0x241>;	//Multiple of 16MB
-				nae_1_pkt_pool_size = <0x1000000>;
-*/
+			owner-config {
+				nae = <0x3>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0xf>;
+			};
 
-				//Enable this for mode #3 Remote Node Memory  - For 8G+8G
-				nae_0_pkt_pool_start = <0x241>;	//Multiple of 16MB
+			app-param {
+				onlinemask = <0xffffffff>;
+				enable_ici_pkt_traffic = <0x1>;
+				nae_0_pkt_pool_start = <0x241>;
 				nae_0_pkt_pool_size = <0x1000000>;
-				nae_1_pkt_pool_start = <0x140>;	//Multiple of 16MB
+				nae_1_pkt_pool_start = <0x140>;
 				nae_1_pkt_pool_size = <0x1000000>;
-
 			};
 		};
 	};
@@ -158,762 +146,491 @@
 		bootargs = " console=ttyS0,115200 mem=512m@3584m mem=2048m@10240m ";
 	};
 
-	/* These binaries are downloaded at the resp physical memory locations
-	 * by their corresponding bootstrapping loaders. For example,
-	 * u-boot is loaded by x-load at 193M, sysconfig is loaded by u-boot
-	 * at 1M, hypervisor by u-boot hypervisor at 136M.
-	 * On simulator all these binaries are pre-loaded by using '-F' option
-	 * for convenience. On silicon, they will be loaded by their corresponding
-	 * temporary download locations the stage-1/stage-2 firmware
-	 */
 	firmware-download {
-		u-boot	= <0x0c100000 0x3f00000>;  /* 63M @ 193M */
-		sysconfig     = <0x00100000 0x00100000>; /* 1M @ 1M */
-		hypervisor    = <0x08800000 0x00800000>; /* 8M @ 136M */
-		dom0	  = <0x09000000 0x03000000>; /* 48M @ 144M */
-		domU-ramdisk  = <0x60000000 0x60800000>; /* 8M @ 1536M */
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
 	};
 
 	soc {
-fmn@node-0{
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0x00000000 0x0>; /*0 - dynamic allocation */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config{
-		/* credits from station
-                   "cpu popq pcie0 pcie1 pcie2 pcie3 gdx rsa crypto cmp poe nae regx srio"
-                   The order and number of station should be matching with the list given above
-                   Here, credits 0 means the default credits.
-                   Right now there is no way to configure credit of zero
-
-		"station name" {
-                        queue-size = <>; queue size for all the "station name" vcs
-                        credits-from {
-                                node-0 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-                };
-		*/
-
-
-	};
-};
-fmn@node-1{
-        default-credits = <50>;
-        default-queue-size = <16384>;
-
-		/*Enable this for 8GB/8GB support - Dynamic allocation*/
-        fmn-spill-mem-base = <0x0 0x00000000>; /*0 - dynamic allocation */
-		/*Enable this for 16GB/16GB support - Addr: 18GB+16MB 
-        fmn-spill-mem-base = <0x4 0x81000000>; 
-		*/
-
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config{
-
-	};
-};
-fmn@node-2{
 
-};
-fmn@node-3{
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-};
-  nae@node-0 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-8xx.dts"
-
-        freein-fifo-config {
-                /* 
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue will be configured from arry below
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-		freein-fifo-spill-mem-range = <0x00000000 0x0fe00000 0x00000000 0x00100000>; // 1MB @ 254MB
-                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>; 
-                freein-fifo-spill-num-descs = <1200>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-		vfbid-map = <
-		      0    1    1    5    2   9    3    13
-                      4    17   5    21   6   25   7    29
-                      8    33   9    37   10  41   11   45
-                      12   49   13   53   14  57   15   61
-                      16   65   17   69   18  73   19   77
-                      20   81   21   85   22  89   23   93
-                      24   97   25  101   26 105   27  109
-                      28  113   29  117   30 121   31  125
-                >;
-	};
-
-	// Packet Ordering Engine (POE)
-	poe {	
-	
-		mode = "bypass";
-
-                distribution-enable = <1>;
-                // 16 bit mask
-                dist-drop-enable = <0>;
-                // 8 bit mask
-                class-drop-enable = <0>;
-                drop-timer = <0>;
-                dest-threshold = <0xa>;
-                dist-threshold = <0xa 0xa 0xa 0xa>;
-                statistics-enable = <0>;
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
-
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-			mgmt-port = <0 0 0 0>;
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
-
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-        	        rx-buffer-size = <128 128 128 128>;
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			q-config {
+			};
 		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+			q-config {
+			};
 		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
 
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
-
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
-
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		fmn@node-2 {
 		};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
+		fmn@node-3 {
 		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
-
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
 
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x40>;
+					path = "/home/yjin-local/nlm-sdk-1025/sdk-base/sysconfig/nae/ucore/default.c";
+					timestamp = "Fri Oct 26 04:17:37 2012\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420134 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100134 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c040001 0x34838000 0x8c620000 0x27bdfff8 0x3c060010 0xafa20000 0x24030001 0x24050004 0x34c60001 0x8000038 0x3c020170 0x34088030 0xad050000 0x34088000 0xad020000 0x34088004 0x8d040000 0x8fa70000 0x14e3fff8 0x0 0x34088030 0x8000036 0xad060000>;
+				};
+			};
 
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-	
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-                sgmii {
-                        loopback = <0 0 0 0>;
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0xfe00000 0x0 0x100000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
 
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <13 13 13 13>;
+			vfbid-config {
+				vfbid-map = <0x0 0x1 0x1 0x5 0x2 0x9 0x3 0xd 0x4 0x11 0x5 0x15 0x6 0x19 0x7 0x1d 0x8 0x21 0x9 0x25 0xa 0x29 0xb 0x2d 0xc 0x31 0xd 0x35 0xe 0x39 0xf 0x3d 0x10 0x41 0x11 0x45 0x12 0x49 0x13 0x4d 0x14 0x51 0x15 0x55 0x16 0x59 0x17 0x5d 0x18 0x61 0x19 0x65 0x1a 0x69 0x1b 0x6d 0x1c 0x71 0x1d 0x75 0x1e 0x79 0x1f 0x7d>;
+			};
 
-                        ext-phy-addr = <12 15 14 13>;
-                        ext-phy-bus = <1 1 1 1>;
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        num-channels = <1 1 1 1>;
-                        parser-sequence-fifo-size = <62 62 62 62>;
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        rx-buffer-size = <128 128 128 128>;
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
 
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-                        // Max available descriptors are 1024 (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <52 52 52 52>;
-                        free-desc-size = <2048 2048 2048 2048>;
-                        ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-                };
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-	
-			mgmt-port = <1 0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
-                
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-				   
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
-		};
-	};
-};
-   nae@node-1 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-8xx.dts"
-
-        freein-fifo-config {
-                /* 
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue will be configured from arry below
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-				/*Enable this for 8G+8G setup.*/
-				freein-fifo-spill-mem-range = <0x2 0x40000000 0x00000000 0x00100000>; // 1MB @ 9GB 
-
-				/*	Enable this for 16GB/16GB setup
-				freein-fifo-spill-mem-range = <0x4 0x80000000 0x00000000 0x00100000>; // 1MB @ 18GB 
-				*/
-
-                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>; 
-                freein-fifo-spill-num-descs = <1200>;
-
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-		hw-replenish = <0>;
-	};
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
 
-	// Packet Ordering Engine (POE)
-	poe {	
-	
-		mode = "bypass";
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-		
-		distribution-enable = <1>;
-		// 16 bit mask
-		dist-drop-enable = <0>;	 
-		// 8 bit mask
-		class-drop-enable = <0>;
-		drop-timer = <0>;
-		dest-threshold = <0xa>;
-		dist-threshold = <0xa 0xa 0xa 0xa>;
-		statistics-enable = <0>;
- 
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
 
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
 
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
 
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        // Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
 		};
-		sgmii {
-	                loopback = <0 0 0 0>;
 
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x40>;
+					path = "/home/yjin-local/nlm-sdk-1025/sdk-base/sysconfig/nae/ucore/default.c";
+					timestamp = "Fri Oct 26 04:17:37 2012\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420134 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100134 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c040001 0x34838000 0x8c620000 0x27bdfff8 0x3c060010 0xafa20000 0x24030001 0x24050004 0x34c60001 0x8000038 0x3c020170 0x34088030 0xad050000 0x34088000 0xad020000 0x34088004 0x8d040000 0x8fa70000 0x14e3fff8 0x0 0x34088030 0x8000036 0xad060000>;
+				};
+			};
 
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x2 0x40000000 0x0 0x100000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
 
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
+			vfbid-config {
+				hw-replenish = <0x0>;
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
-		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
 
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
 
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
+
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
 		};
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-			mgmt-port = <1 0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
- 		               
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-	
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-				   
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
+
+		nae@node-2 {
 		};
-	};
-};
-nae@node-2 {
 
-};
-nae@node-3 {
+		nae@node-3 {
+		};
 
-};
 		nodes {
-			num-nodes = <2>;
+			num-nodes = <0x2>;
 		};
 	};
+
+	frequency-config {
+		nae = <0x1f4>;
+		sae = <0xfa>;
+		rsa = <0xfa>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
+	};
 };
 
diff --git a/arch/mips/boot/dts/master-mnxlp8xx-linux.dts b/arch/mips/boot/dts/master-mnxlp8xx-linux.dts
index 7bce52a..4ccc316 100644
--- a/arch/mips/boot/dts/master-mnxlp8xx-linux.dts
+++ b/arch/mips/boot/dts/master-mnxlp8xx-linux.dts
@@ -1,73 +1,75 @@
-/* XLP8XX Device Tree Source
- *
- */
-
 /dts-v1/;
+
 / {
 	model = "MIPS,XLP8XX";
 	compatible = "NETL,XLP8XX_A0";
-
-	#address-cells = <1>;
-	#size-cells = <1>;
+	#address-cells = <0x1>;
+	#size-cells = <0x1>;
 
 	hypervisor {
 		hypervisor-name = "Xen";
-		alloc_dom0_memory = <0>;
+		alloc_dom0_memory = <0x0>;
 		bootargs = "ncores=8 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffffffff -- ";
 		domain_heap = <0x80000000 0x20000000>;
 	};
+
 	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
 		dom@0 {
 			device_type = "domain";
 			os = "linux";
-
-			#address-cells = <1>;
-			#size-cells = <1>;
-			#nodes = <2>;
-			#cpumask-cells=<2>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			#nodes = <0x2>;
+			#cpumask-cells = <0x2>;
 
 			cpu {
 				onlinemask = <0xffffffff 0xffffffff>;
-                                nae-rx-vc = <0>;
-                                nae-fb-vc = <1>;
-                                napi-vc-mask = <0xb>;
-				sae-rx-vc = <0>; /* sharing with nae */
-				sae-rx-sync-vc  = <3>; /* should be exclusive */
-				ipsec-async-vc  = <3>;
-				ipsec-sync-vc   = <2>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x1>;
+				napi-vc-mask = <0xb>;
+				sae-rx-vc = <0x0>;
+				sae-rx-sync-vc = <0x3>;
+				ipsec-async-vc = <0x3>;
+				ipsec-sync-vc = <0x2>;
 			};
+
 			uart {
-				id = <0>;
-				owner = <1>;
+				id = <0x0>;
+				owner = <0x1>;
 				sharedcfg = <0x1f000000>;
 			};
-			//Make sure each node's memory is separated out 
+
 			memory {
-				reg = <0x01000000 0x0B000000	// 176M at 16M
-					0x20000000 0xa0000000>; // 2586M at 512M
+				reg = <0x1000000 0xb000000 0x20000000 0xa0000000>;
 			};
-                        fmn {
-                                node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-                                node_1_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-                                node_2_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-                                node_3_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;                       
+
+			fmn {
+				node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_1_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_2_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_3_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
 			};
+
 			pic {
 			};
+
 			nae {
-				owner = <1 1 0 0>;
-				freein-fifo-mask = <0xffff 0xffff 0 0>;
-				/* node offsets and size */
-				vfbtbl-sw-offset = <0 0 0 0>;
-				vfbtbl-sw-nentries = <32 32 32 32>;
-				/* hw entries 40 for 2 nodes , 20 fifos each */
-				vfbtbl-hw-offset = <32 32 32 32>;
-				vfbtbl-hw-nentries = <40 40 40 40>;
-				dummy-pktdata-addr = <0x0 0x0ff00000>; // 255 MB
+				freein-fifo-mask = <0xffff 0xffff 0x0 0x0>;
+				vfbtbl-sw-offset = <0x0 0x0 0x0 0x0>;
+				vfbtbl-sw-nentries = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-offset = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-nentries = <0x28 0x28 0x28 0x28>;
 			};
 
+			owner-config {
+				nae = <0x3>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0xf>;
+			};
 		};
 	};
 
@@ -75,959 +77,655 @@
 		bootargs = " console=ttyS0,115200 mem=512m@3584m mem=2048m@10240m ";
 	};
 
-	/* These binaries are downloaded at the resp physical memory locations
-	 * by their corresponding bootstrapping loaders. For example,
-	 * u-boot is loaded by x-load at 193M, sysconfig is loaded by u-boot
-	 * at 1M, hypervisor by u-boot hypervisor at 136M.
-	 * On simulator all these binaries are pre-loaded by using '-F' option
-	 * for convenience. On silicon, they will be loaded by their corresponding
-	 * temporary download locations the stage-1/stage-2 firmware
-	 */
 	firmware-download {
-		u-boot        = <0x0c100000 0x3f00000>;  /* 63M @ 193M */
-		sysconfig     = <0x00100000 0x00100000>; /* 1M @ 1M */
-		hypervisor    = <0x08800000 0x00800000>; /* 8M @ 136M */
-		dom0          = <0x09000000 0x03000000>; /* 48M @ 144M */
-		domU-ramdisk  = <0x60000000 0x60800000>; /* 8M @ 1536M */
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
 	};
 
 	soc {
-fmn@node-0 {
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0x00000000 0x10000000>; /*0 - dynamic allocation, only for 64 bit linux */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config {
-		/* credits from station     
-		   "cpu popq pcie0 pcie1 pcie2 pcie3 gdx rsa crypto cmp poe nae regx srio"
-		   The order and number of station should be matching with the list given above
-		   Here, credits 0 means the default credits. 
-		   Right now there is no way to configure credit of zero */
-
-                cpu {
-                        queue-size = <32768>; /* queue size for all the cpu vcs */
-                        credits-from {
-                                node-0 = <0 0 0 0 0 0 0 0 0 0 500 0 0 150>;
-                        };
-                };
-
-                nae {
-                        credits-from {
-                                node-0 = <100 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-                };
-               srio {
-                       credits-from {
-                                node-0 = <150 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-               };
-	};
-};
-fmn@node-1{
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0x00000000 0x00000000>; /*0 - dynamic allocation */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config{
-
-	};
-};
-fmn@node-2{
-
-};
-fmn@node-3{
-
-};
-  nae@node-0 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-8xx.dts"
-
-        freein-fifo-config {
-                /* 
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue will be configured from arry below
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // spill address is allocated dynamically
-                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>; 
-                freein-fifo-spill-num-descs = <1200>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-	};
-
-	// Packet Ordering Engine (POE)
-	poe {	
-	
-		mode = "bypass";
-
-                distribution-enable = <1>;
-                // 16 bit mask
-                dist-drop-enable = <0>;
-                // 8 bit mask
-                class-drop-enable = <0>;
-                drop-timer = <0>;
-                dest-threshold = <0xa>;
-                dist-threshold = <0xa 0xa 0xa 0xa>;
-                statistics-enable = <0>;
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
 
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-			ucore-mask = <0xffff>;
-		};
-		rxaui {
-			loopback = <0>;
-
-                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
-                        submode  = <2>;
-                        // 0: disable ; 1: enable
-                        scrambler  = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-			mgmt-port = <0 0 0 0>;
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
-
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-        	        rx-buffer-size = <128 128 128 128>;
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x10000000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-                        loopback = <0>;
+			q-config {
 
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
+				cpu {
+					queue-size = <0x8000>;
 
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
+					credits-from {
+						node-0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1f4 0x0 0x0 0x96>;
+					};
+				};
 
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
+				nae {
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
+					credits-from {
+						node-0 = <0x64 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
 
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
+				srio {
 
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			ucore-mask = <0xffff>;
-		};
-		rxaui {
-			loopback = <0>;
-
-                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
-                        submode  = <2>;
-                        // 0: disable ; 1: enable
-                        scrambler  = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			ucore-mask = <0xffff>;
+					credits-from {
+						node-0 = <0x96 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
+			};
 		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
-
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
 
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
-
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			q-config {
+			};
 		};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-                xaui {
-                        loopback = <0>;
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-			higig-mode = <0>;
-                        ucore-mask = <0xffff>;
-                };
-                rxaui {
-                        loopback = <0>;
-
-                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
-                        submode  = <2>;
-                        // 0: disable ; 1: enable
-                        scrambler  = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-			higig-mode = <0>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
+		fmn@node-2 {
 		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
-
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
-
 
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		fmn@node-3 {
 		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-	
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			ucore-mask = <0xffff>;
-		};
-		rxaui {
-			loopback = <0>;
-
-                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
-                        submode  = <2>;
-                        // 0: disable ; 1: enable
-                        scrambler  = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-	
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			ucore-mask = <0xffff>;
-		};
-                sgmii {
-                        loopback = <0 0 0 0>;
 
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <13 13 13 13>;
-
-                        ext-phy-addr = <12 15 14 13>;
-                        ext-phy-bus = <1 1 1 1>;
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0xfa>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x25c>;
+					path = "/home/yjin-local/nlm-sdk-1025/sdk-base/sysconfig/nae/ucore/linux-ucore.c";
+					timestamp = "Fri Oct 26 04:17:37 2012\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4209a4 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261009a4 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfe78 0xafa00000 0xafa00004 0xafa00008 0xafa0000c 0xafa00010 0xafa00014 0xafa00018 0xafa0001c 0xafa00020 0xafa00024 0xafa00028 0xafa0002c 0x8fa3002c 0xafbf0184 0x2c620048 0xafbe0180 0xafb7017c 0xafb60178 0xafb50174 0xafb40170 0xafb3016c 0xafb20168 0xafb10164 0xafb00160 0x10400012 0x27a50034 0x3c040001 0x34848000 0x8fb0002c 0x8fae002c 0x107880 0xe6880 0x1a46021 0x8d8b0000 0xaf5021 0xad4b0000 0x8fa9002c 0x25280001 0xafa8002c 0x8fa7002c 0x2ce60048 0x14c0fff2 0x0 0x8fb10040 0x24050002 0x122501b9 0x3c13000f 0x8fa30040 0x24020001 0x1062010f 0x3669fe50 0x8fa70040 0x24060003 0x10e6000d 0x8fbf0184 0x1021 0x8fbe0180 0x8fb7017c 0x8fb60178 0x8fb50174 0x8fb40170 0x8fb3016c 0x8fb20168 0x8fb10164 0x8fb00160 0x3e00008 0x27bd0188 0x3c020001 0x3c0ddead 0x3443bffc 0x8000077 0x35a2beef 0xafa0002c 0x8fac002c 0x2d8b0064 0x156000f1 0x0 0x8c640000 0x1482fff9 0x3c08dead 0x3c02000f 0x3c1e0001 0x3c172aaa 0x3453fe4c 0x3452fe50 0x3451fe54 0x3444fe00 0x3443fe04 0x3446fe08 0x3445fe0c 0x3510beff 0x345ffe01 0x3459fe02 0x3458fe03 0x344ffe05 0x344efe06 0x344dfe07 0x344cfe09 0x350bbeef 0x37cac000 0x80000b3 0x36e9aaab 0x10e000d4 0x0 0x27d4000c 0x14a080 0x3b4b821 0x8ee70034 0x24170800 0x107a006 0x12d70007 0x3294001f 0x27de0012 0x1eb880 0x3b73821 0x8cf60034 0x116f006 0x33d4001f 0x8fa70158 0x8fbe015c 0x1074006 0x3117001f 0x1eb200 0x2f63821 0x74080 0x115f021 0x33d50fff 0x15ba00 0x36e70001 0x34088030 0xad070000 0x3c160178 0x144380 0x36de0018 0x11ea825 0x34088000 0xad150000 0x34088004 0x8d1e0000 0x8e750000 0x15bc02 0xafb70028 0x8e560000 0x164402 0xafa80004 0x8e340000 0x328700ff 0xafa70018 0x8c950000 0xafb50020 0x8c770000 0xafb70024 0x8cd60000 0xafb60010 0x8fa80018 0xaca80000 0x93f40000 0x93270000 0x90960000 0x7ac00 0x14ba00 0x3d04021 0x2f5a021 0x931e0000 0x296b821 0x91f60000 0x91d40000 0x1e3e00 0x90750000 0x2e7b821 0x16f200 0x91a70000 0x14b400 0x3d6a021 0x295f021 0x7ae00 0x3454fe0a 0x91870000 0x3d5b021 0x92950000 0x3454fe0b 0x90de0000 0x92940000 0x73a00 0x15ac00 0xf5a821 0xafa70158 0x14a600 0x2be3821 0xf4a821 0x2c8b021 0x2a84021 0x8f702 0x83900 0x3c7a025 0x2f5a823 0x2b4a826 0x15be82 0x15f180 0x2d53823 0x2fea025 0x287a026 0x1164021 0x14f200 0x14b602 0x2a8a821 0x2de3825 0x1144023 0xe84026 0x8bc02 0x8b400 0x2f6f025 0x2a83823 0x295a021 0x3c7a826 0x15bb42 0x15b4c0 0x1143821 0x2f6f025 0x295a023 0x3d4a026 0x2a7a821 0xf44023 0x14bf02 0x14b100 0x3447fe0f 0x2f6f025 0x90f60000 0x3c84026 0xafb60158 0x345efe0e 0x93d60000 0x8fa70158 0x3457fe0d 0x92f70000 0x90be0000 0x73e00 0x16b400 0xf6b021 0xafa70158 0x295a021 0x2de3821 0x17f200 0xfeb021 0x14bc82 0x14f380 0x2d53821 0x1144026 0x2feb025 0x1164023 0x8bd42 0x8f2c0 0x2feb025 0x107a826 0x2b6a823 0x1539c2 0x15f640 0x2b4a026 0xfeb025 0x296f023 0x1ebc02 0x1e3c00 0x2e7b025 0x3c84026 0x1164023 0x8bf02 0x83900 0x115a826 0x2e7b025 0x2b63823 0x7b482 0x7bb80 0x2d7a825 0xfea026 0x295f023 0x3c83826 0x1eba02 0xf7b023 0x32d40fff 0xafb4001c 0x8fbe001c 0xac7e0000 0xac8b0000 0x8fb5001c 0x154080 0x10a3821 0x8cf70000 0x32f6001f 0xafb60030 0x8fb60028 0x8fb70004 0x8fa70030 0xe90018 0x7f7c3 0xa010 0x29ef023 0x1e4040 0x1ea8c0 0x2a8a023 0xf44023 0x27c70006 0x7a880 0x8a080 0x2884021 0x3b5a021 0x8e870034 0x8fb50048 0xafa70158 0xafb5015c 0x8fb50038 0x8fb40044 0x1680ff2e 0x2ae705dd 0x800009b 0x27de000c 0x8000093 0x27d40012 0x8faa002c 0x25490001 0x8000073 0xafa9002c 0x3c059e37 0x3c042aaa 0x34a379b9 0x3662fe4c 0x3485aaab 0x3667fe54 0x24060006 0x366cfe00 0x366bfe04 0x366afe08 0x240d0800 0x8000197 0x3c040178 0x2b3905dd 0x13200095 0x0 0x27ee000c 0xeb080 0x3b6a821 0x8eb40034 0x1149806 0x130d0007 0x326e001f 0x27ff0012 0x1f7080 0x3aef021 0x8fd70034 0x117c006 0x330e001f 0x111b006 0xfa200 0x32d5001f 0x2b49821 0x13c880 0x3309021 0x325f0fff 0x1f7a00 0x35f10001 0x34088030 0xad110000 0xe4380 0x1048025 0x34088000 0xad100000 0x34088004 0x8d0e0000 0x8c550000 0x15a402 0xafb40028 0x8c530000 0x139202 0x3251000f 0xafb10000 0x8d300000 0x107c02 0xafaf0004 0x8cee0000 0x31c800ff 0xafa80018 0x8fbf0000 0x1ff080 0x3c24021 0x8d19000c 0x19c302 0x3317000f 0xafb70008 0x8d16000c 0x32d5003f 0xafb5000c 0x8fb40018 0x1286004b 0x0 0x8d930000 0xafb30020 0x8d720000 0xafb20024 0x8d4f0000 0xafaf0010 0x8fb10020 0x8fae0024 0x8fa80010 0x223c021 0x1c3c821 0x3088023 0x219f023 0x8fb42 0x3df7826 0x328b823 0x2efa823 0xfb200 0x2d57026 0x10fa023 0x28e9023 0xe9b42 0x272b826 0x1ee8823 0x2378023 0x17c302 0x310a026 0x1d7f823 0x3f4c823 0x14f400 0x3d98826 0x2f4b023 0x2d14023 0x11a942 0x2a8f826 0x2919823 0x27f7823 0x1f90c2 0x24ff026 0x23f8023 0x21e7023 0x1ec280 0x30eb826 0x3fec823 0x337b023 0x17abc2 0x2b6a026 0xafb4001c 0x8fb3001c 0x3272001f 0xafb20030 0x8fb80028 0x8fb90004 0x8fb00030 0x2050018 0x10ffc3 0x9010 0x25ff823 0x27f70006 0x1f78c0 0x1f7040 0x17b080 0x1ee8823 0x3b6a821 0x2114023 0x8eb10034 0x8faf0048 0x8fb00038 0x8fb40044 0x8f080 0x1680ff7e 0x3c84021 0x8000183 0x27ff000c 0x8fb7000c 0x32f60010 0x12c0ffb3 0x0 0x8fbf0008 0x8fae0000 0x8fb90004 0x1dff021 0x1ec080 0x1719ffac 0x0 0x8d110004 0x118402 0xafb00014 0x8faf0014 0x31e8001f 0x80001e6 0xafa80030 0x800017c 0x27ee0012 0x3c122aaa 0x3666fe4c 0x3665fe50 0x3664fe61 0x3643aaab 0x24070800 0x8000238 0x3c020178 0x299205dd 0x1240003f 0x0 0x25a9000c 0x9b080 0x3b6a821 0x8eb40034 0x1149806 0x11670007 0x3269001f 0x25ad0012 0xdf080 0x3bec821 0x8f380034 0x118b806 0x32e9001f 0x10a9006 0x3250001f 0xf8a00 0x2117821 0xf6880 0x1ae6021 0x318b0fff 0xb7200 0x35ca0001 0x34088030 0xad0a0000 0x94380 0x102f825 0x34088000 0xad1f0000 0x34088004 0x8d090000 0x8cd10000 0x118402 0xafb00028 0x8caf0000 0xf6c02 0xafad0004 0x908c0000 0x318b001f 0xafab0030 0x8fab0028 0x8fac0004 0x8fbe0030 0x3c30018 0x1e57c3 0x7010 0x1ca6823 0x25b70006 0xd4040 0xd48c0 0x17b080 0x128f823 0x3b6a821 0x8eaa0034 0x3dfc023 0x8faf0048 0x8fae0038 0x8fb40044 0x18c880 0x1680ffc2 0x3384021 0x8000224 0x25ad000c 0x800021d 0x25a90012>;
+				};
+			};
 
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        num-channels = <1 1 1 1>;
-                        parser-sequence-fifo-size = <62 62 62 62>;
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x100000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        rx-buffer-size = <128 128 128 128>;
+			vfbid-config {
+			};
 
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+				poe-spill-address = <0x0>;
+				poe-spill-length = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
-                        // Max available descriptors are 1024 (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <52 52 52 52>;
-                        free-desc-size = <2048 2048 2048 2048>;
-                        ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-                };
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-	
-			mgmt-port = <1 0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
-                
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-				   
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
-		};
-	};
-};
-   nae@node-1 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-8xx.dts"
-
-        freein-fifo-config {
-                /* 
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue will be configured from arry below
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // Spill address will be allocated dynamically
-                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>;
-                freein-fifo-spill-num-descs = <1200>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-	};
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+					msec-port-enable = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-	// Packet Ordering Engine (POE)
-	poe {	
-	
-		mode = "bypass";
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-		
-		distribution-enable = <1>;
-		// 16 bit mask
-		dist-drop-enable = <0>;	 
-		// 8 bit mask
-		class-drop-enable = <0>;
-		drop-timer = <0>;
-		dest-threshold = <0xa>;
-		dist-threshold = <0xa 0xa 0xa 0xa>;
-		statistics-enable = <0>;
- 
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+					msec-port-enable = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+					msec-port-enable = <0x0>;
+				};
+			};
 
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			ucore-mask = <0xffff>;
-		};
-		rxaui {
-			loopback = <0>;
-
-                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
-                        submode  = <2>;
-                        // 0: disable ; 1: enable
-                        scrambler  = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
+		};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0xfa>;
+
+			ucore {
+
+				src@1 {
+					num-opcodes = <0x25c>;
+					path = "/home/yjin-local/nlm-sdk-1025/sdk-base/sysconfig/nae/ucore/linux-ucore.c";
+					timestamp = "Fri Oct 26 04:17:37 2012\n";
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4209a4 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261009a4 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfe78 0xafa00000 0xafa00004 0xafa00008 0xafa0000c 0xafa00010 0xafa00014 0xafa00018 0xafa0001c 0xafa00020 0xafa00024 0xafa00028 0xafa0002c 0x8fa3002c 0xafbf0184 0x2c620048 0xafbe0180 0xafb7017c 0xafb60178 0xafb50174 0xafb40170 0xafb3016c 0xafb20168 0xafb10164 0xafb00160 0x10400012 0x27a50034 0x3c040001 0x34848000 0x8fb0002c 0x8fae002c 0x107880 0xe6880 0x1a46021 0x8d8b0000 0xaf5021 0xad4b0000 0x8fa9002c 0x25280001 0xafa8002c 0x8fa7002c 0x2ce60048 0x14c0fff2 0x0 0x8fb10040 0x24050002 0x122501b9 0x3c13000f 0x8fa30040 0x24020001 0x1062010f 0x3669fe50 0x8fa70040 0x24060003 0x10e6000d 0x8fbf0184 0x1021 0x8fbe0180 0x8fb7017c 0x8fb60178 0x8fb50174 0x8fb40170 0x8fb3016c 0x8fb20168 0x8fb10164 0x8fb00160 0x3e00008 0x27bd0188 0x3c020001 0x3c0ddead 0x3443bffc 0x8000077 0x35a2beef 0xafa0002c 0x8fac002c 0x2d8b0064 0x156000f1 0x0 0x8c640000 0x1482fff9 0x3c08dead 0x3c02000f 0x3c1e0001 0x3c172aaa 0x3453fe4c 0x3452fe50 0x3451fe54 0x3444fe00 0x3443fe04 0x3446fe08 0x3445fe0c 0x3510beff 0x345ffe01 0x3459fe02 0x3458fe03 0x344ffe05 0x344efe06 0x344dfe07 0x344cfe09 0x350bbeef 0x37cac000 0x80000b3 0x36e9aaab 0x10e000d4 0x0 0x27d4000c 0x14a080 0x3b4b821 0x8ee70034 0x24170800 0x107a006 0x12d70007 0x3294001f 0x27de0012 0x1eb880 0x3b73821 0x8cf60034 0x116f006 0x33d4001f 0x8fa70158 0x8fbe015c 0x1074006 0x3117001f 0x1eb200 0x2f63821 0x74080 0x115f021 0x33d50fff 0x15ba00 0x36e70001 0x34088030 0xad070000 0x3c160178 0x144380 0x36de0018 0x11ea825 0x34088000 0xad150000 0x34088004 0x8d1e0000 0x8e750000 0x15bc02 0xafb70028 0x8e560000 0x164402 0xafa80004 0x8e340000 0x328700ff 0xafa70018 0x8c950000 0xafb50020 0x8c770000 0xafb70024 0x8cd60000 0xafb60010 0x8fa80018 0xaca80000 0x93f40000 0x93270000 0x90960000 0x7ac00 0x14ba00 0x3d04021 0x2f5a021 0x931e0000 0x296b821 0x91f60000 0x91d40000 0x1e3e00 0x90750000 0x2e7b821 0x16f200 0x91a70000 0x14b400 0x3d6a021 0x295f021 0x7ae00 0x3454fe0a 0x91870000 0x3d5b021 0x92950000 0x3454fe0b 0x90de0000 0x92940000 0x73a00 0x15ac00 0xf5a821 0xafa70158 0x14a600 0x2be3821 0xf4a821 0x2c8b021 0x2a84021 0x8f702 0x83900 0x3c7a025 0x2f5a823 0x2b4a826 0x15be82 0x15f180 0x2d53823 0x2fea025 0x287a026 0x1164021 0x14f200 0x14b602 0x2a8a821 0x2de3825 0x1144023 0xe84026 0x8bc02 0x8b400 0x2f6f025 0x2a83823 0x295a021 0x3c7a826 0x15bb42 0x15b4c0 0x1143821 0x2f6f025 0x295a023 0x3d4a026 0x2a7a821 0xf44023 0x14bf02 0x14b100 0x3447fe0f 0x2f6f025 0x90f60000 0x3c84026 0xafb60158 0x345efe0e 0x93d60000 0x8fa70158 0x3457fe0d 0x92f70000 0x90be0000 0x73e00 0x16b400 0xf6b021 0xafa70158 0x295a021 0x2de3821 0x17f200 0xfeb021 0x14bc82 0x14f380 0x2d53821 0x1144026 0x2feb025 0x1164023 0x8bd42 0x8f2c0 0x2feb025 0x107a826 0x2b6a823 0x1539c2 0x15f640 0x2b4a026 0xfeb025 0x296f023 0x1ebc02 0x1e3c00 0x2e7b025 0x3c84026 0x1164023 0x8bf02 0x83900 0x115a826 0x2e7b025 0x2b63823 0x7b482 0x7bb80 0x2d7a825 0xfea026 0x295f023 0x3c83826 0x1eba02 0xf7b023 0x32d40fff 0xafb4001c 0x8fbe001c 0xac7e0000 0xac8b0000 0x8fb5001c 0x154080 0x10a3821 0x8cf70000 0x32f6001f 0xafb60030 0x8fb60028 0x8fb70004 0x8fa70030 0xe90018 0x7f7c3 0xa010 0x29ef023 0x1e4040 0x1ea8c0 0x2a8a023 0xf44023 0x27c70006 0x7a880 0x8a080 0x2884021 0x3b5a021 0x8e870034 0x8fb50048 0xafa70158 0xafb5015c 0x8fb50038 0x8fb40044 0x1680ff2e 0x2ae705dd 0x800009b 0x27de000c 0x8000093 0x27d40012 0x8faa002c 0x25490001 0x8000073 0xafa9002c 0x3c059e37 0x3c042aaa 0x34a379b9 0x3662fe4c 0x3485aaab 0x3667fe54 0x24060006 0x366cfe00 0x366bfe04 0x366afe08 0x240d0800 0x8000197 0x3c040178 0x2b3905dd 0x13200095 0x0 0x27ee000c 0xeb080 0x3b6a821 0x8eb40034 0x1149806 0x130d0007 0x326e001f 0x27ff0012 0x1f7080 0x3aef021 0x8fd70034 0x117c006 0x330e001f 0x111b006 0xfa200 0x32d5001f 0x2b49821 0x13c880 0x3309021 0x325f0fff 0x1f7a00 0x35f10001 0x34088030 0xad110000 0xe4380 0x1048025 0x34088000 0xad100000 0x34088004 0x8d0e0000 0x8c550000 0x15a402 0xafb40028 0x8c530000 0x139202 0x3251000f 0xafb10000 0x8d300000 0x107c02 0xafaf0004 0x8cee0000 0x31c800ff 0xafa80018 0x8fbf0000 0x1ff080 0x3c24021 0x8d19000c 0x19c302 0x3317000f 0xafb70008 0x8d16000c 0x32d5003f 0xafb5000c 0x8fb40018 0x1286004b 0x0 0x8d930000 0xafb30020 0x8d720000 0xafb20024 0x8d4f0000 0xafaf0010 0x8fb10020 0x8fae0024 0x8fa80010 0x223c021 0x1c3c821 0x3088023 0x219f023 0x8fb42 0x3df7826 0x328b823 0x2efa823 0xfb200 0x2d57026 0x10fa023 0x28e9023 0xe9b42 0x272b826 0x1ee8823 0x2378023 0x17c302 0x310a026 0x1d7f823 0x3f4c823 0x14f400 0x3d98826 0x2f4b023 0x2d14023 0x11a942 0x2a8f826 0x2919823 0x27f7823 0x1f90c2 0x24ff026 0x23f8023 0x21e7023 0x1ec280 0x30eb826 0x3fec823 0x337b023 0x17abc2 0x2b6a026 0xafb4001c 0x8fb3001c 0x3272001f 0xafb20030 0x8fb80028 0x8fb90004 0x8fb00030 0x2050018 0x10ffc3 0x9010 0x25ff823 0x27f70006 0x1f78c0 0x1f7040 0x17b080 0x1ee8823 0x3b6a821 0x2114023 0x8eb10034 0x8faf0048 0x8fb00038 0x8fb40044 0x8f080 0x1680ff7e 0x3c84021 0x8000183 0x27ff000c 0x8fb7000c 0x32f60010 0x12c0ffb3 0x0 0x8fbf0008 0x8fae0000 0x8fb90004 0x1dff021 0x1ec080 0x1719ffac 0x0 0x8d110004 0x118402 0xafb00014 0x8faf0014 0x31e8001f 0x80001e6 0xafa80030 0x800017c 0x27ee0012 0x3c122aaa 0x3666fe4c 0x3665fe50 0x3664fe61 0x3643aaab 0x24070800 0x8000238 0x3c020178 0x299205dd 0x1240003f 0x0 0x25a9000c 0x9b080 0x3b6a821 0x8eb40034 0x1149806 0x11670007 0x3269001f 0x25ad0012 0xdf080 0x3bec821 0x8f380034 0x118b806 0x32e9001f 0x10a9006 0x3250001f 0xf8a00 0x2117821 0xf6880 0x1ae6021 0x318b0fff 0xb7200 0x35ca0001 0x34088030 0xad0a0000 0x94380 0x102f825 0x34088000 0xad1f0000 0x34088004 0x8d090000 0x8cd10000 0x118402 0xafb00028 0x8caf0000 0xf6c02 0xafad0004 0x908c0000 0x318b001f 0xafab0030 0x8fab0028 0x8fac0004 0x8fbe0030 0x3c30018 0x1e57c3 0x7010 0x1ca6823 0x25b70006 0xd4040 0xd48c0 0x17b080 0x128f823 0x3b6a821 0x8eaa0034 0x3dfc023 0x8faf0048 0x8fae0038 0x8fb40044 0x18c880 0x1680ffc2 0x3384021 0x8000224 0x25ad000c 0x800021d 0x25a90012>;
+				};
+			};
 
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x100000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        // Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			ucore-mask = <0xffff>;
-		};
-		rxaui {
-			loopback = <0>;
-
-                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
-                        submode  = <2>;
-                        // 0: disable ; 1: enable
-                        scrambler  = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
+			vfbid-config {
+			};
 
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
 		};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-                xaui {
-                        loopback = <0>;
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-			higig-mode = <0>;
-                        ucore-mask = <0xffff>;
-                };
-                rxaui {
-                        loopback = <0>;
-
-                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
-                        submode  = <2>;
-                        // 0: disable ; 1: enable
-                        scrambler  = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-			higig-mode = <0>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
+		nae@node-2 {
 		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
-
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
-
 
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		nae@node-3 {
 		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			ucore-mask = <0xffff>;
-		};
-		rxaui {
-			loopback = <0>;
-
-                        // 0:xaui 1:rxaui.xaui 2:rxaui.broadcom 3:rxaui.marvell
-                        submode  = <2>;
-                        // 0: disable ; 1: enable
-                        scrambler  = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			higig-mode = <0>;
-			ucore-mask = <0xffff>;
-		};
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-			mgmt-port = <1 0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
- 		               
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-	
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-				   
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
-		};
-	};
-};
-nae@node-2 {
-
-};
-nae@node-3 {
 
-};
 		nodes {
-			num-nodes = <2>;
+			num-nodes = <0x2>;
 		};
+	};
 
+	frequency-config {
+		nae = <0xfa>;
+		sae = <0xfa>;
+		rsa = <0xfa>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
 	};
 };
-
diff --git a/arch/mips/boot/dts/xlp316.dts b/arch/mips/boot/dts/xlp316.dts
index 25c2f53..637610b 100644
--- a/arch/mips/boot/dts/xlp316.dts
+++ b/arch/mips/boot/dts/xlp316.dts
@@ -1,793 +1,698 @@
-/* XLP3XX Device Tree Source
- *
- */
-
 /dts-v1/;
+
 / {
 	model = "MIPS,XLP3XX";
 	compatible = "NETL,XLP3XX_A0";
-
-	#address-cells = <1>;
-	#size-cells = <1>;
+	#address-cells = <0x1>;
+	#size-cells = <0x1>;
 
 	hypervisor {
 		hypervisor-name = "Xen";
-		alloc_dom0_memory = <0>;
+		alloc_dom0_memory = <0x0>;
 		bootargs = "ncores=4 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffff -- ";
 		domain_heap = <0x80000000 0x20000000>;
 	};
+
 	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
 		dom@0 {
 			device_type = "domain";
 			os = "linux";
-
-			#address-cells = <1>;
-			#size-cells = <1>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
 
 			cpu {
 				onlinemask = <0xffff>;
-                                nae-rx-vc = <0>;
-                                nae-fb-vc = <1>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x1>;
 				napi-vc-mask = <0xb>;
-				sae-rx-vc = <0>; /*  */
-				sae-rx-sync-vc  = <3>; /* should be exclusive */
-				ipsec-async-vc  = <3>;
-				ipsec-sync-vc   = <2>; /* should be exclusive either
-							  ipsec-sync-vc  or soc/srio@node-0  */
-fmn@node-0 {
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0x00000000 0x10000000>; /*0 - dynamic allocation, only for 64 bit linux */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config {
-		/* credits from station
-		   "cpu popq pcie0 pcie1 pcie2 pcie3 gdx rsa crypto cmp poe nae regx srio"
-		   The order and number of station should be matching with the list given above
-		   Here, credits 0 means the default credits.
-		   Right now there is no way to configure credit of zero */
-
-                cpu {
-                        queue-size = <32768>; /* queue size for all the cpu vcs */
-                        credits-from {
-                                node-0 = <0 0 0 0 0 0 0 0 0 0 500 0 0 150>;
-                        };
-                };
-
-                nae {
-                        credits-from {
-                                node-0 = <100 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-                };
-               srio {
-                       credits-from {
-                                node-0 = <150 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-               };
-	};
-};
-fmn@node-1{
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0x00000000 0x00000000>; /*0 - dynamic allocation */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config{
-
-	};
-};
-fmn@node-2{
-
-};
-fmn@node-3{
-
-};
-  nae@node-0 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-3xx.dts"
-
-        freein-fifo-config {
-                /*
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue will be configured from arry below
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // spill address is allocated dynamically
-                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>;
-                freein-fifo-spill-num-descs = <1200>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-	};
-
-	// Packet Ordering Engine (POE)
-	poe {
-		mode = "bypass";
-
-                distribution-enable = <1>;
-                // 16 bit mask
-                dist-drop-enable = <0>;
-                // 8 bit mask
-                class-drop-enable = <0>;
-                drop-timer = <0>;
-                dest-threshold = <0xa>;
-                dist-threshold = <0xa 0xa 0xa 0xa>;
-                statistics-enable = <0>;
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
-
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-			mgmt-port = <0 0 0 0>;
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
-
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-        	        rx-buffer-size = <128 128 128 128>;
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
-
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
-
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
-
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
-		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
-
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
-
-
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-                sgmii {
-                        loopback = <0 0 0 0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <13 13 13 13>;
-
-                        ext-phy-addr = <12 15 14 13>;
-                        ext-phy-bus = <1 1 1 1>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        num-channels = <1 1 1 1>;
-                        parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        rx-buffer-size = <128 128 128 128>;
-
-
-                        // Max available descriptors are 1024 (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <52 52 52 52>;
-                        free-desc-size = <2048 2048 2048 2048>;
-                        ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-                };
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-
-			mgmt-port = <1 0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
-
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
-		};
-	};
-};
-   nae@node-1 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-3xx.dts"
-
-        freein-fifo-config {
-                /*
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue will be configured from arry below
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // Spill address will be allocated dynamically
-                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>;
-                freein-fifo-spill-num-descs = <1200>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-	};
-
-	// Packet Ordering Engine (POE)
-	poe {
-
-		mode = "bypass";
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-
-		distribution-enable = <1>;
-		// 16 bit mask
-		dist-drop-enable = <0>;
-		// 8 bit mask
-		class-drop-enable = <0>;
-		drop-timer = <0>;
-		dest-threshold = <0xa>;
-		dist-threshold = <0xa 0xa 0xa 0xa>;
-		statistics-enable = <0>;
-
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
-
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
-
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
-
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        // Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
-
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
-
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
-
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
-		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
-
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
-
-
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-			mgmt-port = <1 0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
-
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
-		};
-	};
-};
-nae@node-2 {
-
-};
-nae@node-3 {
-
-};
-
+				sae-rx-vc = <0x0>;
+				sae-rx-sync-vc = <0x3>;
+				ipsec-async-vc = <0x3>;
+				ipsec-sync-vc = <0x2>;
+
+				fmn@node-0 {
+					default-credits = <0x32>;
+					default-queue-size = <0x4000>;
+					fmn-spill-mem-base = <0x0 0x10000000>;
+					fmn-spill-mem-size = <0x0 0x2000000>;
+
+					q-config {
+
+						cpu {
+							queue-size = <0x8000>;
+
+							credits-from {
+								node-0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1f4 0x0 0x0 0x96>;
+							};
+						};
+
+						nae {
+
+							credits-from {
+								node-0 = <0x64 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							};
+						};
+
+						srio {
+
+							credits-from {
+								node-0 = <0x96 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							};
+						};
+					};
+				};
+
+				fmn@node-1 {
+					default-credits = <0x32>;
+					default-queue-size = <0x4000>;
+					fmn-spill-mem-base = <0x0 0x0>;
+					fmn-spill-mem-size = <0x0 0x2000000>;
+
+					q-config {
+					};
+				};
+
+				fmn@node-2 {
+				};
+
+				fmn@node-3 {
+				};
+
+				nae@node-0 {
+					model = "MIPS,XLP8XX NAE CFG";
+					compatible = "NETL,XLP8XX_A0";
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+					frequency = <0x1f4>;
+
+					ucore {
+
+						src@1 {
+							num-opcodes = <0x25c>;
+							mask = <0xff>;
+							opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4209a4 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261009a4 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfe78 0xafa00000 0xafa00004 0xafa00008 0xafa0000c 0xafa00010 0xafa00014 0xafa00018 0xafa0001c 0xafa00020 0xafa00024 0xafa00028 0xafa0002c 0x8fa3002c 0xafbf0184 0x2c620048 0xafbe0180 0xafb7017c 0xafb60178 0xafb50174 0xafb40170 0xafb3016c 0xafb20168 0xafb10164 0xafb00160 0x10400012 0x27a50034 0x3c040001 0x34848000 0x8fb0002c 0x8fae002c 0x107880 0xe6880 0x1a46021 0x8d8b0000 0xaf5021 0xad4b0000 0x8fa9002c 0x25280001 0xafa8002c 0x8fa7002c 0x2ce60048 0x14c0fff2 0x0 0x8fb10040 0x24050002 0x122501b9 0x3c13000f 0x8fa30040 0x24020001 0x1062010f 0x3669fe50 0x8fa70040 0x24060003 0x10e6000d 0x8fbf0184 0x1021 0x8fbe0180 0x8fb7017c 0x8fb60178 0x8fb50174 0x8fb40170 0x8fb3016c 0x8fb20168 0x8fb10164 0x8fb00160 0x3e00008 0x27bd0188 0x3c020001 0x3c0ddead 0x3443bffc 0x8000077 0x35a2beef 0xafa0002c 0x8fac002c 0x2d8b0064 0x156000f1 0x0 0x8c640000 0x1482fff9 0x3c08dead 0x3c02000f 0x3c1e0001 0x3c172aaa 0x3453fe4c 0x3452fe50 0x3451fe54 0x3444fe00 0x3443fe04 0x3446fe08 0x3445fe0c 0x3510beff 0x345ffe01 0x3459fe02 0x3458fe03 0x344ffe05 0x344efe06 0x344dfe07 0x344cfe09 0x350bbeef 0x37cac000 0x80000b3 0x36e9aaab 0x10e000d4 0x0 0x27d4000c 0x14a080 0x3b4b821 0x8ee70034 0x24170800 0x107a006 0x12d70007 0x3294001f 0x27de0012 0x1eb880 0x3b73821 0x8cf60034 0x116f006 0x33d4001f 0x8fa70158 0x8fbe015c 0x1074006 0x3117001f 0x1eb200 0x2f63821 0x74080 0x115f021 0x33d50fff 0x15ba00 0x36e70001 0x34088030 0xad070000 0x3c160178 0x144380 0x36de0018 0x11ea825 0x34088000 0xad150000 0x34088004 0x8d1e0000 0x8e750000 0x15bc02 0xafb70028 0x8e560000 0x164402 0xafa80004 0x8e340000 0x328700ff 0xafa70018 0x8c950000 0xafb50020 0x8c770000 0xafb70024 0x8cd60000 0xafb60010 0x8fa80018 0xaca80000 0x93f40000 0x93270000 0x90960000 0x7ac00 0x14ba00 0x3d04021 0x2f5a021 0x931e0000 0x296b821 0x91f60000 0x91d40000 0x1e3e00 0x90750000 0x2e7b821 0x16f200 0x91a70000 0x14b400 0x3d6a021 0x295f021 0x7ae00 0x3454fe0a 0x91870000 0x3d5b021 0x92950000 0x3454fe0b 0x90de0000 0x92940000 0x73a00 0x15ac00 0xf5a821 0xafa70158 0x14a600 0x2be3821 0xf4a821 0x2c8b021 0x2a84021 0x8f702 0x83900 0x3c7a025 0x2f5a823 0x2b4a826 0x15be82 0x15f180 0x2d53823 0x2fea025 0x287a026 0x1164021 0x14f200 0x14b602 0x2a8a821 0x2de3825 0x1144023 0xe84026 0x8bc02 0x8b400 0x2f6f025 0x2a83823 0x295a021 0x3c7a826 0x15bb42 0x15b4c0 0x1143821 0x2f6f025 0x295a023 0x3d4a026 0x2a7a821 0xf44023 0x14bf02 0x14b100 0x3447fe0f 0x2f6f025 0x90f60000 0x3c84026 0xafb60158 0x345efe0e 0x93d60000 0x8fa70158 0x3457fe0d 0x92f70000 0x90be0000 0x73e00 0x16b400 0xf6b021 0xafa70158 0x295a021 0x2de3821 0x17f200 0xfeb021 0x14bc82 0x14f380 0x2d53821 0x1144026 0x2feb025 0x1164023 0x8bd42 0x8f2c0 0x2feb025 0x107a826 0x2b6a823 0x1539c2 0x15f640 0x2b4a026 0xfeb025 0x296f023 0x1ebc02 0x1e3c00 0x2e7b025 0x3c84026 0x1164023 0x8bf02 0x83900 0x115a826 0x2e7b025 0x2b63823 0x7b482 0x7bb80 0x2d7a825 0xfea026 0x295f023 0x3c83826 0x1eba02 0xf7b023 0x32d40fff 0xafb4001c 0x8fbe001c 0xac7e0000 0xac8b0000 0x8fb5001c 0x154080 0x10a3821 0x8cf70000 0x32f6001f 0xafb60030 0x8fb60028 0x8fb70004 0x8fa70030 0xe90018 0x7f7c3 0xa010 0x29ef023 0x1e4040 0x1ea8c0 0x2a8a023 0xf44023 0x27c70006 0x7a880 0x8a080 0x2884021 0x3b5a021 0x8e870034 0x8fb50048 0xafa70158 0xafb5015c 0x8fb50038 0x8fb40044 0x1680ff2e 0x2ae705dd 0x800009b 0x27de000c 0x8000093 0x27d40012 0x8faa002c 0x25490001 0x8000073 0xafa9002c 0x3c059e37 0x3c042aaa 0x34a379b9 0x3662fe4c 0x3485aaab 0x3667fe54 0x24060006 0x366cfe00 0x366bfe04 0x366afe08 0x240d0800 0x8000197 0x3c040178 0x2b3905dd 0x13200095 0x0 0x27ee000c 0xeb080 0x3b6a821 0x8eb40034 0x1149806 0x130d0007 0x326e001f 0x27ff0012 0x1f7080 0x3aef021 0x8fd70034 0x117c006 0x330e001f 0x111b006 0xfa200 0x32d5001f 0x2b49821 0x13c880 0x3309021 0x325f0fff 0x1f7a00 0x35f10001 0x34088030 0xad110000 0xe4380 0x1048025 0x34088000 0xad100000 0x34088004 0x8d0e0000 0x8c550000 0x15a402 0xafb40028 0x8c530000 0x139202 0x3251000f 0xafb10000 0x8d300000 0x107c02 0xafaf0004 0x8cee0000 0x31c800ff 0xafa80018 0x8fbf0000 0x1ff080 0x3c24021 0x8d19000c 0x19c302 0x3317000f 0xafb70008 0x8d16000c 0x32d5003f 0xafb5000c 0x8fb40018 0x1286004b 0x0 0x8d930000 0xafb30020 0x8d720000 0xafb20024 0x8d4f0000 0xafaf0010 0x8fb10020 0x8fae0024 0x8fa80010 0x223c021 0x1c3c821 0x3088023 0x219f023 0x8fb42 0x3df7826 0x328b823 0x2efa823 0xfb200 0x2d57026 0x10fa023 0x28e9023 0xe9b42 0x272b826 0x1ee8823 0x2378023 0x17c302 0x310a026 0x1d7f823 0x3f4c823 0x14f400 0x3d98826 0x2f4b023 0x2d14023 0x11a942 0x2a8f826 0x2919823 0x27f7823 0x1f90c2 0x24ff026 0x23f8023 0x21e7023 0x1ec280 0x30eb826 0x3fec823 0x337b023 0x17abc2 0x2b6a026 0xafb4001c 0x8fb3001c 0x3272001f 0xafb20030 0x8fb80028 0x8fb90004 0x8fb00030 0x2050018 0x10ffc3 0x9010 0x25ff823 0x27f70006 0x1f78c0 0x1f7040 0x17b080 0x1ee8823 0x3b6a821 0x2114023 0x8eb10034 0x8faf0048 0x8fb00038 0x8fb40044 0x8f080 0x1680ff7e 0x3c84021 0x8000183 0x27ff000c 0x8fb7000c 0x32f60010 0x12c0ffb3 0x0 0x8fbf0008 0x8fae0000 0x8fb90004 0x1dff021 0x1ec080 0x1719ffac 0x0 0x8d110004 0x118402 0xafb00014 0x8faf0014 0x31e8001f 0x80001e6 0xafa80030 0x800017c 0x27ee0012 0x3c122aaa 0x3666fe4c 0x3665fe50 0x3664fe61 0x3643aaab 0x24070800 0x8000238 0x3c020178 0x299205dd 0x1240003f 0x0 0x25a9000c 0x9b080 0x3b6a821 0x8eb40034 0x1149806 0x11670007 0x3269001f 0x25ad0012 0xdf080 0x3bec821 0x8f380034 0x118b806 0x32e9001f 0x10a9006 0x3250001f 0xf8a00 0x2117821 0xf6880 0x1ae6021 0x318b0fff 0xb7200 0x35ca0001 0x34088030 0xad0a0000 0x94380 0x102f825 0x34088000 0xad1f0000 0x34088004 0x8d090000 0x8cd10000 0x118402 0xafb00028 0x8caf0000 0xf6c02 0xafad0004 0x908c0000 0x318b001f 0xafab0030 0x8fab0028 0x8fac0004 0x8fbe0030 0x3c30018 0x1e57c3 0x7010 0x1ca6823 0x25b70006 0xd4040 0xd48c0 0x17b080 0x128f823 0x3b6a821 0x8eaa0034 0x3dfc023 0x8faf0048 0x8fae0038 0x8fb40044 0x18c880 0x1680ffc2 0x3384021 0x8000224 0x25ad000c 0x800021d 0x25a90012>;
+						};
+					};
+
+					freein-fifo-config {
+						freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x100000>;
+						freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+						freein-fifo-spill-num-descs = <0x4b0>;
+					};
+
+					vfbid-config {
+					};
+
+					poe {
+						mode = "bypass";
+						distribution-enable = <0x1>;
+						dist-drop-enable = <0x0>;
+						class-drop-enable = <0x0>;
+						drop-timer = <0x0>;
+						dest-threshold = <0xa>;
+						dist-threshold = <0xa 0xa 0xa 0xa>;
+						statistics-enable = <0x0>;
+						poe-spill-address = <0x0>;
+						poe-spill-length = <0x0>;
+
+						distribution_vectors {
+							dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+							dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+						};
+					};
+
+					complex@0 {
+						device_type = "nae-complex";
+						mode = "xaui";
+
+						xaui {
+							loopback = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+							vlan-pri-en = <0x0>;
+							msec-port-enable = <0x0>;
+						};
+
+						rxaui {
+							loopback = <0x0>;
+							submode = <0x2>;
+							scrambler = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							ucore-mask = <0xffff>;
+							msec-port-enable = <0x0>;
+						};
+
+						sgmii {
+							loopback = <0x0 0x0 0x0 0x0>;
+							mgmt-port = <0x0 0x0 0x0 0x0>;
+							iface-fifo-size = <0xd 0xd 0xd 0xd>;
+							ext-phy-addr = <0x4 0x7 0x6 0x5>;
+							ext-phy-bus = <0x1 0x1 0x1 0x1>;
+							num-channels = <0x1 0x1 0x1 0x1>;
+							parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+							rx-buffer-size = <0x80 0x80 0x80 0x80>;
+							num-free-descs = <0x34 0x34 0x34 0x34>;
+							free-desc-size = <0x800 0x800 0x800 0x800>;
+							ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+							msec-port-enable = <0x0>;
+						};
+
+						interlaken {
+							db = "cortina";
+							loopback = <0x0>;
+							num-lanes = <0x4>;
+							lane-rate = <0x0>;
+							iface-fifo-size = <0x6e>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x4>;
+							rx-buffer-size = <0x730>;
+							num-free-descs = <0x12c>;
+							free-desc-size = <0x800>;
+							ucore-mask = <0xffff>;
+						};
+					};
+
+					complex@1 {
+						device_type = "nae-complex";
+						mode = "xaui";
+
+						xaui {
+							loopback = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+							vlan-pri-en = <0x0>;
+							msec-port-enable = <0x0>;
+						};
+
+						rxaui {
+							loopback = <0x0>;
+							submode = <0x2>;
+							scrambler = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							ucore-mask = <0xffff>;
+							msec-port-enable = <0x0>;
+						};
+
+						sgmii {
+							loopback = <0x0 0x0 0x0 0x0>;
+							iface-fifo-size = <0xd 0xd 0xd 0xd>;
+							ext-phy-addr = <0x8 0xb 0xa 0x9>;
+							ext-phy-bus = <0x1 0x1 0x1 0x1>;
+							num-channels = <0x1 0x1 0x1 0x1>;
+							parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+							rx-buffer-size = <0x80 0x80 0x80 0x80>;
+							num-free-descs = <0x34 0x34 0x34 0x34>;
+							free-desc-size = <0x800 0x800 0x800 0x800>;
+							ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+							msec-port-enable = <0x0>;
+						};
+					};
+
+					complex@2 {
+						device_type = "nae-complex";
+						mode = "xaui";
+
+						xaui {
+							loopback = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+							vlan-pri-en = <0x0>;
+						};
+
+						rxaui {
+							loopback = <0x0>;
+							submode = <0x2>;
+							scrambler = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+						};
+
+						interlaken {
+							db = "cortina";
+							loopback = <0x0>;
+							num-lanes = <0x4>;
+							lane-rate = <0x0>;
+							iface-fifo-size = <0x6e>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x4>;
+							rx-buffer-size = <0x730>;
+							num-free-descs = <0x12c>;
+							free-desc-size = <0x800>;
+							ucore-mask = <0xffff>;
+						};
+
+						sgmii {
+							loopback = <0x0 0x0 0x0 0x0>;
+							iface-fifo-size = <0xd 0xd 0xd 0xd>;
+							ext-phy-addr = <0x0 0x3 0x2 0x1>;
+							ext-phy-bus = <0x1 0x1 0x1 0x1>;
+							num-channels = <0x1 0x1 0x1 0x1>;
+							parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+							rx-buffer-size = <0x80 0x80 0x80 0x80>;
+							num-free-descs = <0x34 0x34 0x34 0x34>;
+							free-desc-size = <0x800 0x800 0x800 0x800>;
+							ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+						};
+					};
+
+					complex@3 {
+						device_type = "nae-complex";
+						mode = "xaui";
+
+						xaui {
+							loopback = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+							vlan-pri-en = <0x0>;
+						};
+
+						rxaui {
+							loopback = <0x0>;
+							submode = <0x2>;
+							scrambler = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+						};
+
+						sgmii {
+							loopback = <0x0 0x0 0x0 0x0>;
+							iface-fifo-size = <0xd 0xd 0xd 0xd>;
+							ext-phy-addr = <0xc 0xf 0xe 0xd>;
+							ext-phy-bus = <0x1 0x1 0x1 0x1>;
+							num-channels = <0x1 0x1 0x1 0x1>;
+							parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+							rx-buffer-size = <0x80 0x80 0x80 0x80>;
+							num-free-descs = <0x34 0x34 0x34 0x34>;
+							free-desc-size = <0x800 0x800 0x800 0x800>;
+							ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+						};
+					};
+
+					complex@4 {
+						device_type = "nae-complex";
+						mode = "sgmii";
+
+						sgmii {
+							loopback = <0x0 0x0>;
+							mgmt-port = <0x1 0x0>;
+							iface-fifo-size = <0xd 0xd>;
+							ext-phy-addr = <0x10 0x11>;
+							ext-phy-bus = <0x0 0x0>;
+							num-channels = <0x1 0x1>;
+							parser-sequence-fifo-size = <0x3e 0x3e>;
+							rx-buffer-size = <0x80 0x80>;
+							num-free-descs = <0x34 0x34>;
+							free-desc-size = <0x800 0x800>;
+							ucore-mask = <0xffff 0xffff>;
+						};
+					};
+				};
+
+				nae@node-1 {
+					model = "MIPS,XLP8XX NAE CFG";
+					compatible = "NETL,XLP8XX_A0";
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+					frequency = <0x1f4>;
+
+					ucore {
+
+						src@1 {
+							num-opcodes = <0x25c>;
+							mask = <0xff>;
+							opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4209a4 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261009a4 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfe78 0xafa00000 0xafa00004 0xafa00008 0xafa0000c 0xafa00010 0xafa00014 0xafa00018 0xafa0001c 0xafa00020 0xafa00024 0xafa00028 0xafa0002c 0x8fa3002c 0xafbf0184 0x2c620048 0xafbe0180 0xafb7017c 0xafb60178 0xafb50174 0xafb40170 0xafb3016c 0xafb20168 0xafb10164 0xafb00160 0x10400012 0x27a50034 0x3c040001 0x34848000 0x8fb0002c 0x8fae002c 0x107880 0xe6880 0x1a46021 0x8d8b0000 0xaf5021 0xad4b0000 0x8fa9002c 0x25280001 0xafa8002c 0x8fa7002c 0x2ce60048 0x14c0fff2 0x0 0x8fb10040 0x24050002 0x122501b9 0x3c13000f 0x8fa30040 0x24020001 0x1062010f 0x3669fe50 0x8fa70040 0x24060003 0x10e6000d 0x8fbf0184 0x1021 0x8fbe0180 0x8fb7017c 0x8fb60178 0x8fb50174 0x8fb40170 0x8fb3016c 0x8fb20168 0x8fb10164 0x8fb00160 0x3e00008 0x27bd0188 0x3c020001 0x3c0ddead 0x3443bffc 0x8000077 0x35a2beef 0xafa0002c 0x8fac002c 0x2d8b0064 0x156000f1 0x0 0x8c640000 0x1482fff9 0x3c08dead 0x3c02000f 0x3c1e0001 0x3c172aaa 0x3453fe4c 0x3452fe50 0x3451fe54 0x3444fe00 0x3443fe04 0x3446fe08 0x3445fe0c 0x3510beff 0x345ffe01 0x3459fe02 0x3458fe03 0x344ffe05 0x344efe06 0x344dfe07 0x344cfe09 0x350bbeef 0x37cac000 0x80000b3 0x36e9aaab 0x10e000d4 0x0 0x27d4000c 0x14a080 0x3b4b821 0x8ee70034 0x24170800 0x107a006 0x12d70007 0x3294001f 0x27de0012 0x1eb880 0x3b73821 0x8cf60034 0x116f006 0x33d4001f 0x8fa70158 0x8fbe015c 0x1074006 0x3117001f 0x1eb200 0x2f63821 0x74080 0x115f021 0x33d50fff 0x15ba00 0x36e70001 0x34088030 0xad070000 0x3c160178 0x144380 0x36de0018 0x11ea825 0x34088000 0xad150000 0x34088004 0x8d1e0000 0x8e750000 0x15bc02 0xafb70028 0x8e560000 0x164402 0xafa80004 0x8e340000 0x328700ff 0xafa70018 0x8c950000 0xafb50020 0x8c770000 0xafb70024 0x8cd60000 0xafb60010 0x8fa80018 0xaca80000 0x93f40000 0x93270000 0x90960000 0x7ac00 0x14ba00 0x3d04021 0x2f5a021 0x931e0000 0x296b821 0x91f60000 0x91d40000 0x1e3e00 0x90750000 0x2e7b821 0x16f200 0x91a70000 0x14b400 0x3d6a021 0x295f021 0x7ae00 0x3454fe0a 0x91870000 0x3d5b021 0x92950000 0x3454fe0b 0x90de0000 0x92940000 0x73a00 0x15ac00 0xf5a821 0xafa70158 0x14a600 0x2be3821 0xf4a821 0x2c8b021 0x2a84021 0x8f702 0x83900 0x3c7a025 0x2f5a823 0x2b4a826 0x15be82 0x15f180 0x2d53823 0x2fea025 0x287a026 0x1164021 0x14f200 0x14b602 0x2a8a821 0x2de3825 0x1144023 0xe84026 0x8bc02 0x8b400 0x2f6f025 0x2a83823 0x295a021 0x3c7a826 0x15bb42 0x15b4c0 0x1143821 0x2f6f025 0x295a023 0x3d4a026 0x2a7a821 0xf44023 0x14bf02 0x14b100 0x3447fe0f 0x2f6f025 0x90f60000 0x3c84026 0xafb60158 0x345efe0e 0x93d60000 0x8fa70158 0x3457fe0d 0x92f70000 0x90be0000 0x73e00 0x16b400 0xf6b021 0xafa70158 0x295a021 0x2de3821 0x17f200 0xfeb021 0x14bc82 0x14f380 0x2d53821 0x1144026 0x2feb025 0x1164023 0x8bd42 0x8f2c0 0x2feb025 0x107a826 0x2b6a823 0x1539c2 0x15f640 0x2b4a026 0xfeb025 0x296f023 0x1ebc02 0x1e3c00 0x2e7b025 0x3c84026 0x1164023 0x8bf02 0x83900 0x115a826 0x2e7b025 0x2b63823 0x7b482 0x7bb80 0x2d7a825 0xfea026 0x295f023 0x3c83826 0x1eba02 0xf7b023 0x32d40fff 0xafb4001c 0x8fbe001c 0xac7e0000 0xac8b0000 0x8fb5001c 0x154080 0x10a3821 0x8cf70000 0x32f6001f 0xafb60030 0x8fb60028 0x8fb70004 0x8fa70030 0xe90018 0x7f7c3 0xa010 0x29ef023 0x1e4040 0x1ea8c0 0x2a8a023 0xf44023 0x27c70006 0x7a880 0x8a080 0x2884021 0x3b5a021 0x8e870034 0x8fb50048 0xafa70158 0xafb5015c 0x8fb50038 0x8fb40044 0x1680ff2e 0x2ae705dd 0x800009b 0x27de000c 0x8000093 0x27d40012 0x8faa002c 0x25490001 0x8000073 0xafa9002c 0x3c059e37 0x3c042aaa 0x34a379b9 0x3662fe4c 0x3485aaab 0x3667fe54 0x24060006 0x366cfe00 0x366bfe04 0x366afe08 0x240d0800 0x8000197 0x3c040178 0x2b3905dd 0x13200095 0x0 0x27ee000c 0xeb080 0x3b6a821 0x8eb40034 0x1149806 0x130d0007 0x326e001f 0x27ff0012 0x1f7080 0x3aef021 0x8fd70034 0x117c006 0x330e001f 0x111b006 0xfa200 0x32d5001f 0x2b49821 0x13c880 0x3309021 0x325f0fff 0x1f7a00 0x35f10001 0x34088030 0xad110000 0xe4380 0x1048025 0x34088000 0xad100000 0x34088004 0x8d0e0000 0x8c550000 0x15a402 0xafb40028 0x8c530000 0x139202 0x3251000f 0xafb10000 0x8d300000 0x107c02 0xafaf0004 0x8cee0000 0x31c800ff 0xafa80018 0x8fbf0000 0x1ff080 0x3c24021 0x8d19000c 0x19c302 0x3317000f 0xafb70008 0x8d16000c 0x32d5003f 0xafb5000c 0x8fb40018 0x1286004b 0x0 0x8d930000 0xafb30020 0x8d720000 0xafb20024 0x8d4f0000 0xafaf0010 0x8fb10020 0x8fae0024 0x8fa80010 0x223c021 0x1c3c821 0x3088023 0x219f023 0x8fb42 0x3df7826 0x328b823 0x2efa823 0xfb200 0x2d57026 0x10fa023 0x28e9023 0xe9b42 0x272b826 0x1ee8823 0x2378023 0x17c302 0x310a026 0x1d7f823 0x3f4c823 0x14f400 0x3d98826 0x2f4b023 0x2d14023 0x11a942 0x2a8f826 0x2919823 0x27f7823 0x1f90c2 0x24ff026 0x23f8023 0x21e7023 0x1ec280 0x30eb826 0x3fec823 0x337b023 0x17abc2 0x2b6a026 0xafb4001c 0x8fb3001c 0x3272001f 0xafb20030 0x8fb80028 0x8fb90004 0x8fb00030 0x2050018 0x10ffc3 0x9010 0x25ff823 0x27f70006 0x1f78c0 0x1f7040 0x17b080 0x1ee8823 0x3b6a821 0x2114023 0x8eb10034 0x8faf0048 0x8fb00038 0x8fb40044 0x8f080 0x1680ff7e 0x3c84021 0x8000183 0x27ff000c 0x8fb7000c 0x32f60010 0x12c0ffb3 0x0 0x8fbf0008 0x8fae0000 0x8fb90004 0x1dff021 0x1ec080 0x1719ffac 0x0 0x8d110004 0x118402 0xafb00014 0x8faf0014 0x31e8001f 0x80001e6 0xafa80030 0x800017c 0x27ee0012 0x3c122aaa 0x3666fe4c 0x3665fe50 0x3664fe61 0x3643aaab 0x24070800 0x8000238 0x3c020178 0x299205dd 0x1240003f 0x0 0x25a9000c 0x9b080 0x3b6a821 0x8eb40034 0x1149806 0x11670007 0x3269001f 0x25ad0012 0xdf080 0x3bec821 0x8f380034 0x118b806 0x32e9001f 0x10a9006 0x3250001f 0xf8a00 0x2117821 0xf6880 0x1ae6021 0x318b0fff 0xb7200 0x35ca0001 0x34088030 0xad0a0000 0x94380 0x102f825 0x34088000 0xad1f0000 0x34088004 0x8d090000 0x8cd10000 0x118402 0xafb00028 0x8caf0000 0xf6c02 0xafad0004 0x908c0000 0x318b001f 0xafab0030 0x8fab0028 0x8fac0004 0x8fbe0030 0x3c30018 0x1e57c3 0x7010 0x1ca6823 0x25b70006 0xd4040 0xd48c0 0x17b080 0x128f823 0x3b6a821 0x8eaa0034 0x3dfc023 0x8faf0048 0x8fae0038 0x8fb40044 0x18c880 0x1680ffc2 0x3384021 0x8000224 0x25ad000c 0x800021d 0x25a90012>;
+						};
+					};
+
+					freein-fifo-config {
+						freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x100000>;
+						freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+						freein-fifo-spill-num-descs = <0x4b0>;
+					};
+
+					vfbid-config {
+					};
+
+					poe {
+						mode = "bypass";
+						distribution-enable = <0x1>;
+						dist-drop-enable = <0x0>;
+						class-drop-enable = <0x0>;
+						drop-timer = <0x0>;
+						dest-threshold = <0xa>;
+						dist-threshold = <0xa 0xa 0xa 0xa>;
+						statistics-enable = <0x0>;
+
+						distribution_vectors {
+							dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+							dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+							dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+						};
+					};
+
+					complex@0 {
+						device_type = "nae-complex";
+						mode = "xaui";
+
+						xaui {
+							loopback = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+						};
+
+						rxaui {
+							loopback = <0x0>;
+							submode = <0x2>;
+							scrambler = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+						};
+
+						sgmii {
+							loopback = <0x0 0x0 0x0 0x0>;
+							iface-fifo-size = <0xd 0xd 0xd 0xd>;
+							ext-phy-addr = <0x4 0x7 0x6 0x5>;
+							ext-phy-bus = <0x1 0x1 0x1 0x1>;
+							num-channels = <0x1 0x1 0x1 0x1>;
+							parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+							rx-buffer-size = <0x80 0x80 0x80 0x80>;
+							num-free-descs = <0x34 0x34 0x34 0x34>;
+							free-desc-size = <0x800 0x800 0x800 0x800>;
+							ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+						};
+
+						interlaken {
+							db = "cortina";
+							loopback = <0x0>;
+							num-lanes = <0x4>;
+							lane-rate = <0x0>;
+							iface-fifo-size = <0x6e>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x4>;
+							rx-buffer-size = <0x730>;
+							num-free-descs = <0x12c>;
+							free-desc-size = <0x800>;
+							ucore-mask = <0xffff>;
+						};
+					};
+
+					complex@1 {
+						device_type = "nae-complex";
+						mode = "xaui";
+
+						xaui {
+							loopback = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+						};
+
+						rxaui {
+							loopback = <0x0>;
+							submode = <0x2>;
+							scrambler = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+						};
+
+						sgmii {
+							loopback = <0x0 0x0 0x0 0x0>;
+							iface-fifo-size = <0xd 0xd 0xd 0xd>;
+							ext-phy-addr = <0x8 0xb 0xa 0x9>;
+							ext-phy-bus = <0x1 0x1 0x1 0x1>;
+							num-channels = <0x1 0x1 0x1 0x1>;
+							parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+							rx-buffer-size = <0x80 0x80 0x80 0x80>;
+							num-free-descs = <0x34 0x34 0x34 0x34>;
+							free-desc-size = <0x800 0x800 0x800 0x800>;
+							ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+						};
+					};
+
+					complex@2 {
+						device_type = "nae-complex";
+						mode = "xaui";
+
+						xaui {
+							loopback = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+						};
+
+						rxaui {
+							loopback = <0x0>;
+							submode = <0x2>;
+							scrambler = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+						};
+
+						interlaken {
+							db = "cortina";
+							loopback = <0x0>;
+							num-lanes = <0x4>;
+							lane-rate = <0x0>;
+							iface-fifo-size = <0x6e>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x4>;
+							rx-buffer-size = <0x730>;
+							num-free-descs = <0x12c>;
+							free-desc-size = <0x800>;
+							ucore-mask = <0xffff>;
+						};
+
+						sgmii {
+							loopback = <0x0 0x0 0x0 0x0>;
+							iface-fifo-size = <0xd 0xd 0xd 0xd>;
+							ext-phy-addr = <0x0 0x3 0x2 0x1>;
+							ext-phy-bus = <0x1 0x1 0x1 0x1>;
+							num-channels = <0x1 0x1 0x1 0x1>;
+							parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+							rx-buffer-size = <0x80 0x80 0x80 0x80>;
+							num-free-descs = <0x34 0x34 0x34 0x34>;
+							free-desc-size = <0x800 0x800 0x800 0x800>;
+							ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+						};
+					};
+
+					complex@3 {
+						device_type = "nae-complex";
+						mode = "xaui";
+
+						xaui {
+							loopback = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							xgmii-speed = <0xa>;
+							ucore-mask = <0xffff>;
+						};
+
+						rxaui {
+							loopback = <0x0>;
+							submode = <0x2>;
+							scrambler = <0x0>;
+							iface-fifo-size = <0x37>;
+							parser-sequence-fifo-size = <0xe1>;
+							num-channels = <0x1>;
+							rx-buffer-size = <0x3b0>;
+							num-free-descs = <0x96>;
+							free-desc-size = <0x800>;
+							higig-mode = <0x0>;
+							ucore-mask = <0xffff>;
+						};
+					};
+
+					complex@4 {
+						device_type = "nae-complex";
+						mode = "sgmii";
+
+						sgmii {
+							loopback = <0x0 0x0>;
+							mgmt-port = <0x1 0x0>;
+							iface-fifo-size = <0xd 0xd>;
+							ext-phy-addr = <0x10 0x11>;
+							ext-phy-bus = <0x0 0x0>;
+							num-channels = <0x1 0x1>;
+							parser-sequence-fifo-size = <0x3e 0x3e>;
+							rx-buffer-size = <0x80 0x80>;
+							num-free-descs = <0x34 0x34>;
+							free-desc-size = <0x800 0x800>;
+							ucore-mask = <0xffff 0xffff>;
+						};
+					};
+				};
+
+				nae@node-2 {
+				};
+
+				nae@node-3 {
+				};
 			};
+
 			uart {
-				id = <0>;
-				owner = <1>;
+				id = <0x0>;
+				owner = <0x1>;
 				sharedcfg = <0x1f000000>;
 			};
+
 			memory {
-				/* <Start Size>, Unit: M */
-				reg = <0x01000000 0x0B000000	// 176M at 16M
-					0x20000000 0xa0000000>;  // 2586M at 512M
+				reg = <0x1000000 0xb000000 0x20000000 0xa0000000>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_1_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_2_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_3_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
 			};
-                        fmn {
-				/* make the node mask to 0xffffffff for SRIO */
-                                node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-                                node_1_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-                                node_2_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-                                node_3_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-                        };
+
 			pic {
 			};
+
 			nae {
-				owner = <1 0 0 0>;
-				freein-fifo-mask = <0xff 0 0 0>;
-				/* node offsets and size */
-				vfbtbl-sw-offset = <0 0 0 0>;
-				vfbtbl-sw-nentries = <32 32 32 32>;
-				/* hw entries */
-				vfbtbl-hw-offset = <32 32 32 32>;
-				vfbtbl-hw-nentries = <20 20 20 20>;
+				freein-fifo-mask = <0xff 0x0 0x0 0x0>;
+				vfbtbl-sw-offset = <0x0 0x0 0x0 0x0>;
+				vfbtbl-sw-nentries = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-offset = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-nentries = <0x14 0x14 0x14 0x14>;
 			};
 
-
+			owner-config {
+				nae = <0x1>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
 		};
 	};
 
@@ -815,763 +720,660 @@ nae@node-3 {
 
 	};
 
-	/* These binaries are downloaded at the resp physical memory locations
-	 * by their corresponding bootstrapping loaders. For example,
-	 * u-boot is loaded by x-load at 193M, sysconfig is loaded by u-boot
-	 * at 1M, hypervisor by u-boot hypervisor at 136M.
-	 * On simulator all these binaries are pre-loaded by using '-F' option
-	 * for convenience. On silicon, they will be loaded by their corresponding
-	 * temporary download locations the stage-1/stage-2 firmware
-	 */
 	firmware-download {
-		u-boot        = <0x0c100000 0x3f00000>;  /* 63M @ 193M */
-		sysconfig     = <0x00100000 0x00100000>; /* 1M @ 1M */
-		hypervisor    = <0x08800000 0x00800000>; /* 8M @ 136M */
-		dom0          = <0x09000000 0x03000000>; /* 48M @ 144M */
-		domU-ramdisk  = <0x60000000 0x60800000>; /* 8M @ 1536M */
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
 	};
 
 	soc {
-fmn@node-0 {
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0x00000000 0x10000000>; /*0 - dynamic allocation, only for 64 bit linux */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config {
-		/* credits from station
-		   "cpu popq pcie0 pcie1 pcie2 pcie3 gdx rsa crypto cmp poe nae regx srio"
-		   The order and number of station should be matching with the list given above
-		   Here, credits 0 means the default credits.
-		   Right now there is no way to configure credit of zero */
-
-                cpu {
-                        queue-size = <32768>; /* queue size for all the cpu vcs */
-                        credits-from {
-                                node-0 = <0 0 0 0 0 0 0 0 0 0 500 0 0 150>;
-                        };
-                };
-
-                nae {
-                        credits-from {
-                                node-0 = <100 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-                };
-               srio {
-                       credits-from {
-                                node-0 = <150 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-               };
-	};
-};
-fmn@node-1{
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0x00000000 0x00000000>; /*0 - dynamic allocation */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config{
-
-	};
-};
-fmn@node-2{
-
-};
-fmn@node-3{
-
-};
-  nae@node-0 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-3xx.dts"
-
-        freein-fifo-config {
-                /*
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue will be configured from arry below
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // spill address is allocated dynamically
-                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>;
-                freein-fifo-spill-num-descs = <1200>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-	};
 
-	// Packet Ordering Engine (POE)
-	poe {
-
-		mode = "bypass";
-
-                distribution-enable = <1>;
-                // 16 bit mask
-                dist-drop-enable = <0>;
-                // 8 bit mask
-                class-drop-enable = <0>;
-                drop-timer = <0>;
-                dest-threshold = <0xa>;
-                dist-threshold = <0xa 0xa 0xa 0xa>;
-                statistics-enable = <0>;
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
-
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-			mgmt-port = <0 0 0 0>;
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
-
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-        	        rx-buffer-size = <128 128 128 128>;
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x10000000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-                        loopback = <0>;
+			q-config {
 
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
+				cpu {
+					queue-size = <0x8000>;
 
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
+					credits-from {
+						node-0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1f4 0x0 0x0 0x96>;
+					};
+				};
 
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
+				nae {
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
+					credits-from {
+						node-0 = <0x64 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
 
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
+				srio {
 
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+					credits-from {
+						node-0 = <0x96 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
+			};
 		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
-
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
 
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
-
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			q-config {
+			};
 		};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
+		fmn@node-2 {
 		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
-
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
-
-
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+		fmn@node-3 {
 		};
-                sgmii {
-                        loopback = <0 0 0 0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <13 13 13 13>;
-
-                        ext-phy-addr = <12 15 14 13>;
-                        ext-phy-bus = <1 1 1 1>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        num-channels = <1 1 1 1>;
-                        parser-sequence-fifo-size = <62 62 62 62>;
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        rx-buffer-size = <128 128 128 128>;
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
 
+			ucore {
 
-                        // Max available descriptors are 1024 (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <52 52 52 52>;
-                        free-desc-size = <2048 2048 2048 2048>;
-                        ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-                };
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-
-			mgmt-port = <1 0>;
+				src@1 {
+					num-opcodes = <0x25c>;
+					mask = <0xff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4209a4 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261009a4 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfe78 0xafa00000 0xafa00004 0xafa00008 0xafa0000c 0xafa00010 0xafa00014 0xafa00018 0xafa0001c 0xafa00020 0xafa00024 0xafa00028 0xafa0002c 0x8fa3002c 0xafbf0184 0x2c620048 0xafbe0180 0xafb7017c 0xafb60178 0xafb50174 0xafb40170 0xafb3016c 0xafb20168 0xafb10164 0xafb00160 0x10400012 0x27a50034 0x3c040001 0x34848000 0x8fb0002c 0x8fae002c 0x107880 0xe6880 0x1a46021 0x8d8b0000 0xaf5021 0xad4b0000 0x8fa9002c 0x25280001 0xafa8002c 0x8fa7002c 0x2ce60048 0x14c0fff2 0x0 0x8fb10040 0x24050002 0x122501b9 0x3c13000f 0x8fa30040 0x24020001 0x1062010f 0x3669fe50 0x8fa70040 0x24060003 0x10e6000d 0x8fbf0184 0x1021 0x8fbe0180 0x8fb7017c 0x8fb60178 0x8fb50174 0x8fb40170 0x8fb3016c 0x8fb20168 0x8fb10164 0x8fb00160 0x3e00008 0x27bd0188 0x3c020001 0x3c0ddead 0x3443bffc 0x8000077 0x35a2beef 0xafa0002c 0x8fac002c 0x2d8b0064 0x156000f1 0x0 0x8c640000 0x1482fff9 0x3c08dead 0x3c02000f 0x3c1e0001 0x3c172aaa 0x3453fe4c 0x3452fe50 0x3451fe54 0x3444fe00 0x3443fe04 0x3446fe08 0x3445fe0c 0x3510beff 0x345ffe01 0x3459fe02 0x3458fe03 0x344ffe05 0x344efe06 0x344dfe07 0x344cfe09 0x350bbeef 0x37cac000 0x80000b3 0x36e9aaab 0x10e000d4 0x0 0x27d4000c 0x14a080 0x3b4b821 0x8ee70034 0x24170800 0x107a006 0x12d70007 0x3294001f 0x27de0012 0x1eb880 0x3b73821 0x8cf60034 0x116f006 0x33d4001f 0x8fa70158 0x8fbe015c 0x1074006 0x3117001f 0x1eb200 0x2f63821 0x74080 0x115f021 0x33d50fff 0x15ba00 0x36e70001 0x34088030 0xad070000 0x3c160178 0x144380 0x36de0018 0x11ea825 0x34088000 0xad150000 0x34088004 0x8d1e0000 0x8e750000 0x15bc02 0xafb70028 0x8e560000 0x164402 0xafa80004 0x8e340000 0x328700ff 0xafa70018 0x8c950000 0xafb50020 0x8c770000 0xafb70024 0x8cd60000 0xafb60010 0x8fa80018 0xaca80000 0x93f40000 0x93270000 0x90960000 0x7ac00 0x14ba00 0x3d04021 0x2f5a021 0x931e0000 0x296b821 0x91f60000 0x91d40000 0x1e3e00 0x90750000 0x2e7b821 0x16f200 0x91a70000 0x14b400 0x3d6a021 0x295f021 0x7ae00 0x3454fe0a 0x91870000 0x3d5b021 0x92950000 0x3454fe0b 0x90de0000 0x92940000 0x73a00 0x15ac00 0xf5a821 0xafa70158 0x14a600 0x2be3821 0xf4a821 0x2c8b021 0x2a84021 0x8f702 0x83900 0x3c7a025 0x2f5a823 0x2b4a826 0x15be82 0x15f180 0x2d53823 0x2fea025 0x287a026 0x1164021 0x14f200 0x14b602 0x2a8a821 0x2de3825 0x1144023 0xe84026 0x8bc02 0x8b400 0x2f6f025 0x2a83823 0x295a021 0x3c7a826 0x15bb42 0x15b4c0 0x1143821 0x2f6f025 0x295a023 0x3d4a026 0x2a7a821 0xf44023 0x14bf02 0x14b100 0x3447fe0f 0x2f6f025 0x90f60000 0x3c84026 0xafb60158 0x345efe0e 0x93d60000 0x8fa70158 0x3457fe0d 0x92f70000 0x90be0000 0x73e00 0x16b400 0xf6b021 0xafa70158 0x295a021 0x2de3821 0x17f200 0xfeb021 0x14bc82 0x14f380 0x2d53821 0x1144026 0x2feb025 0x1164023 0x8bd42 0x8f2c0 0x2feb025 0x107a826 0x2b6a823 0x1539c2 0x15f640 0x2b4a026 0xfeb025 0x296f023 0x1ebc02 0x1e3c00 0x2e7b025 0x3c84026 0x1164023 0x8bf02 0x83900 0x115a826 0x2e7b025 0x2b63823 0x7b482 0x7bb80 0x2d7a825 0xfea026 0x295f023 0x3c83826 0x1eba02 0xf7b023 0x32d40fff 0xafb4001c 0x8fbe001c 0xac7e0000 0xac8b0000 0x8fb5001c 0x154080 0x10a3821 0x8cf70000 0x32f6001f 0xafb60030 0x8fb60028 0x8fb70004 0x8fa70030 0xe90018 0x7f7c3 0xa010 0x29ef023 0x1e4040 0x1ea8c0 0x2a8a023 0xf44023 0x27c70006 0x7a880 0x8a080 0x2884021 0x3b5a021 0x8e870034 0x8fb50048 0xafa70158 0xafb5015c 0x8fb50038 0x8fb40044 0x1680ff2e 0x2ae705dd 0x800009b 0x27de000c 0x8000093 0x27d40012 0x8faa002c 0x25490001 0x8000073 0xafa9002c 0x3c059e37 0x3c042aaa 0x34a379b9 0x3662fe4c 0x3485aaab 0x3667fe54 0x24060006 0x366cfe00 0x366bfe04 0x366afe08 0x240d0800 0x8000197 0x3c040178 0x2b3905dd 0x13200095 0x0 0x27ee000c 0xeb080 0x3b6a821 0x8eb40034 0x1149806 0x130d0007 0x326e001f 0x27ff0012 0x1f7080 0x3aef021 0x8fd70034 0x117c006 0x330e001f 0x111b006 0xfa200 0x32d5001f 0x2b49821 0x13c880 0x3309021 0x325f0fff 0x1f7a00 0x35f10001 0x34088030 0xad110000 0xe4380 0x1048025 0x34088000 0xad100000 0x34088004 0x8d0e0000 0x8c550000 0x15a402 0xafb40028 0x8c530000 0x139202 0x3251000f 0xafb10000 0x8d300000 0x107c02 0xafaf0004 0x8cee0000 0x31c800ff 0xafa80018 0x8fbf0000 0x1ff080 0x3c24021 0x8d19000c 0x19c302 0x3317000f 0xafb70008 0x8d16000c 0x32d5003f 0xafb5000c 0x8fb40018 0x1286004b 0x0 0x8d930000 0xafb30020 0x8d720000 0xafb20024 0x8d4f0000 0xafaf0010 0x8fb10020 0x8fae0024 0x8fa80010 0x223c021 0x1c3c821 0x3088023 0x219f023 0x8fb42 0x3df7826 0x328b823 0x2efa823 0xfb200 0x2d57026 0x10fa023 0x28e9023 0xe9b42 0x272b826 0x1ee8823 0x2378023 0x17c302 0x310a026 0x1d7f823 0x3f4c823 0x14f400 0x3d98826 0x2f4b023 0x2d14023 0x11a942 0x2a8f826 0x2919823 0x27f7823 0x1f90c2 0x24ff026 0x23f8023 0x21e7023 0x1ec280 0x30eb826 0x3fec823 0x337b023 0x17abc2 0x2b6a026 0xafb4001c 0x8fb3001c 0x3272001f 0xafb20030 0x8fb80028 0x8fb90004 0x8fb00030 0x2050018 0x10ffc3 0x9010 0x25ff823 0x27f70006 0x1f78c0 0x1f7040 0x17b080 0x1ee8823 0x3b6a821 0x2114023 0x8eb10034 0x8faf0048 0x8fb00038 0x8fb40044 0x8f080 0x1680ff7e 0x3c84021 0x8000183 0x27ff000c 0x8fb7000c 0x32f60010 0x12c0ffb3 0x0 0x8fbf0008 0x8fae0000 0x8fb90004 0x1dff021 0x1ec080 0x1719ffac 0x0 0x8d110004 0x118402 0xafb00014 0x8faf0014 0x31e8001f 0x80001e6 0xafa80030 0x800017c 0x27ee0012 0x3c122aaa 0x3666fe4c 0x3665fe50 0x3664fe61 0x3643aaab 0x24070800 0x8000238 0x3c020178 0x299205dd 0x1240003f 0x0 0x25a9000c 0x9b080 0x3b6a821 0x8eb40034 0x1149806 0x11670007 0x3269001f 0x25ad0012 0xdf080 0x3bec821 0x8f380034 0x118b806 0x32e9001f 0x10a9006 0x3250001f 0xf8a00 0x2117821 0xf6880 0x1ae6021 0x318b0fff 0xb7200 0x35ca0001 0x34088030 0xad0a0000 0x94380 0x102f825 0x34088000 0xad1f0000 0x34088004 0x8d090000 0x8cd10000 0x118402 0xafb00028 0x8caf0000 0xf6c02 0xafad0004 0x908c0000 0x318b001f 0xafab0030 0x8fab0028 0x8fac0004 0x8fbe0030 0x3c30018 0x1e57c3 0x7010 0x1ca6823 0x25b70006 0xd4040 0xd48c0 0x17b080 0x128f823 0x3b6a821 0x8eaa0034 0x3dfc023 0x8faf0048 0x8fae0038 0x8fb40044 0x18c880 0x1680ffc2 0x3384021 0x8000224 0x25ad000c 0x800021d 0x25a90012>;
+				};
+			};
 
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x100000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
 
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
+			vfbid-config {
+			};
 
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+				poe-spill-address = <0x0>;
+				poe-spill-length = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+					msec-port-enable = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+					msec-port-enable = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+					msec-port-enable = <0x0>;
+				};
+			};
 
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
-		};
-	};
-};
-   nae@node-1 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-3xx.dts"
-
-        freein-fifo-config {
-                /*
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue will be configured from arry below
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // Spill address will be allocated dynamically
-                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>;
-                freein-fifo-spill-num-descs = <1200>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-	};
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	// Packet Ordering Engine (POE)
-	poe {
-
-		mode = "bypass";
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-
-		distribution-enable = <1>;
-		// 16 bit mask
-		dist-drop-enable = <0>;
-		// 8 bit mask
-		class-drop-enable = <0>;
-		drop-timer = <0>;
-		dest-threshold = <0xa>;
-		dist-threshold = <0xa 0xa 0xa 0xa>;
-		statistics-enable = <0>;
-
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
 		};
-		sgmii {
-	                loopback = <0 0 0 0>;
 
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
 
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
+			ucore {
 
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+				src@1 {
+					num-opcodes = <0x25c>;
+					mask = <0xff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4209a4 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261009a4 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfe78 0xafa00000 0xafa00004 0xafa00008 0xafa0000c 0xafa00010 0xafa00014 0xafa00018 0xafa0001c 0xafa00020 0xafa00024 0xafa00028 0xafa0002c 0x8fa3002c 0xafbf0184 0x2c620048 0xafbe0180 0xafb7017c 0xafb60178 0xafb50174 0xafb40170 0xafb3016c 0xafb20168 0xafb10164 0xafb00160 0x10400012 0x27a50034 0x3c040001 0x34848000 0x8fb0002c 0x8fae002c 0x107880 0xe6880 0x1a46021 0x8d8b0000 0xaf5021 0xad4b0000 0x8fa9002c 0x25280001 0xafa8002c 0x8fa7002c 0x2ce60048 0x14c0fff2 0x0 0x8fb10040 0x24050002 0x122501b9 0x3c13000f 0x8fa30040 0x24020001 0x1062010f 0x3669fe50 0x8fa70040 0x24060003 0x10e6000d 0x8fbf0184 0x1021 0x8fbe0180 0x8fb7017c 0x8fb60178 0x8fb50174 0x8fb40170 0x8fb3016c 0x8fb20168 0x8fb10164 0x8fb00160 0x3e00008 0x27bd0188 0x3c020001 0x3c0ddead 0x3443bffc 0x8000077 0x35a2beef 0xafa0002c 0x8fac002c 0x2d8b0064 0x156000f1 0x0 0x8c640000 0x1482fff9 0x3c08dead 0x3c02000f 0x3c1e0001 0x3c172aaa 0x3453fe4c 0x3452fe50 0x3451fe54 0x3444fe00 0x3443fe04 0x3446fe08 0x3445fe0c 0x3510beff 0x345ffe01 0x3459fe02 0x3458fe03 0x344ffe05 0x344efe06 0x344dfe07 0x344cfe09 0x350bbeef 0x37cac000 0x80000b3 0x36e9aaab 0x10e000d4 0x0 0x27d4000c 0x14a080 0x3b4b821 0x8ee70034 0x24170800 0x107a006 0x12d70007 0x3294001f 0x27de0012 0x1eb880 0x3b73821 0x8cf60034 0x116f006 0x33d4001f 0x8fa70158 0x8fbe015c 0x1074006 0x3117001f 0x1eb200 0x2f63821 0x74080 0x115f021 0x33d50fff 0x15ba00 0x36e70001 0x34088030 0xad070000 0x3c160178 0x144380 0x36de0018 0x11ea825 0x34088000 0xad150000 0x34088004 0x8d1e0000 0x8e750000 0x15bc02 0xafb70028 0x8e560000 0x164402 0xafa80004 0x8e340000 0x328700ff 0xafa70018 0x8c950000 0xafb50020 0x8c770000 0xafb70024 0x8cd60000 0xafb60010 0x8fa80018 0xaca80000 0x93f40000 0x93270000 0x90960000 0x7ac00 0x14ba00 0x3d04021 0x2f5a021 0x931e0000 0x296b821 0x91f60000 0x91d40000 0x1e3e00 0x90750000 0x2e7b821 0x16f200 0x91a70000 0x14b400 0x3d6a021 0x295f021 0x7ae00 0x3454fe0a 0x91870000 0x3d5b021 0x92950000 0x3454fe0b 0x90de0000 0x92940000 0x73a00 0x15ac00 0xf5a821 0xafa70158 0x14a600 0x2be3821 0xf4a821 0x2c8b021 0x2a84021 0x8f702 0x83900 0x3c7a025 0x2f5a823 0x2b4a826 0x15be82 0x15f180 0x2d53823 0x2fea025 0x287a026 0x1164021 0x14f200 0x14b602 0x2a8a821 0x2de3825 0x1144023 0xe84026 0x8bc02 0x8b400 0x2f6f025 0x2a83823 0x295a021 0x3c7a826 0x15bb42 0x15b4c0 0x1143821 0x2f6f025 0x295a023 0x3d4a026 0x2a7a821 0xf44023 0x14bf02 0x14b100 0x3447fe0f 0x2f6f025 0x90f60000 0x3c84026 0xafb60158 0x345efe0e 0x93d60000 0x8fa70158 0x3457fe0d 0x92f70000 0x90be0000 0x73e00 0x16b400 0xf6b021 0xafa70158 0x295a021 0x2de3821 0x17f200 0xfeb021 0x14bc82 0x14f380 0x2d53821 0x1144026 0x2feb025 0x1164023 0x8bd42 0x8f2c0 0x2feb025 0x107a826 0x2b6a823 0x1539c2 0x15f640 0x2b4a026 0xfeb025 0x296f023 0x1ebc02 0x1e3c00 0x2e7b025 0x3c84026 0x1164023 0x8bf02 0x83900 0x115a826 0x2e7b025 0x2b63823 0x7b482 0x7bb80 0x2d7a825 0xfea026 0x295f023 0x3c83826 0x1eba02 0xf7b023 0x32d40fff 0xafb4001c 0x8fbe001c 0xac7e0000 0xac8b0000 0x8fb5001c 0x154080 0x10a3821 0x8cf70000 0x32f6001f 0xafb60030 0x8fb60028 0x8fb70004 0x8fa70030 0xe90018 0x7f7c3 0xa010 0x29ef023 0x1e4040 0x1ea8c0 0x2a8a023 0xf44023 0x27c70006 0x7a880 0x8a080 0x2884021 0x3b5a021 0x8e870034 0x8fb50048 0xafa70158 0xafb5015c 0x8fb50038 0x8fb40044 0x1680ff2e 0x2ae705dd 0x800009b 0x27de000c 0x8000093 0x27d40012 0x8faa002c 0x25490001 0x8000073 0xafa9002c 0x3c059e37 0x3c042aaa 0x34a379b9 0x3662fe4c 0x3485aaab 0x3667fe54 0x24060006 0x366cfe00 0x366bfe04 0x366afe08 0x240d0800 0x8000197 0x3c040178 0x2b3905dd 0x13200095 0x0 0x27ee000c 0xeb080 0x3b6a821 0x8eb40034 0x1149806 0x130d0007 0x326e001f 0x27ff0012 0x1f7080 0x3aef021 0x8fd70034 0x117c006 0x330e001f 0x111b006 0xfa200 0x32d5001f 0x2b49821 0x13c880 0x3309021 0x325f0fff 0x1f7a00 0x35f10001 0x34088030 0xad110000 0xe4380 0x1048025 0x34088000 0xad100000 0x34088004 0x8d0e0000 0x8c550000 0x15a402 0xafb40028 0x8c530000 0x139202 0x3251000f 0xafb10000 0x8d300000 0x107c02 0xafaf0004 0x8cee0000 0x31c800ff 0xafa80018 0x8fbf0000 0x1ff080 0x3c24021 0x8d19000c 0x19c302 0x3317000f 0xafb70008 0x8d16000c 0x32d5003f 0xafb5000c 0x8fb40018 0x1286004b 0x0 0x8d930000 0xafb30020 0x8d720000 0xafb20024 0x8d4f0000 0xafaf0010 0x8fb10020 0x8fae0024 0x8fa80010 0x223c021 0x1c3c821 0x3088023 0x219f023 0x8fb42 0x3df7826 0x328b823 0x2efa823 0xfb200 0x2d57026 0x10fa023 0x28e9023 0xe9b42 0x272b826 0x1ee8823 0x2378023 0x17c302 0x310a026 0x1d7f823 0x3f4c823 0x14f400 0x3d98826 0x2f4b023 0x2d14023 0x11a942 0x2a8f826 0x2919823 0x27f7823 0x1f90c2 0x24ff026 0x23f8023 0x21e7023 0x1ec280 0x30eb826 0x3fec823 0x337b023 0x17abc2 0x2b6a026 0xafb4001c 0x8fb3001c 0x3272001f 0xafb20030 0x8fb80028 0x8fb90004 0x8fb00030 0x2050018 0x10ffc3 0x9010 0x25ff823 0x27f70006 0x1f78c0 0x1f7040 0x17b080 0x1ee8823 0x3b6a821 0x2114023 0x8eb10034 0x8faf0048 0x8fb00038 0x8fb40044 0x8f080 0x1680ff7e 0x3c84021 0x8000183 0x27ff000c 0x8fb7000c 0x32f60010 0x12c0ffb3 0x0 0x8fbf0008 0x8fae0000 0x8fb90004 0x1dff021 0x1ec080 0x1719ffac 0x0 0x8d110004 0x118402 0xafb00014 0x8faf0014 0x31e8001f 0x80001e6 0xafa80030 0x800017c 0x27ee0012 0x3c122aaa 0x3666fe4c 0x3665fe50 0x3664fe61 0x3643aaab 0x24070800 0x8000238 0x3c020178 0x299205dd 0x1240003f 0x0 0x25a9000c 0x9b080 0x3b6a821 0x8eb40034 0x1149806 0x11670007 0x3269001f 0x25ad0012 0xdf080 0x3bec821 0x8f380034 0x118b806 0x32e9001f 0x10a9006 0x3250001f 0xf8a00 0x2117821 0xf6880 0x1ae6021 0x318b0fff 0xb7200 0x35ca0001 0x34088030 0xad0a0000 0x94380 0x102f825 0x34088000 0xad1f0000 0x34088004 0x8d090000 0x8cd10000 0x118402 0xafb00028 0x8caf0000 0xf6c02 0xafad0004 0x908c0000 0x318b001f 0xafab0030 0x8fab0028 0x8fac0004 0x8fbe0030 0x3c30018 0x1e57c3 0x7010 0x1ca6823 0x25b70006 0xd4040 0xd48c0 0x17b080 0x128f823 0x3b6a821 0x8eaa0034 0x3dfc023 0x8faf0048 0x8fae0038 0x8fb40044 0x18c880 0x1680ffc2 0x3384021 0x8000224 0x25ad000c 0x800021d 0x25a90012>;
+				};
+			};
 
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x100000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        // Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
+			vfbid-config {
+			};
 
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
 		};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
+		nae@node-2 {
 		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
 
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
-
-
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		nae@node-3 {
 		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
 
-		sgmii {
-			loopback = <0 0>;
-			mgmt-port = <1 0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
-
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
+		nodes {
+			num-nodes = <0x1>;
 		};
-	};
-};
-nae@node-2 {
-
-};
-nae@node-3 {
 
-};
-		nodes {
-			num-nodes = <1>;
+		srio@node-0 {
+			type = "master";
+			mode = <0x2>;
+			baud-rate = <0x5>;
+			rxvc = <0x2>;
+			msgdstid = <0x2>;
+			sys-size = <0x1>;
 		};
-		srio@node-0{
-                       /* type = "master" or "device". master is responsible for enumeration*/
-                       type = "master";
-                       /* SRIO_MODE_x1 = 1(not supported), SRIO_MODE_x4 = 2 */
-                       mode = <2>;
-                       /* BAUD_1250M = 1 (1.25G)
-                          BAUD_2500M = 2 (25.G)
-                          BAUD_3125M = 3 (3.125G)
-                          BAUD_5000M = 4 (5G)
-                          BAUD_6250M = 5 (6.25G) */
-                       baud-rate = <5>;
-                       rxvc = <2>;
-                       msgdstid = <2>;
-                       /* sys-size = 1 for 16bit device id, 0 for 8 bit device id */
-                       sys-size = <1>;
-               };
+	};
 
+	frequency-config {
+		nae = <0xfa>;
+		sae = <0xfa>;
+		rsa = <0xfa>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
 	};
 };
-
diff --git a/arch/mips/boot/dts/xlp3xx-helinux.dts b/arch/mips/boot/dts/xlp3xx-helinux.dts
index 8390e2c..0a84371 100644
--- a/arch/mips/boot/dts/xlp3xx-helinux.dts
+++ b/arch/mips/boot/dts/xlp3xx-helinux.dts
@@ -1,111 +1,121 @@
-/* XLP3XX Device Tree Source
- *
- */
-
 /dts-v1/;
+
 / {
 	model = "MIPS,XLP3XX";
 	compatible = "NETL,XLP3XX_A0";
-
-	#address-cells = <1>;
-	#size-cells = <1>;
+	#address-cells = <0x1>;
+	#size-cells = <0x1>;
 
 	hypervisor {
 		hypervisor-name = "Xen";
-		alloc_dom0_memory = <0>;
+		alloc_dom0_memory = <0x0>;
 		bootargs = "ncores=4 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffff -- ";
 		domain_heap = <0x80000000 0x20000000>;
 	};
+
 	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
 		dom@0 {
 			device_type = "domain";
 			os = "linux";
-
-			#address-cells = <1>;
-			#size-cells = <1>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
 
 			cpu {
 				onlinemask = <0xffff>;
-                                nae-rx-vc = <1>;
-                                nae-fb-vc = <2>;
-                                sae-rx-vc = <1>; /*  */
-                                sae-rx-sync-vc  = <3>;
-                                napi-vc-mask = <0x6>;
-
+				nae-rx-vc = <0x1>;
+				nae-fb-vc = <0x2>;
+				sae-rx-vc = <0x1>;
+				sae-rx-sync-vc = <0x3>;
+				napi-vc-mask = <0x6>;
 			};
+
 			uart {
-				id = <0>;
-				owner = <1>;
+				id = <0x0>;
+				owner = <0x1>;
 				sharedcfg = <0x1f000000>;
 			};
+
 			memory {
-				reg = <0x01000000 0x0B000000	// 176M at 16M
-					0xE0000000 0x20000000>;  // 512M @ 3.5GB
-			};
-                        fmn {
-                                node_0_vc_mask = <0x66666666 0x66666666 0x66666666 0x66666666>;
-                                node_1_vc_mask = <0x66666666 0x66666666 0x66666666 0x66666666>;
-                                node_2_vc_mask = <0x66666666 0x66666666 0x66666666 0x66666666>;
-                                node_3_vc_mask = <0x66666666 0x66666666 0x66666666 0x66666666>;
-                        };
+				reg = <0x1000000 0xb000000 0xe0000000 0x20000000>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0x66666666 0x66666666 0x66666666 0x66666666>;
+				node_1_vc_mask = <0x66666666 0x66666666 0x66666666 0x66666666>;
+				node_2_vc_mask = <0x66666666 0x66666666 0x66666666 0x66666666>;
+				node_3_vc_mask = <0x66666666 0x66666666 0x66666666 0x66666666>;
+			};
+
 			pic {
 			};
+
+			owner-config {
+				nae = <0x0>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
 		};
 
 		dom@1 {
 			device_type = "domain";
 			os = "netos";
-
-			heap-size = <0x0 0x2000000>;		   // 32M
-			shared-mem = <0x1 0x00000000 0x0 0x04000000>;  // 64MB @ 4G
-
-			#address-cells = <1>;
-			#size-cells = <1>;
-
+			heap-size = <0x0 0x8000000>;
+			shared-mem = <0x0 0x40000000 0x0 0x10000000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
 			app-bootcmd = "smpload";
-			app-loadaddr = "0xf4000000"; // 3.75 GB + 64 MB
+			app-loadaddr = "0xf0000000";
 
 			kernel {
-				/* Kernel Memory allocated from xen domain-heap */
-				size = <0x02000000>;  // 32M
-
-				/* Location in Dom0 ramdisk */
+				size = <0x2000000>;
 				location = "/tmp/xen/netos.elf";
-
-				/* Domain destroy currently doesn't work with hyperexec */
-				dom_destroy_hack = <0>;
+				dom_destroy_hack = <0x0>;
 			};
 
 			cpu {
 				onlinemask = <0xffff>;
-                                nae-rx-vc = <0>;
-                                nae-fb-vc = <3>;
-                                /* Setting this to '1' makes NAE driver to skip buf alloction and initial
-                                   sending of packet buffers*/
-                                sae-rx-vc = <0>; /* shared with nae; Has to be exclusive of linux dom nae vc */
-                                sae-rx-sync-vc  = <3>; /* shared with nae; Has to be exclusive of linux dom nae vc */
-                                nae-buf-alloc-by-app = <1>; 
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x3>;
+				sae-rx-vc = <0x0>;
+				sae-rx-sync-vc = <0x3>;
+				nae-buf-alloc-by-app = <0x1>;
 			};
+
 			uart {
-				id = <0>;
+				id = <0x0>;
 			};
+
 			memory {
-				reg = <0x50000000 0x10000000>;  // 1280M -> 1536M (256M)
+				reg = <0x60000000 0x60000000>;
 			};
-			app-param{
+
+			app-param {
 				onlinemask = <0xffff>;
+				enable-nae-hw-parser = <0x1>;
+				enable-nae-jumbo = <0x0>;
+				enable-nae-p2p = <0x0>;
+			};
+
+			nae {
 			};
-			nae{
-				owner = <1>;
+
+			owner-config {
+				nae = <0x1>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
+
+			fmn {
+				node_0_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_1_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_2_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_3_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
 			};
-                        fmn {
-                                node_0_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
-                                node_1_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
-                                node_2_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
-                                node_3_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
-                        };
 		};
 	};
 
@@ -113,755 +123,615 @@
 		bootargs = "console=ttyS0,115200 root=/dev/sda1 rw rootdelay=10";
 	};
 
-	/* These binaries are downloaded at the resp physical memory locations
-	 * by their corresponding bootstrapping loaders. For example,
-	 * u-boot is loaded by x-load at 193M, sysconfig is loaded by u-boot
-	 * at 1M, hypervisor by u-boot hypervisor at 136M.
-	 * On simulator all these binaries are pre-loaded by using '-F' option
-	 * for convenience. On silicon, they will be loaded by their corresponding
-	 * temporary download locations the stage-1/stage-2 firmware
-	 */
 	firmware-download {
-		u-boot        = <0x0c100000 0x3f00000>;  /* 63M @ 193M */
-		sysconfig     = <0x00100000 0x00100000>; /* 1M @ 1M */
-		hypervisor    = <0x08800000 0x00800000>; /* 8M @ 136M */
-		dom0          = <0x09000000 0x03000000>; /* 48M @ 144M */
-		domU-ramdisk  = <0x60000000 0x60800000>; /* 8M @ 1536M */
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
 	};
 
 	soc {
-fmn@node-0{
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0x00000000 0x10000000>; /*0 - dynamic allocation, only for 64 bit linux */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config{
-		/* credits from station
-                   "cpu popq pcie0 pcie1 pcie2 pcie3 gdx rsa crypto cmp poe nae regx srio"
-                   The order and number of station should be matching with the list given above
-                   Here, credits 0 means the default credits.
-                   Right now there is no way to configure credit of zero
-
-		"station name" {
-                        queue-size = <>; queue size for all the "station name" vcs
-                        credits-from {
-                                node-0 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-                };
-		*/
-
-
-	};
-};
-fmn@node-1{
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0 0>; /*0 - dynamic allocation */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config{
-
-	};
-};
-fmn@node-2{
-
-};
-fmn@node-3{
-
-};
-  nae@node-0 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-3xx.dts"
-
-        freein-fifo-config {
-                /* If shared is true,
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue, same value will be configured for all the queues.
-                   If shared is false,
-                        1. Onchip desc size per queue will be configured using num_free_desc specified at the port level.
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-		freein-fifo-spill-mem-range = <0x00000000 0x0fe00000 0x00000000 0x00100000>; // 1MB @ 254MB
-                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>; 
-                freein-fifo-spill-num-descs = <1200>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-		vfbid-map = <
-		      0    1    1    5    2   9    3    13
-                      4    17   5    21   6   25   7    29
-                      8    33   9    37   10  41   11   45
-                      12   49   13   53   14  57   15   61
-                      16   65   17   69   18  73   19   77
-                      20   81   21   85   22  89   23   93
-                      24   97   25  101   26 105   27  109
-                      28  113   29  117   30 121   31  125
-                >;
-	};
 
-	// Packet Ordering Engine (POE)
-	poe {	
-	
-		mode = "bypass";
-
-                distribution-enable = <1>;
-                // 16 bit mask
-                dist-drop-enable = <0>;
-                // 8 bit mask
-                class-drop-enable = <0>;
-                drop-timer = <0>;
-                dest-threshold = <0xa>;
-                dist-threshold = <0xa 0xa 0xa 0xa>;
-                statistics-enable = <0>;
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x10000000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-			mgmt-port = <0 0 0 0>;
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
-
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-        	        rx-buffer-size = <128 128 128 128>;
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			q-config {
+			};
 		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+			q-config {
+			};
 		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
-
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
-
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
-
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		fmn@node-2 {
 		};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
+		fmn@node-3 {
 		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
 
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
 
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
+			ucore {
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
-
-
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-	
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-                sgmii {
-                        loopback = <0 0 0 0>;
+				src@1 {
+					num-opcodes = <0x40>;
+					mask = <0xff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420134 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100134 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c040001 0x34838000 0x8c620000 0x27bdfff8 0x3c060010 0xafa20000 0x24030001 0x24050004 0x34c60001 0x8000038 0x3c020170 0x34088030 0xad050000 0x34088000 0xad020000 0x34088004 0x8d040000 0x8fa70000 0x14e3fff8 0x0 0x34088030 0x8000036 0xad060000>;
+				};
+			};
 
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <13 13 13 13>;
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0xfe00000 0x0 0x100000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
 
-                        ext-phy-addr = <12 15 14 13>;
-                        ext-phy-bus = <1 1 1 1>;
+			vfbid-config {
+				vfbid-map = <0x0 0x1 0x1 0x5 0x2 0x9 0x3 0xd 0x4 0x11 0x5 0x15 0x6 0x19 0x7 0x1d 0x8 0x21 0x9 0x25 0xa 0x29 0xb 0x2d 0xc 0x31 0xd 0x35 0xe 0x39 0xf 0x3d 0x10 0x41 0x11 0x45 0x12 0x49 0x13 0x4d 0x14 0x51 0x15 0x55 0x16 0x59 0x17 0x5d 0x18 0x61 0x19 0x65 0x1a 0x69 0x1b 0x6d 0x1c 0x71 0x1d 0x75 0x1e 0x79 0x1f 0x7d>;
+			};
 
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        num-channels = <1 1 1 1>;
-                        parser-sequence-fifo-size = <62 62 62 62>;
+			poe {
+				mode = "enque";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+				poe-spill-address = <0x0>;
+				poe-spill-length = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x111 0x11111111>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        rx-buffer-size = <128 128 128 128>;
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-                        // Max available descriptors are 1024 (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <52 52 52 52>;
-                        free-desc-size = <2048 2048 2048 2048>;
-                        ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-                };
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-	
-			mgmt-port = <1 0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
-                
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-				   
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
-		};
-	};
-};
-   nae@node-1 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-3xx.dts"
-
-        freein-fifo-config {
-                /* If shared is true,
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue, same value will be configured for all the queues.
-                   If shared is false,
-                        1. Onchip desc size per queue will be configured using num_free_desc specified at the port level.
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-
-                freein-fifo-shared = <0>;
-                freein-fifo-onchip-num-descs = <0>;
-                freein-fifo-spill-num-descs = <0>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-		hw-replenish = <0>;
-	};
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	// Packet Ordering Engine (POE)
-	poe {	
-	
-		mode = "bypass";
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-		
-		distribution-enable = <1>;
-		// 16 bit mask
-		dist-drop-enable = <0>;	 
-		// 8 bit mask
-		class-drop-enable = <0>;
-		drop-timer = <0>;
-		dest-threshold = <0xa>;
-		dist-threshold = <0xa 0xa 0xa 0xa>;
-		statistics-enable = <0>;
- 
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
 		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
 
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
 
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
+			ucore {
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+				src@1 {
+					num-opcodes = <0x40>;
+					mask = <0xff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420134 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100134 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c040001 0x34838000 0x8c620000 0x27bdfff8 0x3c060010 0xafa20000 0x24030001 0x24050004 0x34c60001 0x8000038 0x3c020170 0x34088030 0xad050000 0x34088000 0xad020000 0x34088004 0x8d040000 0x8fa70000 0x14e3fff8 0x0 0x34088030 0x8000036 0xad060000>;
+				};
+			};
 
+			freein-fifo-config {
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x0>;
+			};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        // Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
+			vfbid-config {
+				hw-replenish = <0x1>;
+			};
 
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
+			poe {
+				mode = "enque";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
 		};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
+		nae@node-2 {
 		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
-
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
-
-
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+		nae@node-3 {
 		};
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-			mgmt-port = <1 0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
- 		               
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-	
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-				   
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
-		};
-	};
-};
-nae@node-2 {
-
-};
-nae@node-3 {
 
-};
 		nodes {
-			num-nodes = <1>;
+			num-nodes = <0x1>;
 		};
+	};
 
+	frequency-config {
+		nae = <0xfa>;
+		sae = <0xfa>;
+		rsa = <0xfa>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
 	};
 };
-
diff --git a/arch/mips/boot/dts/xlp832.dts b/arch/mips/boot/dts/xlp832.dts
index aba7869..e0276eb 100644
--- a/arch/mips/boot/dts/xlp832.dts
+++ b/arch/mips/boot/dts/xlp832.dts
@@ -1,72 +1,73 @@
-/* XLP8XX Device Tree Source
- *
- */
-
 /dts-v1/;
+
 / {
 	model = "MIPS,XLP8XX";
 	compatible = "NETL,XLP8XX_A0";
-
-	#address-cells = <1>;
-	#size-cells = <1>;
+	#address-cells = <0x1>;
+	#size-cells = <0x1>;
 
 	hypervisor {
 		hypervisor-name = "Xen";
-		alloc_dom0_memory = <0>;
+		alloc_dom0_memory = <0x0>;
 		bootargs = "ncores=8 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffffffff -- ";
 		domain_heap = <0x80000000 0x20000000>;
 	};
+
 	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
 		dom@0 {
 			device_type = "domain";
 			os = "linux";
-
-			#address-cells = <1>;
-			#size-cells = <1>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
 
 			cpu {
 				onlinemask = <0xffffffff>;
-				nae-rx-vc = <0>;
-				nae-fb-vc = <1>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x1>;
 				napi-vc-mask = <0xb>;
-				sae-rx-vc = <0>; /* sharing with nae */
-				sae-rx-sync-vc  = <3>; /* should be exclusive */
-				ipsec-async-vc  = <3>;
-				ipsec-sync-vc   = <2>;
-
+				sae-rx-vc = <0x0>;
+				sae-rx-sync-vc = <0x3>;
+				ipsec-async-vc = <0x3>;
+				ipsec-sync-vc = <0x2>;
 			};
+
 			uart {
-				id = <0>;
-				owner = <1>;
+				id = <0x0>;
+				owner = <0x1>;
 				sharedcfg = <0x1f000000>;
 			};
+
 			memory {
-				/* <Start Size>, Unit: M */
-				reg = <0x01000000 0x0B000000	// 176M at 16M
-					0x20000000 0xa0000000>;  // 2586M at 512M
+				reg = <0x1000000 0xb000000 0x20000000 0xa0000000>;
 			};
-                        fmn {
-                                node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-                                node_1_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-                                node_2_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-                                node_3_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
-                        };
+
+			fmn {
+				node_0_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_1_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_2_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+				node_3_vc_mask = <0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb 0xbbbbbbbb>;
+			};
+
 			pic {
 			};
+
 			nae {
-				owner = <1 0 0 0>;
-				freein-fifo-mask = <0xffff 0 0 0>;
-				/* node offsets and size */
-				vfbtbl-sw-offset = <0 0 0 0>;
-				vfbtbl-sw-nentries = <32 32 32 32>;
-				/* hw entries */
-				vfbtbl-hw-offset = <32 32 32 32>;
-				vfbtbl-hw-nentries = <20 20 20 20>;
-				dummy-pktdata-addr = <0x0 0x0ff00000>; // 255 MB
+				freein-fifo-mask = <0xffff 0x0 0x0 0x0>;
+				vfbtbl-sw-offset = <0x0 0x0 0x0 0x0>;
+				vfbtbl-sw-nentries = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-offset = <0x20 0x20 0x20 0x20>;
+				vfbtbl-hw-nentries = <0x14 0x14 0x14 0x14>;
 			};
 
+			owner-config {
+				nae = <0x1>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
 		};
 	};
 
@@ -86,754 +87,654 @@
 		 * Only PCIe ethernet driver(eth0) survive after booting
 		 * by kexec.
 		 */
-		bootargs = "crashkernel=128M@63M root=/dev/nfs rw nfsroot=192.168.0.1:/opt/rootfs,nfsvers=3 ip=192.168.0.2:192.168.0.1:192.168.0.1:255.255.254.0:xlp:eth0:off console=ttyS0,115200";
+		bootargs = "root=/dev/nfs rw nfsroot=192.168.0.1:/opt/rootfs ip=192.168.0.2:192.168.0.1:192.168.0.1:255.255.254.0:xlp:eth4:off console=ttyS0,115200";
 	};
 
-	/* These binaries are downloaded at the resp physical memory locations
-	 * by their corresponding bootstrapping loaders. For example,
-	 * u-boot is loaded by x-load at 193M, sysconfig is loaded by u-boot
-	 * at 1M, hypervisor by u-boot hypervisor at 136M.
-	 * On simulator all these binaries are pre-loaded by using '-F' option
-	 * for convenience. On silicon, they will be loaded by their corresponding
-	 * temporary download locations the stage-1/stage-2 firmware
-	 */
 	firmware-download {
-		u-boot        = <0x0c100000 0x3f00000>;  /* 63M @ 193M */
-		sysconfig     = <0x00100000 0x00100000>; /* 1M @ 1M */
-		hypervisor    = <0x08800000 0x00800000>; /* 8M @ 136M */
-		dom0          = <0x09000000 0x03000000>; /* 48M @ 144M */
-		domU-ramdisk  = <0x60000000 0x60800000>; /* 8M @ 1536M */
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
 	};
 
 	soc {
-fmn@node-0 {
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0x00000000 0x10000000>; /*0 - dynamic allocation, only for 64 bit linux */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config {
-		/* credits from station
-		   "cpu popq pcie0 pcie1 pcie2 pcie3 gdx rsa crypto cmp poe nae regx srio"
-		   The order and number of station should be matching with the list given above
-		   Here, credits 0 means the default credits.
-		   Right now there is no way to configure credit of zero */
-
-                cpu {
-                        queue-size = <32768>; /* queue size for all the cpu vcs */
-                        credits-from {
-                                node-0 = <0 0 0 0 0 0 0 0 0 0 500 0 0 150>;
-                        };
-                };
-
-                nae {
-                        credits-from {
-                                node-0 = <100 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-                };
-               srio {
-                       credits-from {
-                                node-0 = <150 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-               };
-	};
-};
-fmn@node-1{
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0x00000000 0x00000000>; /*0 - dynamic allocation */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config{
 
-	};
-};
-fmn@node-2{
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x10000000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-};
-fmn@node-3{
+			q-config {
 
-};
-  nae@node-0 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-8xx.dts"
-
-        freein-fifo-config {
-                /* If shared is true,
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue, same value will be configured for all the queues.
-                   If shared is false,
-                        1. Onchip desc size per queue will be configured using num_free_desc specified at the port level.
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // spill address is allocated dynamically
-		freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>;
-		freein-fifo-spill-num-descs = <1200>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-	};
+				cpu {
+					queue-size = <0x8000>;
 
-	// Packet Ordering Engine (POE)
-	poe {	
-	
-		mode = "bypass";
-
-                distribution-enable = <1>;
-                // 16 bit mask
-                dist-drop-enable = <0>;
-                // 8 bit mask
-                class-drop-enable = <0>;
-                drop-timer = <0>;
-                dest-threshold = <0xa>;
-                dist-threshold = <0xa 0xa 0xa 0xa>;
-                statistics-enable = <0>;
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
-
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-			mgmt-port = <0 0 0 0>;
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
-
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-        	        rx-buffer-size = <128 128 128 128>;
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
+					credits-from {
+						node-0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1f4 0x0 0x0 0x96>;
+					};
+				};
 
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
+				nae {
 
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
+					credits-from {
+						node-0 = <0x64 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
+				srio {
 
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+					credits-from {
+						node-0 = <0x96 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					};
+				};
+			};
 		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
-
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
 
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
-
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			q-config {
+			};
 		};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
+		fmn@node-2 {
 		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
-
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
 
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
+		fmn@node-3 {
+		};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
 
+			ucore {
 
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-	
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-                sgmii {
-                        loopback = <0 0 0 0>;
+				src@1 {
+					num-opcodes = <0x25c>;
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4209a4 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261009a4 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfe78 0xafa00000 0xafa00004 0xafa00008 0xafa0000c 0xafa00010 0xafa00014 0xafa00018 0xafa0001c 0xafa00020 0xafa00024 0xafa00028 0xafa0002c 0x8fa3002c 0xafbf0184 0x2c620048 0xafbe0180 0xafb7017c 0xafb60178 0xafb50174 0xafb40170 0xafb3016c 0xafb20168 0xafb10164 0xafb00160 0x10400012 0x27a50034 0x3c040001 0x34848000 0x8fb0002c 0x8fae002c 0x107880 0xe6880 0x1a46021 0x8d8b0000 0xaf5021 0xad4b0000 0x8fa9002c 0x25280001 0xafa8002c 0x8fa7002c 0x2ce60048 0x14c0fff2 0x0 0x8fb10040 0x24050002 0x122501b9 0x3c13000f 0x8fa30040 0x24020001 0x1062010f 0x3669fe50 0x8fa70040 0x24060003 0x10e6000d 0x8fbf0184 0x1021 0x8fbe0180 0x8fb7017c 0x8fb60178 0x8fb50174 0x8fb40170 0x8fb3016c 0x8fb20168 0x8fb10164 0x8fb00160 0x3e00008 0x27bd0188 0x3c020001 0x3c0ddead 0x3443bffc 0x8000077 0x35a2beef 0xafa0002c 0x8fac002c 0x2d8b0064 0x156000f1 0x0 0x8c640000 0x1482fff9 0x3c08dead 0x3c02000f 0x3c1e0001 0x3c172aaa 0x3453fe4c 0x3452fe50 0x3451fe54 0x3444fe00 0x3443fe04 0x3446fe08 0x3445fe0c 0x3510beff 0x345ffe01 0x3459fe02 0x3458fe03 0x344ffe05 0x344efe06 0x344dfe07 0x344cfe09 0x350bbeef 0x37cac000 0x80000b3 0x36e9aaab 0x10e000d4 0x0 0x27d4000c 0x14a080 0x3b4b821 0x8ee70034 0x24170800 0x107a006 0x12d70007 0x3294001f 0x27de0012 0x1eb880 0x3b73821 0x8cf60034 0x116f006 0x33d4001f 0x8fa70158 0x8fbe015c 0x1074006 0x3117001f 0x1eb200 0x2f63821 0x74080 0x115f021 0x33d50fff 0x15ba00 0x36e70001 0x34088030 0xad070000 0x3c160178 0x144380 0x36de0018 0x11ea825 0x34088000 0xad150000 0x34088004 0x8d1e0000 0x8e750000 0x15bc02 0xafb70028 0x8e560000 0x164402 0xafa80004 0x8e340000 0x328700ff 0xafa70018 0x8c950000 0xafb50020 0x8c770000 0xafb70024 0x8cd60000 0xafb60010 0x8fa80018 0xaca80000 0x93f40000 0x93270000 0x90960000 0x7ac00 0x14ba00 0x3d04021 0x2f5a021 0x931e0000 0x296b821 0x91f60000 0x91d40000 0x1e3e00 0x90750000 0x2e7b821 0x16f200 0x91a70000 0x14b400 0x3d6a021 0x295f021 0x7ae00 0x3454fe0a 0x91870000 0x3d5b021 0x92950000 0x3454fe0b 0x90de0000 0x92940000 0x73a00 0x15ac00 0xf5a821 0xafa70158 0x14a600 0x2be3821 0xf4a821 0x2c8b021 0x2a84021 0x8f702 0x83900 0x3c7a025 0x2f5a823 0x2b4a826 0x15be82 0x15f180 0x2d53823 0x2fea025 0x287a026 0x1164021 0x14f200 0x14b602 0x2a8a821 0x2de3825 0x1144023 0xe84026 0x8bc02 0x8b400 0x2f6f025 0x2a83823 0x295a021 0x3c7a826 0x15bb42 0x15b4c0 0x1143821 0x2f6f025 0x295a023 0x3d4a026 0x2a7a821 0xf44023 0x14bf02 0x14b100 0x3447fe0f 0x2f6f025 0x90f60000 0x3c84026 0xafb60158 0x345efe0e 0x93d60000 0x8fa70158 0x3457fe0d 0x92f70000 0x90be0000 0x73e00 0x16b400 0xf6b021 0xafa70158 0x295a021 0x2de3821 0x17f200 0xfeb021 0x14bc82 0x14f380 0x2d53821 0x1144026 0x2feb025 0x1164023 0x8bd42 0x8f2c0 0x2feb025 0x107a826 0x2b6a823 0x1539c2 0x15f640 0x2b4a026 0xfeb025 0x296f023 0x1ebc02 0x1e3c00 0x2e7b025 0x3c84026 0x1164023 0x8bf02 0x83900 0x115a826 0x2e7b025 0x2b63823 0x7b482 0x7bb80 0x2d7a825 0xfea026 0x295f023 0x3c83826 0x1eba02 0xf7b023 0x32d40fff 0xafb4001c 0x8fbe001c 0xac7e0000 0xac8b0000 0x8fb5001c 0x154080 0x10a3821 0x8cf70000 0x32f6001f 0xafb60030 0x8fb60028 0x8fb70004 0x8fa70030 0xe90018 0x7f7c3 0xa010 0x29ef023 0x1e4040 0x1ea8c0 0x2a8a023 0xf44023 0x27c70006 0x7a880 0x8a080 0x2884021 0x3b5a021 0x8e870034 0x8fb50048 0xafa70158 0xafb5015c 0x8fb50038 0x8fb40044 0x1680ff2e 0x2ae705dd 0x800009b 0x27de000c 0x8000093 0x27d40012 0x8faa002c 0x25490001 0x8000073 0xafa9002c 0x3c059e37 0x3c042aaa 0x34a379b9 0x3662fe4c 0x3485aaab 0x3667fe54 0x24060006 0x366cfe00 0x366bfe04 0x366afe08 0x240d0800 0x8000197 0x3c040178 0x2b3905dd 0x13200095 0x0 0x27ee000c 0xeb080 0x3b6a821 0x8eb40034 0x1149806 0x130d0007 0x326e001f 0x27ff0012 0x1f7080 0x3aef021 0x8fd70034 0x117c006 0x330e001f 0x111b006 0xfa200 0x32d5001f 0x2b49821 0x13c880 0x3309021 0x325f0fff 0x1f7a00 0x35f10001 0x34088030 0xad110000 0xe4380 0x1048025 0x34088000 0xad100000 0x34088004 0x8d0e0000 0x8c550000 0x15a402 0xafb40028 0x8c530000 0x139202 0x3251000f 0xafb10000 0x8d300000 0x107c02 0xafaf0004 0x8cee0000 0x31c800ff 0xafa80018 0x8fbf0000 0x1ff080 0x3c24021 0x8d19000c 0x19c302 0x3317000f 0xafb70008 0x8d16000c 0x32d5003f 0xafb5000c 0x8fb40018 0x1286004b 0x0 0x8d930000 0xafb30020 0x8d720000 0xafb20024 0x8d4f0000 0xafaf0010 0x8fb10020 0x8fae0024 0x8fa80010 0x223c021 0x1c3c821 0x3088023 0x219f023 0x8fb42 0x3df7826 0x328b823 0x2efa823 0xfb200 0x2d57026 0x10fa023 0x28e9023 0xe9b42 0x272b826 0x1ee8823 0x2378023 0x17c302 0x310a026 0x1d7f823 0x3f4c823 0x14f400 0x3d98826 0x2f4b023 0x2d14023 0x11a942 0x2a8f826 0x2919823 0x27f7823 0x1f90c2 0x24ff026 0x23f8023 0x21e7023 0x1ec280 0x30eb826 0x3fec823 0x337b023 0x17abc2 0x2b6a026 0xafb4001c 0x8fb3001c 0x3272001f 0xafb20030 0x8fb80028 0x8fb90004 0x8fb00030 0x2050018 0x10ffc3 0x9010 0x25ff823 0x27f70006 0x1f78c0 0x1f7040 0x17b080 0x1ee8823 0x3b6a821 0x2114023 0x8eb10034 0x8faf0048 0x8fb00038 0x8fb40044 0x8f080 0x1680ff7e 0x3c84021 0x8000183 0x27ff000c 0x8fb7000c 0x32f60010 0x12c0ffb3 0x0 0x8fbf0008 0x8fae0000 0x8fb90004 0x1dff021 0x1ec080 0x1719ffac 0x0 0x8d110004 0x118402 0xafb00014 0x8faf0014 0x31e8001f 0x80001e6 0xafa80030 0x800017c 0x27ee0012 0x3c122aaa 0x3666fe4c 0x3665fe50 0x3664fe61 0x3643aaab 0x24070800 0x8000238 0x3c020178 0x299205dd 0x1240003f 0x0 0x25a9000c 0x9b080 0x3b6a821 0x8eb40034 0x1149806 0x11670007 0x3269001f 0x25ad0012 0xdf080 0x3bec821 0x8f380034 0x118b806 0x32e9001f 0x10a9006 0x3250001f 0xf8a00 0x2117821 0xf6880 0x1ae6021 0x318b0fff 0xb7200 0x35ca0001 0x34088030 0xad0a0000 0x94380 0x102f825 0x34088000 0xad1f0000 0x34088004 0x8d090000 0x8cd10000 0x118402 0xafb00028 0x8caf0000 0xf6c02 0xafad0004 0x908c0000 0x318b001f 0xafab0030 0x8fab0028 0x8fac0004 0x8fbe0030 0x3c30018 0x1e57c3 0x7010 0x1ca6823 0x25b70006 0xd4040 0xd48c0 0x17b080 0x128f823 0x3b6a821 0x8eaa0034 0x3dfc023 0x8faf0048 0x8fae0038 0x8fb40044 0x18c880 0x1680ffc2 0x3384021 0x8000224 0x25ad000c 0x800021d 0x25a90012>;
+				};
+			};
 
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <13 13 13 13>;
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x100000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
 
-                        ext-phy-addr = <12 15 14 13>;
-                        ext-phy-bus = <1 1 1 1>;
+			vfbid-config {
+			};
 
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        num-channels = <1 1 1 1>;
-                        parser-sequence-fifo-size = <62 62 62 62>;
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+				poe-spill-address = <0x0>;
+				poe-spill-length = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        rx-buffer-size = <128 128 128 128>;
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+					msec-port-enable = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+					msec-port-enable = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+					msec-port-enable = <0x0>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+					msec-port-enable = <0x0>;
+				};
+			};
 
-                        // Max available descriptors are 1024 (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <52 52 52 52>;
-                        free-desc-size = <2048 2048 2048 2048>;
-                        ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-                };
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-	
-			mgmt-port = <1 0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
-                
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-				   
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
-		};
-	};
-};
-   nae@node-1 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-8xx.dts"
-
-        freein-fifo-config {
-                /* If shared is true,
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue, same value will be configured for all the queues.
-                   If shared is false,
-                        1. Onchip desc size per queue will be configured using num_free_desc specified at the port level.
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-		freein-fifo-spill-mem-range = <0x00000000 0x00000000 0x00000000 0x00100000>; // Spill address will be allocated dynamically
-		freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>;
-		freein-fifo-spill-num-descs = <1200>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-	};
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	// Packet Ordering Engine (POE)
-	poe {	
-	
-		mode = "bypass";
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-		
-		distribution-enable = <1>;
-		// 16 bit mask
-		dist-drop-enable = <0>;	 
-		// 8 bit mask
-		class-drop-enable = <0>;
-		drop-timer = <0>;
-		dest-threshold = <0xa>;
-		dist-threshold = <0xa 0xa 0xa 0xa>;
-		statistics-enable = <0>;
- 
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
 		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
 
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
 
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
+			ucore {
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+				src@1 {
+					num-opcodes = <0x25c>;
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c4209a4 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x261009a4 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x27bdfe78 0xafa00000 0xafa00004 0xafa00008 0xafa0000c 0xafa00010 0xafa00014 0xafa00018 0xafa0001c 0xafa00020 0xafa00024 0xafa00028 0xafa0002c 0x8fa3002c 0xafbf0184 0x2c620048 0xafbe0180 0xafb7017c 0xafb60178 0xafb50174 0xafb40170 0xafb3016c 0xafb20168 0xafb10164 0xafb00160 0x10400012 0x27a50034 0x3c040001 0x34848000 0x8fb0002c 0x8fae002c 0x107880 0xe6880 0x1a46021 0x8d8b0000 0xaf5021 0xad4b0000 0x8fa9002c 0x25280001 0xafa8002c 0x8fa7002c 0x2ce60048 0x14c0fff2 0x0 0x8fb10040 0x24050002 0x122501b9 0x3c13000f 0x8fa30040 0x24020001 0x1062010f 0x3669fe50 0x8fa70040 0x24060003 0x10e6000d 0x8fbf0184 0x1021 0x8fbe0180 0x8fb7017c 0x8fb60178 0x8fb50174 0x8fb40170 0x8fb3016c 0x8fb20168 0x8fb10164 0x8fb00160 0x3e00008 0x27bd0188 0x3c020001 0x3c0ddead 0x3443bffc 0x8000077 0x35a2beef 0xafa0002c 0x8fac002c 0x2d8b0064 0x156000f1 0x0 0x8c640000 0x1482fff9 0x3c08dead 0x3c02000f 0x3c1e0001 0x3c172aaa 0x3453fe4c 0x3452fe50 0x3451fe54 0x3444fe00 0x3443fe04 0x3446fe08 0x3445fe0c 0x3510beff 0x345ffe01 0x3459fe02 0x3458fe03 0x344ffe05 0x344efe06 0x344dfe07 0x344cfe09 0x350bbeef 0x37cac000 0x80000b3 0x36e9aaab 0x10e000d4 0x0 0x27d4000c 0x14a080 0x3b4b821 0x8ee70034 0x24170800 0x107a006 0x12d70007 0x3294001f 0x27de0012 0x1eb880 0x3b73821 0x8cf60034 0x116f006 0x33d4001f 0x8fa70158 0x8fbe015c 0x1074006 0x3117001f 0x1eb200 0x2f63821 0x74080 0x115f021 0x33d50fff 0x15ba00 0x36e70001 0x34088030 0xad070000 0x3c160178 0x144380 0x36de0018 0x11ea825 0x34088000 0xad150000 0x34088004 0x8d1e0000 0x8e750000 0x15bc02 0xafb70028 0x8e560000 0x164402 0xafa80004 0x8e340000 0x328700ff 0xafa70018 0x8c950000 0xafb50020 0x8c770000 0xafb70024 0x8cd60000 0xafb60010 0x8fa80018 0xaca80000 0x93f40000 0x93270000 0x90960000 0x7ac00 0x14ba00 0x3d04021 0x2f5a021 0x931e0000 0x296b821 0x91f60000 0x91d40000 0x1e3e00 0x90750000 0x2e7b821 0x16f200 0x91a70000 0x14b400 0x3d6a021 0x295f021 0x7ae00 0x3454fe0a 0x91870000 0x3d5b021 0x92950000 0x3454fe0b 0x90de0000 0x92940000 0x73a00 0x15ac00 0xf5a821 0xafa70158 0x14a600 0x2be3821 0xf4a821 0x2c8b021 0x2a84021 0x8f702 0x83900 0x3c7a025 0x2f5a823 0x2b4a826 0x15be82 0x15f180 0x2d53823 0x2fea025 0x287a026 0x1164021 0x14f200 0x14b602 0x2a8a821 0x2de3825 0x1144023 0xe84026 0x8bc02 0x8b400 0x2f6f025 0x2a83823 0x295a021 0x3c7a826 0x15bb42 0x15b4c0 0x1143821 0x2f6f025 0x295a023 0x3d4a026 0x2a7a821 0xf44023 0x14bf02 0x14b100 0x3447fe0f 0x2f6f025 0x90f60000 0x3c84026 0xafb60158 0x345efe0e 0x93d60000 0x8fa70158 0x3457fe0d 0x92f70000 0x90be0000 0x73e00 0x16b400 0xf6b021 0xafa70158 0x295a021 0x2de3821 0x17f200 0xfeb021 0x14bc82 0x14f380 0x2d53821 0x1144026 0x2feb025 0x1164023 0x8bd42 0x8f2c0 0x2feb025 0x107a826 0x2b6a823 0x1539c2 0x15f640 0x2b4a026 0xfeb025 0x296f023 0x1ebc02 0x1e3c00 0x2e7b025 0x3c84026 0x1164023 0x8bf02 0x83900 0x115a826 0x2e7b025 0x2b63823 0x7b482 0x7bb80 0x2d7a825 0xfea026 0x295f023 0x3c83826 0x1eba02 0xf7b023 0x32d40fff 0xafb4001c 0x8fbe001c 0xac7e0000 0xac8b0000 0x8fb5001c 0x154080 0x10a3821 0x8cf70000 0x32f6001f 0xafb60030 0x8fb60028 0x8fb70004 0x8fa70030 0xe90018 0x7f7c3 0xa010 0x29ef023 0x1e4040 0x1ea8c0 0x2a8a023 0xf44023 0x27c70006 0x7a880 0x8a080 0x2884021 0x3b5a021 0x8e870034 0x8fb50048 0xafa70158 0xafb5015c 0x8fb50038 0x8fb40044 0x1680ff2e 0x2ae705dd 0x800009b 0x27de000c 0x8000093 0x27d40012 0x8faa002c 0x25490001 0x8000073 0xafa9002c 0x3c059e37 0x3c042aaa 0x34a379b9 0x3662fe4c 0x3485aaab 0x3667fe54 0x24060006 0x366cfe00 0x366bfe04 0x366afe08 0x240d0800 0x8000197 0x3c040178 0x2b3905dd 0x13200095 0x0 0x27ee000c 0xeb080 0x3b6a821 0x8eb40034 0x1149806 0x130d0007 0x326e001f 0x27ff0012 0x1f7080 0x3aef021 0x8fd70034 0x117c006 0x330e001f 0x111b006 0xfa200 0x32d5001f 0x2b49821 0x13c880 0x3309021 0x325f0fff 0x1f7a00 0x35f10001 0x34088030 0xad110000 0xe4380 0x1048025 0x34088000 0xad100000 0x34088004 0x8d0e0000 0x8c550000 0x15a402 0xafb40028 0x8c530000 0x139202 0x3251000f 0xafb10000 0x8d300000 0x107c02 0xafaf0004 0x8cee0000 0x31c800ff 0xafa80018 0x8fbf0000 0x1ff080 0x3c24021 0x8d19000c 0x19c302 0x3317000f 0xafb70008 0x8d16000c 0x32d5003f 0xafb5000c 0x8fb40018 0x1286004b 0x0 0x8d930000 0xafb30020 0x8d720000 0xafb20024 0x8d4f0000 0xafaf0010 0x8fb10020 0x8fae0024 0x8fa80010 0x223c021 0x1c3c821 0x3088023 0x219f023 0x8fb42 0x3df7826 0x328b823 0x2efa823 0xfb200 0x2d57026 0x10fa023 0x28e9023 0xe9b42 0x272b826 0x1ee8823 0x2378023 0x17c302 0x310a026 0x1d7f823 0x3f4c823 0x14f400 0x3d98826 0x2f4b023 0x2d14023 0x11a942 0x2a8f826 0x2919823 0x27f7823 0x1f90c2 0x24ff026 0x23f8023 0x21e7023 0x1ec280 0x30eb826 0x3fec823 0x337b023 0x17abc2 0x2b6a026 0xafb4001c 0x8fb3001c 0x3272001f 0xafb20030 0x8fb80028 0x8fb90004 0x8fb00030 0x2050018 0x10ffc3 0x9010 0x25ff823 0x27f70006 0x1f78c0 0x1f7040 0x17b080 0x1ee8823 0x3b6a821 0x2114023 0x8eb10034 0x8faf0048 0x8fb00038 0x8fb40044 0x8f080 0x1680ff7e 0x3c84021 0x8000183 0x27ff000c 0x8fb7000c 0x32f60010 0x12c0ffb3 0x0 0x8fbf0008 0x8fae0000 0x8fb90004 0x1dff021 0x1ec080 0x1719ffac 0x0 0x8d110004 0x118402 0xafb00014 0x8faf0014 0x31e8001f 0x80001e6 0xafa80030 0x800017c 0x27ee0012 0x3c122aaa 0x3666fe4c 0x3665fe50 0x3664fe61 0x3643aaab 0x24070800 0x8000238 0x3c020178 0x299205dd 0x1240003f 0x0 0x25a9000c 0x9b080 0x3b6a821 0x8eb40034 0x1149806 0x11670007 0x3269001f 0x25ad0012 0xdf080 0x3bec821 0x8f380034 0x118b806 0x32e9001f 0x10a9006 0x3250001f 0xf8a00 0x2117821 0xf6880 0x1ae6021 0x318b0fff 0xb7200 0x35ca0001 0x34088030 0xad0a0000 0x94380 0x102f825 0x34088000 0xad1f0000 0x34088004 0x8d090000 0x8cd10000 0x118402 0xafb00028 0x8caf0000 0xf6c02 0xafad0004 0x908c0000 0x318b001f 0xafab0030 0x8fab0028 0x8fac0004 0x8fbe0030 0x3c30018 0x1e57c3 0x7010 0x1ca6823 0x25b70006 0xd4040 0xd48c0 0x17b080 0x128f823 0x3b6a821 0x8eaa0034 0x3dfc023 0x8faf0048 0x8fae0038 0x8fb40044 0x18c880 0x1680ffc2 0x3384021 0x8000224 0x25ad000c 0x800021d 0x25a90012>;
+				};
+			};
 
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0x0 0x0 0x100000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        // Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
+			vfbid-config {
+			};
 
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
+			poe {
+				mode = "bypass";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
 		};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
+		nae@node-2 {
 		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
-
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
-
 
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+		nae@node-3 {
 		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-			mgmt-port = <1 0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
- 		               
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-	
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-				   
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
-		};
-	};
-};
-nae@node-2 {
 
-};
-nae@node-3 {
-
-};
 		nodes {
-			num-nodes = <1>;
+			num-nodes = <0x1>;
 		};
+	};
 
+	frequency-config {
+		nae = <0xfa>;
+		sae = <0xfa>;
+		rsa = <0xfa>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
 	};
 };
-
diff --git a/arch/mips/boot/dts/xlp8xx-helinux.dts b/arch/mips/boot/dts/xlp8xx-helinux.dts
index 324ca6c..5ac4a91 100644
--- a/arch/mips/boot/dts/xlp8xx-helinux.dts
+++ b/arch/mips/boot/dts/xlp8xx-helinux.dts
@@ -1,877 +1,794 @@
-/* XLP8XX Device Tree Source
- *
- */
-
 /dts-v1/;
+
 / {
 	model = "MIPS,XLP8XX";
 	compatible = "NETL,XLP8XX_A0";
-
-	#address-cells = <1>;
-	#size-cells = <1>;
+	#address-cells = <0x1>;
+	#size-cells = <0x1>;
 
 	hypervisor {
 		hypervisor-name = "Xen";
-		alloc_dom0_memory = <0>;
-		bootargs = "ncores=8 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0x0f -- ";
-		domain_heap = <0xf0000000 0xc0000000>; /* 3584MB -> 6656MB */
+		alloc_dom0_memory = <0x0>;
+		bootargs = "ncores=8 dom0_loadaddr=0x72000000 dom0_size=0x1c000000 dom0_cpumask=0xffffffff -- ";
+		domain_heap = <0x80000000 0x20000000>;
 	};
+
 	doms {
-		#address-cells = <1>;
-		#size-cells = <1>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+
 		dom@0 {
 			device_type = "domain";
 			os = "linux";
-
-			#address-cells = <1>;
-			#size-cells = <1>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
 
 			cpu {
 				onlinemask = <0xffffffff>;
-                                nae-rx-vc = <1>;
-                                nae-fb-vc = <1>;
-				sae-rx-vc = <1>; /* sharing with nae */
-				sae-rx-sync-vc = <3>; /* should be exclusive */
-                                napi-vc-mask = <0x2>;
-
+				nae-rx-vc = <0x1>;
+				nae-fb-vc = <0x1>;
+				sae-rx-vc = <0x1>;
+				sae-rx-sync-vc = <0x3>;
+				napi-vc-mask = <0x2>;
 			};
+
 			uart {
-				id = <0>;
-				owner = <1>;
+				id = <0x0>;
+				owner = <0x1>;
 				sharedcfg = <0x1f000000>;
 			};
+
 			memory {
-				reg = <0x01000000 0x0B000000
-					0x20000000 0xa0000000>; // 2586M at 512M
+				reg = <0x1000000 0xb000000 0xe0000000 0xc0000000>;
+			};
 
+			fmn {
+				node_0_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
+				node_1_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
+				node_2_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
+				node_3_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
 			};
-                        fmn {
-                                node_0_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
-                                node_1_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
-                                node_2_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
-                                node_3_vc_mask = <0x22222222 0x22222222 0x22222222 0x22222222>;
-                        };
+
 			pic {
 			};
+
+			owner-config {
+				nae = <0x0>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
+			};
 		};
 
 		dom@1 {
 			device_type = "domain";
 			os = "netos";
-
-			heap-size = <0x0 0x2000000>;		   // 32M
-			shared-mem = <0x1 0x00000000 0x0 0x04000000>;  // 64MB @ 4G
-
-			#address-cells = <1>;
-			#size-cells = <1>;
-
+			heap-size = <0x0 0x8000000>;
+			shared-mem = <0x0 0x40000000 0x0 0x10000000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
 			app-bootcmd = "smpload";
-			app-loadaddr = "0xf4000000"; // 3.75 GB + 64 MB
+			app-loadaddr = "0xf0000000";
 
 			kernel {
-				/* Kernel Memory allocated from xen domain-heap */
-				size = <0x02000000>;  // 32M
-
-				/* Location in Dom0 ramdisk */
+				size = <0x2000000>;
 				location = "/tmp/xen/netos.elf";
-
-				/* Domain destroy currently doesn't work with hyperexec */
-				dom_destroy_hack = <0>;
+				dom_destroy_hack = <0x0>;
 			};
 
 			cpu {
-				onlinemask = <0xffffffff>;
-				nae-rx-vc = <2>;
-				nae-fb-vc = <2>;
+				onlinemask = <0xffff>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x3>;
+				sae-rx-vc = <0x0>;
+				sae-rx-sync-vc = <0x0>;
+				nae-buf-alloc-by-app = <0x1>;
 			};
+
 			uart {
-				id = <0>;
-				sharedcfg = <0x1f000000>;
+				id = <0x0>;
 			};
+
 			memory {
-				reg = <0x50000000 0x10000000>;  // 1280M -> 1536M (256M)
+				reg = <0x60000000 0x60000000>;
 			};
+
+			app-param {
+				onlinemask = <0xffff>;
+				enable-nae-hw-parser = <0x1>;
+				enable-nae-jumbo = <0x0>;
+				enable-nae-p2p = <0x0>;
+			};
+
 			nae {
-				owner = <1 1 0 0>;
 			};
-			app-param{
-				onlinemask = <0xffff0000>;
+
+			owner-config {
+				nae = <0x1>;
+				sae = <0x1>;
+				rsa = <0x1>;
+				fmn = <0x1>;
 			};
 
-                        fmn {
-                                node_0_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
-                                node_1_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
-                                node_2_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
-                                node_3_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
-                        };
-		};
-	};
+			fmn {
+				node_0_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_1_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_2_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_3_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+			};
 
-	chosen {
-		bootargs = "console=ttyS0,115200 root=/dev/sda1 rw rootdelay=10";
-	};
+			kbp {
+				buffers-cpuid-offset-quantity = <0x0 0x0 0x40 0x1 0x40 0x40 0x2 0x80 0x40 0x3 0xc0 0x40 0x4 0x100 0x40 0x5 0x140 0x40 0x6 0x180 0x40 0x7 0x1c0 0x40 0x8 0x200 0x40 0x9 0x240 0x40 0xa 0x280 0x40 0xb 0x2c0 0x40 0xc 0x300 0x40 0xd 0x340 0x40 0xe 0x380 0x40 0xf 0x3c0 0x40 0x10 0x400 0x40 0x11 0x440 0x40 0x12 0x480 0x40 0x13 0x4c0 0x40 0x14 0x500 0x40 0x15 0x540 0x40 0x16 0x580 0x40 0x17 0x5c0 0x40 0x18 0x600 0x40 0x19 0x640 0x40 0x1a 0x680 0x40 0x1b 0x6c0 0x40 0x1c 0x700 0x40 0x1d 0x740 0x40 0x1e 0x780 0x40 0x1f 0x7c0 0x40>;
+				memory-offsethigh-offsetlow = <0x1 0x0>;
+			};
+		};
 
-	/* These binaries are downloaded at the resp physical memory locations
-	 * by their corresponding bootstrapping loaders. For example,
-	 * u-boot is loaded by x-load at 193M, sysconfig is loaded by u-boot
-	 * at 1M, hypervisor by u-boot hypervisor at 136M.
-	 * On simulator all these binaries are pre-loaded by using '-F' option
-	 * for convenience. On silicon, they will be loaded by their corresponding
-	 * temporary download locations the stage-1/stage-2 firmware
-	 */
-	firmware-download {
-		u-boot        = <0x0c100000 0x3f00000>;  /* 63M @ 193M */
-		sysconfig     = <0x00100000 0x00100000>; /* 1M @ 1M */
-		hypervisor    = <0x08800000 0x00800000>; /* 8M @ 136M */
-		dom0          = <0x09000000 0x03000000>; /* 48M @ 144M */
-		domU-ramdisk  = <0x60000000 0x60800000>; /* 8M @ 1536M */
-	};
+		dom@2 {
+			device_type = "domain";
+			os = "netos";
+			heap-size = <0x0 0x8000000>;
+			shared-mem = <0x0 0x48000000 0x0 0x10000000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			app-bootcmd = "smpload";
+			app-loadaddr = "0xf0000000";
 
-	soc {
-fmn@node-0{
-        default-credits = <50>;
-        default-queue-size = <16384>;
-        fmn-spill-mem-base = <0x00000000 0x0>; /*0 - dynamic allocation */
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config{
-		/* credits from station
-                   "cpu popq pcie0 pcie1 pcie2 pcie3 gdx rsa crypto cmp poe nae regx srio"
-                   The order and number of station should be matching with the list given above
-                   Here, credits 0 means the default credits.
-                   Right now there is no way to configure credit of zero
-
-		"station name" {
-                        queue-size = <>; queue size for all the "station name" vcs
-                        credits-from {
-                                node-0 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                        };
-                };
-		*/
+			kernel {
+				size = <0x2000000>;
+				location = "/tmp/xen/netos.elf";
+				dom_destroy_hack = <0x0>;
+			};
 
+			cpu {
+				onlinemask = <0xffff0000>;
+				nae-rx-vc = <0x0>;
+				nae-fb-vc = <0x3>;
+				nae-buf-alloc-by-app = <0x1>;
+			};
 
-	};
-};
-fmn@node-1{
-        default-credits = <50>;
-        default-queue-size = <16384>;
+			uart {
+				id = <0x0>;
+			};
 
-		/*Enable this for 8GB/8GB support - Dynamic allocation*/
-        fmn-spill-mem-base = <0x0 0x00000000>; /*0 - dynamic allocation */
-		/*Enable this for 16GB/16GB support - Addr: 18GB+16MB 
-        fmn-spill-mem-base = <0x4 0x81000000>; 
-		*/
+			memory {
+				reg = <0xe0000000 0x60000000>;
+			};
 
-        fmn-spill-mem-size = <0x00000000 0x02000000>;
-	q-config{
+			app-param {
+				onlinemask = <0xffff0000>;
+			};
 
-	};
-};
-fmn@node-2{
+			nae {
+			};
 
-};
-fmn@node-3{
+			owner-config {
+				nae = <0x0>;
+				sae = <0x0>;
+				rsa = <0x0>;
+			};
 
-};
-  nae@node-0 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-8xx.dts"
-
-        freein-fifo-config {
-                /* If shared is true,
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue, same value will be configured for all the queues.
-                   If shared is false,
-                        1. Onchip desc size per queue will be configured using num_free_desc specified at the port level.
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-		freein-fifo-spill-mem-range = <0x00000000 0x0fe00000 0x00000000 0x00100000>; // 1MB @ 254MB
-                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>; 
-                freein-fifo-spill-num-descs = <1200>;
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-		vfbid-map = <
-		      0    1    1    5    2   9    3    13
-                      4    17   5    21   6   25   7    29
-                      8    33   9    37   10  41   11   45
-                      12   49   13   53   14  57   15   61
-                      16   65   17   69   18  73   19   77
-                      20   81   21   85   22  89   23   93
-                      24   97   25  101   26 105   27  109
-                      28  113   29  117   30 121   31  125
-                >;
+			fmn {
+				node_0_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_1_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_2_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+				node_3_vc_mask = <0x99999999 0x99999999 0x99999999 0x99999999>;
+			};
+		};
 	};
 
-	// Packet Ordering Engine (POE)
-	poe {	
-	
-		mode = "bypass";
-
-                distribution-enable = <1>;
-                // 16 bit mask
-                dist-drop-enable = <0>;
-                // 8 bit mask
-                class-drop-enable = <0>;
-                drop-timer = <0>;
-                dest-threshold = <0xa>;
-                dist-threshold = <0xa 0xa 0xa 0xa>;
-                statistics-enable = <0>;
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
+	chosen {
+		bootargs = "console=ttyS0,115200 root=/dev/sda1 rw rootdelay=10";
 	};
 
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels 
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			// In xlp3xx number of ucores available is 8. so, ucore_mask for xlp3xx is (ucore-mask & 0xFF)
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-			mgmt-port = <0 0 0 0>;
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
-
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-        	        rx-buffer-size = <128 128 128 128>;
-
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
+	firmware-download {
+		u-boot = <0xc100000 0x3f00000>;
+		sysconfig = <0x100000 0x100000>;
+		hypervisor = <0x8800000 0x800000>;
+		dom0 = <0x9000000 0x3000000>;
+		domU-ramdisk = <0x60000000 0x60800000>;
 	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
 
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
+	soc {
 
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
+		fmn@node-0 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x10000000>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+			q-config {
+			};
+		};
 
+		fmn@node-1 {
+			default-credits = <0x32>;
+			default-queue-size = <0x4000>;
+			fmn-spill-mem-base = <0x0 0x0>;
+			fmn-spill-mem-size = <0x0 0x2000000>;
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			q-config {
+			};
 		};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-			
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
+		fmn@node-2 {
 		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
-
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
 
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
+		fmn@node-3 {
+		};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
+		nae@node-0 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
 
+			ucore {
 
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-	
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-                sgmii {
-                        loopback = <0 0 0 0>;
+				src@1 {
+					num-opcodes = <0x40>;
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420134 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100134 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c040001 0x34838000 0x8c620000 0x27bdfff8 0x3c060010 0xafa20000 0x24030001 0x24050004 0x34c60001 0x8000038 0x3c020170 0x34088030 0xad050000 0x34088000 0xad020000 0x34088004 0x8d040000 0x8fa70000 0x14e3fff8 0x0 0x34088030 0x8000036 0xad060000>;
+				};
+			};
 
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <13 13 13 13>;
+			freein-fifo-config {
+				freein-fifo-spill-mem-range = <0x0 0xfe00000 0x0 0x100000>;
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x4b0>;
+			};
 
-                        ext-phy-addr = <12 15 14 13>;
-                        ext-phy-bus = <1 1 1 1>;
+			vfbid-config {
+				vfbid-map = <0x0 0x1 0x1 0x5 0x2 0x9 0x3 0xd 0x4 0x11 0x5 0x15 0x6 0x19 0x7 0x1d 0x8 0x21 0x9 0x25 0xa 0x29 0xb 0x2d 0xc 0x31 0xd 0x35 0xe 0x39 0xf 0x3d 0x10 0x41 0x11 0x45 0x12 0x49 0x13 0x4d 0x14 0x51 0x15 0x55 0x16 0x59 0x17 0x5d 0x18 0x61 0x19 0x65 0x1a 0x69 0x1b 0x6d 0x1c 0x71 0x1d 0x75 0x1e 0x79 0x1f 0x7d>;
+			};
 
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        num-channels = <1 1 1 1>;
-                        parser-sequence-fifo-size = <62 62 62 62>;
+			poe {
+				mode = "enque";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+				poe-spill-address = <0x0>;
+				poe-spill-length = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x111 0x11111111>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        rx-buffer-size = <128 128 128 128>;
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					mgmt-port = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-                        // Max available descriptors are 1024 (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <52 52 52 52>;
-                        free-desc-size = <2048 2048 2048 2048>;
-                        ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-                };
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-	
-			mgmt-port = <1 0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
-                
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-				   
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
-		};
-	};
-};
-   nae@node-1 {
-	model = "MIPS,XLP8XX NAE CFG";
-	compatible = "NETL,XLP8XX_A0";
-	#address-cells = <1>;
-	#size-cells = <1>;
-	frequency = <500>;
-
-	/include/ "ucore-8xx.dts"
-
-        freein-fifo-config {
-                /* If shared is true,
-                        1. Ucore is going to use upto max queues(16 for XLP, 8 for storm) for buffer mgmt
-                        2. Onnchip desc size per queue, same value will be configured for all the queues.
-                   If shared is false,
-                        1. Onchip desc size per queue will be configured using num_free_desc specified at the port level.
-                   If spill descs per queue is specified,
-                        1. spill will be enabled for all the queues(except mgmt) using the spill memory specified in the OS config file.
-                */
-				/*Enable this for 8G+8G setup.*/
-				freein-fifo-spill-mem-range = <0x2 0x40000000 0x00000000 0x00100000>; // 1MB @ 9GB 
-
-				/*	Enable this for 16GB/16GB setup
-				freein-fifo-spill-mem-range = <0x4 0x80000000 0x00000000 0x00100000>; // 1MB @ 18GB 
-				*/
-
-                freein-fifo-onchip-num-descs = <56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56 56>; 
-                freein-fifo-spill-num-descs = <1200>;
-
-        };
-
-	// VFBID MAP: Upto 127 entries
-	// (each entry is a pair of (vfbid , dest-vc)
-	// Legal range: (vfbid (0 - 126), dest-vc (0 - 4095))
-	vfbid-config {
-		hw-replenish = <0>;
-	};
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	// Packet Ordering Engine (POE)
-	poe {	
-	
-		mode = "bypass";
-
-		// Each vector is 512 bit with masb indicating vc 512 and lsb indicating vc 0
-		// Format : 512-bit-vector is specified as 16 32-bit words
-		// Left most word has the vc range 511-479 right most word has vc range 31 - 0
-		// Each word has the MSB select higer vc number and LSB select lower vc num
-		
-		distribution-enable = <1>;
-		// 16 bit mask
-		dist-drop-enable = <0>;	 
-		// 8 bit mask
-		class-drop-enable = <0>;
-		drop-timer = <0>;
-		dest-threshold = <0xa>;
-		dist-threshold = <0xa 0xa 0xa 0xa>;
-		statistics-enable = <0>;
- 
-                distribution_vectors {
-                                     dv0  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x1>;
-                                     dv1  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv2  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv3  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv4  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv5  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv6  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv7  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv8  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv9  = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv10 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv11 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv12 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv13 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv14 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                                     dv15 = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
-                };
-	};
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					xgmii-speed = <0xa>;
+					ucore-mask = <0xffff>;
+					vlan-pri-en = <0x0>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0xc 0xf 0xe 0xd>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-	complex@0 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
 		};
-		sgmii {
-	                loopback = <0 0 0 0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <13 13 13 13>;
 
-	                ext-phy-addr = <4 7 6 5>;
-        	        ext-phy-bus = <1 1 1 1>;
+		nae@node-1 {
+			model = "MIPS,XLP8XX NAE CFG";
+			compatible = "NETL,XLP8XX_A0";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			frequency = <0x1f4>;
 
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
+			ucore {
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+				src@1 {
+					num-opcodes = <0x40>;
+					mask = <0xffff>;
+					opcodes = <0x3c1c0010 0x279cf808 0x3c020010 0x2442f808 0x3c030010 0x2463f808 0xac400000 0x43082b 0x1420fffd 0x24420004 0x3c1d0010 0x27bdf9c0 0x27a50020 0x27a60028 0xaca00000 0xacc00000 0xc000029 0x2021 0x1000ffff 0x0 0x3c020000 0x8c420134 0x27bdffe0 0x2403ffff 0xafbf001c 0xafb10018 0x10430009 0xafb00014 0x3c100000 0x26100134 0x2411ffff 0x40f809 0x2610fffc 0x8e020000 0x1451fffc 0x0 0x8fbf001c 0x8fb10018 0x8fb00014 0x3e00008 0x27bd0020 0x3c040001 0x34838000 0x8c620000 0x27bdfff8 0x3c060010 0xafa20000 0x24030001 0x24050004 0x34c60001 0x8000038 0x3c020170 0x34088030 0xad050000 0x34088000 0xad020000 0x34088004 0x8d040000 0x8fa70000 0x14e3fff8 0x0 0x34088030 0x8000036 0xad060000>;
+				};
+			};
 
+			freein-fifo-config {
+				freein-fifo-onchip-num-descs = <0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38 0x38>;
+				freein-fifo-spill-num-descs = <0x0>;
+			};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-                interlaken {
-                        //select daughter board : cortina or loopback
-                        db = "cortina";
-
-                        loopback = <0>;
-
-                        // Maximum number of lanes per interface = 8 (from 2 complexes)
-                        num-lanes = <4>;
-                        // lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-                        lane-rate = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <110>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        // Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                        num-channels = <4>;
-                        rx-buffer-size = <1840>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <300>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-	};
-	complex@1 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-	
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-		sgmii {
-	                loopback = <0 0 0 0>;
+			vfbid-config {
+				hw-replenish = <0x1>;
+			};
 
-	                // Max ingress fifo size 256 units (size of one unit is 64 byte)
-        	        iface-fifo-size = <13 13 13 13>;
+			poe {
+				mode = "enque";
+				distribution-enable = <0x1>;
+				dist-drop-enable = <0x0>;
+				class-drop-enable = <0x0>;
+				drop-timer = <0x0>;
+				dest-threshold = <0xa>;
+				dist-threshold = <0xa 0xa 0xa 0xa>;
+				statistics-enable = <0x0>;
+
+				distribution_vectors {
+					dv0 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1>;
+					dv1 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv2 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv3 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv4 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv5 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv6 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv7 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv8 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv9 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv10 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv11 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv12 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv13 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv14 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+					dv15 = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
+				};
+			};
 
-                	ext-phy-addr = <8 11 10 9>;
-	                ext-phy-bus = <1 1 1 1>;
+			complex@0 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x4 0x7 0x6 0x5>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-        	        // Max parser sequence fifo size 1024 packets
-                	// (if 1588 Timestamp is not required, then max size increases to 2048)
-	                num-channels = <1 1 1 1>;
-        	        parser-sequence-fifo-size = <62 62 62 62>;
+			complex@1 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x8 0xb 0xa 0x9>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-        	        rx-buffer-size = <128 128 128 128>;
+			complex@2 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				interlaken {
+					db = "cortina";
+					loopback = <0x0>;
+					num-lanes = <0x4>;
+					lane-rate = <0x0>;
+					iface-fifo-size = <0x6e>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x4>;
+					rx-buffer-size = <0x730>;
+					num-free-descs = <0x12c>;
+					free-desc-size = <0x800>;
+					ucore-mask = <0xffff>;
+				};
+
+				sgmii {
+					loopback = <0x0 0x0 0x0 0x0>;
+					iface-fifo-size = <0xd 0xd 0xd 0xd>;
+					ext-phy-addr = <0x0 0x3 0x2 0x1>;
+					ext-phy-bus = <0x1 0x1 0x1 0x1>;
+					num-channels = <0x1 0x1 0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e 0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80 0x80 0x80>;
+					num-free-descs = <0x34 0x34 0x34 0x34>;
+					free-desc-size = <0x800 0x800 0x800 0x800>;
+					ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+				};
+			};
 
+			complex@3 {
+				device_type = "nae-complex";
+				mode = "xaui";
+
+				xaui {
+					loopback = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+
+				rxaui {
+					loopback = <0x0>;
+					submode = <0x2>;
+					scrambler = <0x0>;
+					iface-fifo-size = <0x37>;
+					parser-sequence-fifo-size = <0xe1>;
+					num-channels = <0x1>;
+					rx-buffer-size = <0x3b0>;
+					num-free-descs = <0x96>;
+					free-desc-size = <0x800>;
+					higig-mode = <0x0>;
+					ucore-mask = <0xffff>;
+				};
+			};
 
-                	// Max available descriptors are 1024 (across all complexes).
-	                // Per port num_free_descriptors must be even number
-        	        num-free-descs = <52 52 52 52>;
-                	free-desc-size = <2048 2048 2048 2048>;
-	                ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
+			complex@4 {
+				device_type = "nae-complex";
+				mode = "sgmii";
+
+				sgmii {
+					loopback = <0x0 0x0>;
+					mgmt-port = <0x1 0x0>;
+					iface-fifo-size = <0xd 0xd>;
+					ext-phy-addr = <0x10 0x11>;
+					ext-phy-bus = <0x0 0x0>;
+					num-channels = <0x1 0x1>;
+					parser-sequence-fifo-size = <0x3e 0x3e>;
+					rx-buffer-size = <0x80 0x80>;
+					num-free-descs = <0x34 0x34>;
+					free-desc-size = <0x800 0x800>;
+					ucore-mask = <0xffff 0xffff>;
+				};
+			};
 		};
 
-	};
-	complex@2 {
-		device_type = "nae-complex";
-		mode = "xaui";
-
-                xaui {
-                        loopback = <0>;
-
-                        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                        iface-fifo-size = <55>;
-
-                        // Max parser sequence fifo size 1024 packets
-                        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                        parser-sequence-fifo-size = <225>;
-
-                        num-channels = <1>;
-                        rx-buffer-size = <944>;
-
-                        // Max available descriptors are 1024  (across all complexes).
-                        // Per port num_free_descriptors must be even number
-                        num-free-descs = <150>;
-                        free-desc-size = <2048>;
-                        ucore-mask = <0xffff>;
-                };
-
-		interlaken {
-	                //select daughter board : cortina or loopback
-        	        db = "cortina";
-
-                	loopback = <0>;
-
-	                // Maximum number of lanes per interface = 8 (from 2 complexes)
-        	        num-lanes = <4>;
-                	// lanerate 0 = 3.125Gbps , 1 = 6.25Gbps
-	                lane-rate = <0>;
-	
-        	        // Max ingress fifo size 256 units (size of one unit is 64 byte)
-                	iface-fifo-size = <110>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-                	num-channels = <4>;
-	                rx-buffer-size = <1840>;
-
-	                // Max available descriptors are 1024  (across all complexes).
-        	        // Per port num_free_descriptors must be even number
-                	num-free-descs = <300>;
-	                free-desc-size = <2048>;
-        	        ucore-mask = <0xffff>;
+		nae@node-2 {
 		};
-		sgmii {
-        	        loopback = <0 0 0 0>;
 
-                	// Max ingress fifo size 256 units (size of one unit is 64 byte)
-	                iface-fifo-size = <13 13 13 13>;
-
-        	        ext-phy-addr = <0 3 2 1>;
-                	ext-phy-bus = <1 1 1 1>;
-
-	                // Max parser sequence fifo size 1024 packets
-        	        // (if 1588 Timestamp is not required, then max size increases to 2048)
-                	num-channels = <1 1 1 1>;
-	                parser-sequence-fifo-size = <62 62 62 62>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-	                rx-buffer-size = <128 128 128 128>;
-
-
-        	        // Max available descriptors are 1024 (across all complexes).
-                	// Per port num_free_descriptors must be even number
-	                num-free-descs = <52 52 52 52>;
-        	        free-desc-size = <2048 2048 2048 2048>;
-                	ucore-mask = <0xffff 0xffff 0xffff 0xffff>;
-		};
-	};
-	complex@3 {
-		device_type = "nae-complex";
-		mode = "xaui";
-		xaui {
-			loopback = <0>;
-
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <55>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			parser-sequence-fifo-size = <225>;
-
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			num-channels = <1>;
-			rx-buffer-size = <944>;
-
-			// Max available descriptors are 1024  (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <150>;
-			free-desc-size = <2048>;
-			ucore-mask = <0xffff>;
-		};
-	};
-	complex@4 {
-		device_type = "nae-complex";
-		mode = "sgmii";
-
-		sgmii {
-			loopback = <0 0>;
-			mgmt-port = <1 0>;
-			// Max ingress fifo size 256 units (size of one unit is 64 byte)
-			iface-fifo-size = <13 13>;
- 		               
-			ext-phy-addr = <16 17>;
-        	        ext-phy-bus = <0 0>;
-
-			// Max parser sequence fifo size 1024 packets 
-			// (if 1588 Timestamp is not required, then max size increases to 2048)
-			num-channels = <1 1>;
-			parser-sequence-fifo-size = <62 62>;
-	
-			// Since rx_buffer is per context, the buffer size given here will be divided by num-channels
-			rx-buffer-size = <128 128>;
-				   
-
-			// Max available descriptors are 1024 (across all complexes).
-			// Per port num_free_descriptors must be even number
-			num-free-descs = <52 52>;
-			free-desc-size = <2048 2048>;
-			ucore-mask = <0xffff 0xffff>;
+		nae@node-3 {
 		};
-	};
-};
-nae@node-2 {
-
-};
-nae@node-3 {
 
-};
 		nodes {
-			num-nodes = <1>;
+			num-nodes = <0x1>;
 		};
+	};
 
+	frequency-config {
+		nae = <0x1f4>;
+		sae = <0xfa>;
+		rsa = <0xfa>;
+		dtre = <0xfa>;
+		cde = <0xfa>;
 	};
 };
-
-- 
1.7.0

