// Seed: 1058737267
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri id_3,
    output wor id_4,
    input tri0 id_5,
    output uwire id_6
);
  wire id_8;
  wire id_9;
  id_10(
      .id_0(1 !== 1 && (1)), .id_1(1), .id_2(1), .id_3(1), .id_4(0)
  );
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1
    , id_41,
    input tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply0 id_9
    , id_42,
    input wire id_10,
    output tri1 id_11,
    input wand id_12,
    input uwire id_13
    , id_43,
    output wor id_14,
    output tri0 id_15,
    input tri1 id_16,
    input supply0 id_17,
    inout uwire id_18,
    output tri id_19,
    output wor id_20,
    input wand id_21,
    input supply0 id_22,
    input wor id_23,
    input wand id_24,
    output supply1 id_25,
    input tri1 id_26,
    input uwire id_27,
    input wand id_28,
    input tri1 id_29,
    input wor id_30,
    output uwire id_31,
    input supply1 id_32,
    input tri id_33,
    input wor id_34,
    input tri0 id_35,
    output supply1 id_36,
    output wor id_37,
    input wor id_38,
    input supply1 id_39
    , id_44
);
  assign id_4 = 'b0;
  nor (
      id_15,
      id_43,
      id_5,
      id_38,
      id_21,
      id_32,
      id_22,
      id_35,
      id_16,
      id_23,
      id_2,
      id_33,
      id_18,
      id_26,
      id_44,
      id_27,
      id_29,
      id_13,
      id_41,
      id_6,
      id_24,
      id_10,
      id_8,
      id_3,
      id_7,
      id_30,
      id_17,
      id_34,
      id_9,
      id_39,
      id_12,
      id_28,
      id_0
  );
  module_0(
      id_34, id_27, id_23, id_25, id_1, id_23, id_15
  );
endmodule
