Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Tue Jul 31 16:48:11 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkinteger_divider32/syn_timing.txt
| Design       : mkinteger_divider32
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

EN__inputs
EN_flush
RST_N
_inputs__denominator[0]
_inputs__denominator[10]
_inputs__denominator[11]
_inputs__denominator[12]
_inputs__denominator[13]
_inputs__denominator[14]
_inputs__denominator[15]
_inputs__denominator[16]
_inputs__denominator[17]
_inputs__denominator[18]
_inputs__denominator[19]
_inputs__denominator[1]
_inputs__denominator[20]
_inputs__denominator[21]
_inputs__denominator[22]
_inputs__denominator[23]
_inputs__denominator[24]
_inputs__denominator[25]
_inputs__denominator[26]
_inputs__denominator[27]
_inputs__denominator[28]
_inputs__denominator[29]
_inputs__denominator[2]
_inputs__denominator[30]
_inputs__denominator[31]
_inputs__denominator[3]
_inputs__denominator[4]
_inputs__denominator[5]
_inputs__denominator[6]
_inputs__denominator[7]
_inputs__denominator[8]
_inputs__denominator[9]
_inputs__numerator[0]
_inputs__numerator[10]
_inputs__numerator[11]
_inputs__numerator[12]
_inputs__numerator[13]
_inputs__numerator[14]
_inputs__numerator[15]
_inputs__numerator[16]
_inputs__numerator[17]
_inputs__numerator[18]
_inputs__numerator[19]
_inputs__numerator[1]
_inputs__numerator[20]
_inputs__numerator[21]
_inputs__numerator[22]
_inputs__numerator[23]
_inputs__numerator[24]
_inputs__numerator[25]
_inputs__numerator[26]
_inputs__numerator[27]
_inputs__numerator[28]
_inputs__numerator[29]
_inputs__numerator[2]
_inputs__numerator[30]
_inputs__numerator[31]
_inputs__numerator[3]
_inputs__numerator[4]
_inputs__numerator[5]
_inputs__numerator[6]
_inputs__numerator[7]
_inputs__numerator[8]
_inputs__numerator[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 100 ports with no output delay specified. (HIGH)

RDY__inputs
RDY_result_
result_[0]
result_[10]
result_[11]
result_[12]
result_[13]
result_[14]
result_[15]
result_[16]
result_[17]
result_[18]
result_[19]
result_[1]
result_[20]
result_[21]
result_[22]
result_[23]
result_[24]
result_[25]
result_[26]
result_[27]
result_[28]
result_[29]
result_[2]
result_[30]
result_[31]
result_[32]
result_[33]
result_[34]
result_[35]
result_[36]
result_[37]
result_[38]
result_[39]
result_[3]
result_[40]
result_[41]
result_[42]
result_[43]
result_[44]
result_[45]
result_[46]
result_[47]
result_[48]
result_[49]
result_[4]
result_[50]
result_[51]
result_[52]
result_[53]
result_[54]
result_[55]
result_[56]
result_[57]
result_[58]
result_[59]
result_[5]
result_[60]
result_[61]
result_[62]
result_[63]
result_[64]
result_[65]
result_[66]
result_[67]
result_[68]
result_[69]
result_[6]
result_[70]
result_[71]
result_[72]
result_[73]
result_[74]
result_[75]
result_[76]
result_[77]
result_[78]
result_[79]
result_[7]
result_[80]
result_[81]
result_[82]
result_[83]
result_[84]
result_[85]
result_[86]
result_[87]
result_[88]
result_[89]
result_[8]
result_[90]
result_[91]
result_[92]
result_[93]
result_[94]
result_[95]
result_[96]
result_[97]
result_[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.635        0.000                      0                  208        0.207        0.000                      0                  208        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.635        0.000                      0                  208        0.207        0.000                      0                  208        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 5.062ns (54.849%)  route 4.167ns (45.151%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.928 r  result__OBUF[63]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448    11.376    _remainder___1__h2663[31]
                                                                      r  result__OBUF[63]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.683 r  result__OBUF[63]_inst_i_1/O
                         net (fo=2, unplaced)         0.000    11.683    result__OBUF[63]
                         FDRE                                         r  uut_rg_inter_stage_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[63]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_inter_stage_reg[63]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 5.176ns (56.218%)  route 4.031ns (43.782%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.714 r  result__OBUF[63]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.714    result__OBUF[63]_inst_i_2_n_0
                                                                      r  result__OBUF[65]_inst_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.051 r  result__OBUF[65]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.312    11.363    _remainder___1__h2663[33]
                                                                      r  result__OBUF[65]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.298    11.661 r  result__OBUF[65]_inst_i_1/O
                         net (fo=2, unplaced)         0.000    11.661    result__OBUF[65]
                         FDRE                                         r  uut_rg_inter_stage_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[65]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_inter_stage_reg[65]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 4.981ns (54.425%)  route 4.171ns (45.575%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.853 r  result__OBUF[63]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.305    _remainder___1__h2663[30]
                                                                      r  result__OBUF[62]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    11.606 r  result__OBUF[62]_inst_i_1/O
                         net (fo=2, unplaced)         0.000    11.606    result__OBUF[62]
                         FDRE                                         r  uut_rg_inter_stage_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[62]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_inter_stage_reg[62]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 4.945ns (54.269%)  route 4.167ns (45.731%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.739 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.205    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.512 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     7.942    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.066 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.066    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.599 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.599    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.831 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.612    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     9.933 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     9.933    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.480 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.480    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.811 r  result__OBUF[59]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448    11.259    _remainder___1__h2663[27]
                                                                      r  result__OBUF[59]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.566 r  result__OBUF[59]_inst_i_1/O
                         net (fo=2, unplaced)         0.000    11.566    result__OBUF[59]
                         FDRE                                         r  uut_rg_inter_stage_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[59]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_inter_stage_reg[59]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 5.068ns (55.705%)  route 4.030ns (44.295%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.714 r  result__OBUF[63]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.714    result__OBUF[63]_inst_i_2_n_0
                                                                      r  result__OBUF[65]_inst_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.946 r  result__OBUF[65]_inst_i_6/O[0]
                         net (fo=1, unplaced)         0.311    11.257    _remainder___1__h2663[32]
                                                                      r  result__OBUF[64]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    11.552 r  result__OBUF[64]_inst_i_1/O
                         net (fo=2, unplaced)         0.000    11.552    result__OBUF[64]
                         FDRE                                         r  uut_rg_inter_stage_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[64]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_inter_stage_reg[64]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 5.067ns (55.694%)  route 4.031ns (44.306%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.934 r  result__OBUF[63]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.246    _remainder___1__h2663[29]
                                                                      r  result__OBUF[61]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    11.552 r  result__OBUF[61]_inst_i_1/O
                         net (fo=2, unplaced)         0.000    11.552    result__OBUF[61]
                         FDRE                                         r  uut_rg_inter_stage_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[61]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_inter_stage_reg[61]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 4.864ns (53.835%)  route 4.171ns (46.165%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.739 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.205    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.512 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     7.942    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.066 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.066    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.599 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.599    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.831 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.612    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     9.933 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     9.933    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.480 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.480    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.736 r  result__OBUF[59]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.188    _remainder___1__h2663[26]
                                                                      r  result__OBUF[58]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    11.489 r  result__OBUF[58]_inst_i_1/O
                         net (fo=2, unplaced)         0.000    11.489    result__OBUF[58]
                         FDRE                                         r  uut_rg_inter_stage_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[58]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_inter_stage_reg[58]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 4.828ns (53.674%)  route 4.167ns (46.326%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.622 r  result__OBUF[48]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.088    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[44]
                                                                      r  result__OBUF[48]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.395 r  result__OBUF[48]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     7.825    result__OBUF[48]_inst_i_5_n_0
                                                                      r  result__OBUF[48]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.949 r  result__OBUF[48]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     7.949    result__OBUF[48]_inst_i_9_n_0
                                                                      r  result__OBUF[48]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.482 r  result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.482    result__OBUF[48]_inst_i_2_n_0
                                                                      r  result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.714 r  result__OBUF[52]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.495    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[49]
                                                                      r  result__OBUF[51]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     9.816 r  result__OBUF[51]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     9.816    _remainder__h2491[17]
                                                                      r  result__OBUF[51]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.363 r  result__OBUF[51]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.363    result__OBUF[51]_inst_i_2_n_0
                                                                      r  result__OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.694 r  result__OBUF[55]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448    11.142    _remainder___1__h2663[23]
                                                                      r  result__OBUF[55]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.449 r  result__OBUF[55]_inst_i_1/O
                         net (fo=2, unplaced)         0.000    11.449    result__OBUF[55]
                         FDRE                                         r  uut_rg_inter_stage_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[55]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_inter_stage_reg[55]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 4.951ns (55.127%)  route 4.030ns (44.872%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.829 r  result__OBUF[63]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.140    _remainder___1__h2663[28]
                                                                      r  result__OBUF[60]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    11.435 r  result__OBUF[60]_inst_i_1/O
                         net (fo=2, unplaced)         0.000    11.435    result__OBUF[60]
                         FDRE                                         r  uut_rg_inter_stage_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[60]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_inter_stage_reg[60]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 4.950ns (55.116%)  route 4.031ns (44.884%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.739 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.205    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.512 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     7.942    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.066 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.066    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.599 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.599    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.831 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.612    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     9.933 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     9.933    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.480 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.480    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.817 r  result__OBUF[59]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.129    _remainder___1__h2663[25]
                                                                      r  result__OBUF[57]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    11.435 r  result__OBUF[57]_inst_i_1/O
                         net (fo=2, unplaced)         0.000    11.435    result__OBUF[57]
                         FDRE                                         r  uut_rg_inter_stage_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[57]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_inter_stage_reg[57]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  0.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uut_rg_inter_stage_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[97]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[97]/Q
                         net (fo=3, unplaced)         0.206     1.031    uut_rg_inter_stage[97]
                                                                      r  result__OBUF[97]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.129 r  result__OBUF[97]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.129    result__OBUF[97]
                         FDRE                                         r  uut_rg_inter_stage_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[97]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_rg_inter_stage_reg[97]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut_rg_inter_stage_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.245ns (54.056%)  route 0.208ns (45.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[69]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[69]
                                                                      r  result__OBUF[69]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[69]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.132    result__OBUF[69]
                         FDRE                                         r  uut_rg_inter_stage_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[69]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_rg_inter_stage_reg[69]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut_rg_inter_stage_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.245ns (54.056%)  route 0.208ns (45.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[71]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[71]
                                                                      r  result__OBUF[71]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[71]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.132    result__OBUF[71]
                         FDRE                                         r  uut_rg_inter_stage_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[71]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_rg_inter_stage_reg[71]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut_rg_inter_stage_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.245ns (54.056%)  route 0.208ns (45.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[73]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[73]
                                                                      r  result__OBUF[73]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[73]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.132    result__OBUF[73]
                         FDRE                                         r  uut_rg_inter_stage_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[73]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_rg_inter_stage_reg[73]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut_rg_inter_stage_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.245ns (54.056%)  route 0.208ns (45.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[75]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[75]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[75]
                                                                      r  result__OBUF[75]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[75]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.132    result__OBUF[75]
                         FDRE                                         r  uut_rg_inter_stage_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[75]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_rg_inter_stage_reg[75]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut_rg_inter_stage_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.245ns (54.056%)  route 0.208ns (45.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[77]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[77]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[77]
                                                                      r  result__OBUF[77]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[77]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.132    result__OBUF[77]
                         FDRE                                         r  uut_rg_inter_stage_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[77]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_rg_inter_stage_reg[77]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut_rg_inter_stage_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.245ns (54.056%)  route 0.208ns (45.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[79]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[79]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[79]
                                                                      r  result__OBUF[79]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[79]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.132    result__OBUF[79]
                         FDRE                                         r  uut_rg_inter_stage_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[79]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_rg_inter_stage_reg[79]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut_rg_inter_stage_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.245ns (54.056%)  route 0.208ns (45.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[81]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[81]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[81]
                                                                      r  result__OBUF[81]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[81]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.132    result__OBUF[81]
                         FDRE                                         r  uut_rg_inter_stage_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[81]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_rg_inter_stage_reg[81]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut_rg_inter_stage_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.245ns (54.056%)  route 0.208ns (45.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[83]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[83]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[83]
                                                                      r  result__OBUF[83]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[83]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.132    result__OBUF[83]
                         FDRE                                         r  uut_rg_inter_stage_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[83]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_rg_inter_stage_reg[83]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut_rg_inter_stage_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_inter_stage_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.245ns (54.056%)  route 0.208ns (45.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[85]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[85]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[85]
                                                                      r  result__OBUF[85]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[85]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.132    result__OBUF[85]
                         FDRE                                         r  uut_rg_inter_stage_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[85]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_rg_inter_stage_reg[85]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_rg_inter_stage_reg[43]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_rg_inter_stage_reg[44]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_rg_inter_stage_reg[45]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_rg_inter_stage_reg[46]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_rg_inter_stage_reg[47]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_rg_inter_stage_reg[48]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_rg_inter_stage_reg[49]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_rg_inter_stage_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_rg_inter_stage_reg[50]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[43]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[44]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[49]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[50]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[51]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[43]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[44]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[45]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[46]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[47]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[48]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[49]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[50]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_rg_inter_stage_reg[51]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            result_[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.650ns  (logic 7.894ns (62.405%)  route 4.756ns (37.595%))
  Logic Levels:           18  (CARRY4=9 IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.458 r  result__OBUF[63]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448     8.906    _remainder___1__h2663[31]
                                                                      r  result__OBUF[63]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     9.213 r  result__OBUF[63]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    10.016    result__OBUF[63]
                                                                      r  result__OBUF[63]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.650 r  result__OBUF[63]_inst/O
                         net (fo=0)                   0.000    12.650    result_[63]
                                                                      r  result_[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            result_[65]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.628ns  (logic 8.008ns (63.416%)  route 4.620ns (36.584%))
  Logic Levels:           19  (CARRY4=10 IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  result__OBUF[63]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.244    result__OBUF[63]_inst_i_2_n_0
                                                                      r  result__OBUF[65]_inst_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 r  result__OBUF[65]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.312     8.893    _remainder___1__h2663[33]
                                                                      r  result__OBUF[65]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.298     9.191 r  result__OBUF[65]_inst_i_1/O
                         net (fo=2, unplaced)         0.803     9.994    result__OBUF[65]
                                                                      r  result__OBUF[65]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.628 r  result__OBUF[65]_inst/O
                         net (fo=0)                   0.000    12.628    result_[65]
                                                                      r  result_[65] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            result_[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.573ns  (logic 7.813ns (62.143%)  route 4.760ns (37.857%))
  Logic Levels:           18  (CARRY4=9 IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.383 r  result__OBUF[63]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452     8.835    _remainder___1__h2663[30]
                                                                      r  result__OBUF[62]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     9.136 r  result__OBUF[62]_inst_i_1/O
                         net (fo=2, unplaced)         0.803     9.939    result__OBUF[62]
                                                                      r  result__OBUF[62]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.573 r  result__OBUF[62]_inst/O
                         net (fo=0)                   0.000    12.573    result_[62]
                                                                      r  result_[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            result_[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.533ns  (logic 7.777ns (62.054%)  route 4.756ns (37.946%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.269 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.735    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.042 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.472    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.596 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.596    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.129 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.129    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.361 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.142    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.463 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.463    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.010 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.010    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.341 r  result__OBUF[59]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448     8.789    _remainder___1__h2663[27]
                                                                      r  result__OBUF[59]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     9.096 r  result__OBUF[59]_inst_i_1/O
                         net (fo=2, unplaced)         0.803     9.899    result__OBUF[59]
                                                                      r  result__OBUF[59]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.533 r  result__OBUF[59]_inst/O
                         net (fo=0)                   0.000    12.533    result_[59]
                                                                      r  result_[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            result_[64]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.519ns  (logic 7.900ns (63.105%)  route 4.619ns (36.895%))
  Logic Levels:           19  (CARRY4=10 IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  result__OBUF[63]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.244    result__OBUF[63]_inst_i_2_n_0
                                                                      r  result__OBUF[65]_inst_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.476 r  result__OBUF[65]_inst_i_6/O[0]
                         net (fo=1, unplaced)         0.311     8.787    _remainder___1__h2663[32]
                                                                      r  result__OBUF[64]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     9.082 r  result__OBUF[64]_inst_i_1/O
                         net (fo=2, unplaced)         0.803     9.885    result__OBUF[64]
                                                                      r  result__OBUF[64]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.519 r  result__OBUF[64]_inst/O
                         net (fo=0)                   0.000    12.519    result_[64]
                                                                      r  result_[64] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            result_[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.519ns  (logic 7.899ns (63.098%)  route 4.620ns (36.902%))
  Logic Levels:           18  (CARRY4=9 IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.464 r  result__OBUF[63]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312     8.776    _remainder___1__h2663[29]
                                                                      r  result__OBUF[61]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     9.082 r  result__OBUF[61]_inst_i_1/O
                         net (fo=2, unplaced)         0.803     9.885    result__OBUF[61]
                                                                      r  result__OBUF[61]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.519 r  result__OBUF[61]_inst/O
                         net (fo=0)                   0.000    12.519    result_[61]
                                                                      r  result_[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            result_[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.456ns  (logic 7.696ns (61.787%)  route 4.760ns (38.213%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.269 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.735    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.042 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.472    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.596 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.596    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.129 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.129    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.361 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.142    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.463 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.463    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.010 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.010    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.266 r  result__OBUF[59]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452     8.718    _remainder___1__h2663[26]
                                                                      r  result__OBUF[58]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     9.019 r  result__OBUF[58]_inst_i_1/O
                         net (fo=2, unplaced)         0.803     9.822    result__OBUF[58]
                                                                      r  result__OBUF[58]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.456 r  result__OBUF[58]_inst/O
                         net (fo=0)                   0.000    12.456    result_[58]
                                                                      r  result_[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            result_[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.416ns  (logic 7.660ns (61.696%)  route 4.756ns (38.304%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.152 r  result__OBUF[48]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.618    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[44]
                                                                      r  result__OBUF[48]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     4.925 r  result__OBUF[48]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.355    result__OBUF[48]_inst_i_5_n_0
                                                                      r  result__OBUF[48]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.479 r  result__OBUF[48]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.479    result__OBUF[48]_inst_i_9_n_0
                                                                      r  result__OBUF[48]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.012 r  result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.012    result__OBUF[48]_inst_i_2_n_0
                                                                      r  result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.244 r  result__OBUF[52]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.025    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[49]
                                                                      r  result__OBUF[51]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.346 r  result__OBUF[51]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.346    _remainder__h2491[17]
                                                                      r  result__OBUF[51]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     7.893 r  result__OBUF[51]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.893    result__OBUF[51]_inst_i_2_n_0
                                                                      r  result__OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.224 r  result__OBUF[55]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448     8.672    _remainder___1__h2663[23]
                                                                      r  result__OBUF[55]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     8.979 r  result__OBUF[55]_inst_i_1/O
                         net (fo=2, unplaced)         0.803     9.782    result__OBUF[55]
                                                                      r  result__OBUF[55]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.416 r  result__OBUF[55]_inst/O
                         net (fo=0)                   0.000    12.416    result_[55]
                                                                      r  result_[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            result_[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.402ns  (logic 7.783ns (62.757%)  route 4.619ns (37.243%))
  Logic Levels:           18  (CARRY4=9 IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.359 r  result__OBUF[63]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.311     8.670    _remainder___1__h2663[28]
                                                                      r  result__OBUF[60]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     8.965 r  result__OBUF[60]_inst_i_1/O
                         net (fo=2, unplaced)         0.803     9.768    result__OBUF[60]
                                                                      r  result__OBUF[60]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.402 r  result__OBUF[60]_inst/O
                         net (fo=0)                   0.000    12.402    result_[60]
                                                                      r  result_[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            result_[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.402ns  (logic 7.782ns (62.749%)  route 4.620ns (37.251%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.269 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.735    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.042 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.472    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.596 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.596    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.129 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.129    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.361 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.142    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.463 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.463    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.010 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.010    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.347 r  result__OBUF[59]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312     8.659    _remainder___1__h2663[25]
                                                                      r  result__OBUF[57]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     8.965 r  result__OBUF[57]_inst_i_1/O
                         net (fo=2, unplaced)         0.803     9.768    result__OBUF[57]
                                                                      r  result__OBUF[57]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.402 r  result__OBUF[57]_inst/O
                         net (fo=0)                   0.000    12.402    result_[57]
                                                                      r  result_[57] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            result_[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      f  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      f  result__OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.584 r  result__OBUF[16]_inst_i_1/O
                         net (fo=2, unplaced)         0.338     0.922    result__OBUF[16]
                                                                      r  result__OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  result__OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.073    result_[16]
                                                                      r  result_[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            result_[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      r  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      r  result__OBUF[1]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  result__OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.338     0.922    result__OBUF[1]
                                                                      r  result__OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  result__OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.073    result_[1]
                                                                      r  result_[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _inputs__denominator[0]
                            (input port)
  Destination:            result_[66]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _inputs__denominator[0] (IN)
                         net (fo=0)                   0.000     0.000    _inputs__denominator[0]
                                                                      r  _inputs__denominator_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _inputs__denominator_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.338     0.539    _inputs__denominator_IBUF[0]
                                                                      r  result__OBUF[66]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  result__OBUF[66]_inst_i_1/O
                         net (fo=2, unplaced)         0.338     0.922    result__OBUF[66]
                                                                      r  result__OBUF[66]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  result__OBUF[66]_inst/O
                         net (fo=0)                   0.000     2.073    result_[66]
                                                                      r  result_[66] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            result_[67]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      r  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      r  result__OBUF[67]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.584 r  result__OBUF[67]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     0.922    result__OBUF[67]
                                                                      r  result__OBUF[67]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  result__OBUF[67]_inst/O
                         net (fo=0)                   0.000     2.073    result_[67]
                                                                      r  result_[67] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _inputs__denominator[2]
                            (input port)
  Destination:            result_[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _inputs__denominator[2] (IN)
                         net (fo=0)                   0.000     0.000    _inputs__denominator[2]
                                                                      r  _inputs__denominator_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _inputs__denominator_IBUF[2]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _inputs__denominator_IBUF[2]
                                                                      r  result__OBUF[68]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  result__OBUF[68]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     0.922    result__OBUF[68]
                                                                      r  result__OBUF[68]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  result__OBUF[68]_inst/O
                         net (fo=0)                   0.000     2.073    result_[68]
                                                                      r  result_[68] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            result_[69]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      r  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      r  result__OBUF[69]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.584 r  result__OBUF[69]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     0.922    result__OBUF[69]
                                                                      r  result__OBUF[69]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  result__OBUF[69]_inst/O
                         net (fo=0)                   0.000     2.073    result_[69]
                                                                      r  result_[69] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _inputs__denominator[4]
                            (input port)
  Destination:            result_[70]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _inputs__denominator[4] (IN)
                         net (fo=0)                   0.000     0.000    _inputs__denominator[4]
                                                                      r  _inputs__denominator_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _inputs__denominator_IBUF[4]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _inputs__denominator_IBUF[4]
                                                                      r  result__OBUF[70]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  result__OBUF[70]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     0.922    result__OBUF[70]
                                                                      r  result__OBUF[70]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  result__OBUF[70]_inst/O
                         net (fo=0)                   0.000     2.073    result_[70]
                                                                      r  result_[70] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            result_[71]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      r  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      r  result__OBUF[71]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.584 r  result__OBUF[71]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     0.922    result__OBUF[71]
                                                                      r  result__OBUF[71]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  result__OBUF[71]_inst/O
                         net (fo=0)                   0.000     2.073    result_[71]
                                                                      r  result_[71] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _inputs__denominator[6]
                            (input port)
  Destination:            result_[72]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _inputs__denominator[6] (IN)
                         net (fo=0)                   0.000     0.000    _inputs__denominator[6]
                                                                      r  _inputs__denominator_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _inputs__denominator_IBUF[6]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _inputs__denominator_IBUF[6]
                                                                      r  result__OBUF[72]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  result__OBUF[72]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     0.922    result__OBUF[72]
                                                                      r  result__OBUF[72]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  result__OBUF[72]_inst/O
                         net (fo=0)                   0.000     2.073    result_[72]
                                                                      r  result_[72] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            result_[73]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      r  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      r  result__OBUF[73]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.584 r  result__OBUF[73]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     0.922    result__OBUF[73]
                                                                      r  result__OBUF[73]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  result__OBUF[73]_inst/O
                         net (fo=0)                   0.000     2.073    result_[73]
                                                                      r  result_[73] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.666ns  (logic 7.696ns (60.762%)  route 4.970ns (39.238%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.928 r  result__OBUF[63]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448    11.376    _remainder___1__h2663[31]
                                                                      r  result__OBUF[63]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.683 r  result__OBUF[63]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    12.486    result__OBUF[63]
                                                                      r  result__OBUF[63]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.120 r  result__OBUF[63]_inst/O
                         net (fo=0)                   0.000    15.120    result_[63]
                                                                      r  result_[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[65]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.644ns  (logic 7.810ns (61.769%)  route 4.834ns (38.231%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.714 r  result__OBUF[63]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.714    result__OBUF[63]_inst_i_2_n_0
                                                                      r  result__OBUF[65]_inst_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.051 r  result__OBUF[65]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.312    11.363    _remainder___1__h2663[33]
                                                                      r  result__OBUF[65]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.298    11.661 r  result__OBUF[65]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    12.464    result__OBUF[65]
                                                                      r  result__OBUF[65]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.098 r  result__OBUF[65]_inst/O
                         net (fo=0)                   0.000    15.098    result_[65]
                                                                      r  result_[65] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.589ns  (logic 7.615ns (60.490%)  route 4.974ns (39.510%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.853 r  result__OBUF[63]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.305    _remainder___1__h2663[30]
                                                                      r  result__OBUF[62]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    11.606 r  result__OBUF[62]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    12.409    result__OBUF[62]
                                                                      r  result__OBUF[62]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.043 r  result__OBUF[62]_inst/O
                         net (fo=0)                   0.000    15.043    result_[62]
                                                                      r  result_[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.549ns  (logic 7.579ns (60.396%)  route 4.970ns (39.604%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.739 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.205    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.512 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     7.942    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.066 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.066    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.599 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.599    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.831 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.612    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     9.933 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     9.933    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.480 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.480    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.811 r  result__OBUF[59]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448    11.259    _remainder___1__h2663[27]
                                                                      r  result__OBUF[59]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.566 r  result__OBUF[59]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    12.369    result__OBUF[59]
                                                                      r  result__OBUF[59]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.003 r  result__OBUF[59]_inst/O
                         net (fo=0)                   0.000    15.003    result_[59]
                                                                      r  result_[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[64]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.535ns  (logic 7.702ns (61.444%)  route 4.833ns (38.556%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.714 r  result__OBUF[63]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.714    result__OBUF[63]_inst_i_2_n_0
                                                                      r  result__OBUF[65]_inst_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.946 r  result__OBUF[65]_inst_i_6/O[0]
                         net (fo=1, unplaced)         0.311    11.257    _remainder___1__h2663[32]
                                                                      r  result__OBUF[64]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    11.552 r  result__OBUF[64]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    12.355    result__OBUF[64]
                                                                      r  result__OBUF[64]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.989 r  result__OBUF[64]_inst/O
                         net (fo=0)                   0.000    14.989    result_[64]
                                                                      r  result_[64] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.535ns  (logic 7.701ns (61.436%)  route 4.834ns (38.564%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.934 r  result__OBUF[63]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.246    _remainder___1__h2663[29]
                                                                      r  result__OBUF[61]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    11.552 r  result__OBUF[61]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    12.355    result__OBUF[61]
                                                                      r  result__OBUF[61]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.989 r  result__OBUF[61]_inst/O
                         net (fo=0)                   0.000    14.989    result_[61]
                                                                      r  result_[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.472ns  (logic 7.498ns (60.119%)  route 4.974ns (39.881%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.739 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.205    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.512 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     7.942    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.066 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.066    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.599 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.599    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.831 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.612    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     9.933 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     9.933    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.480 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.480    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.736 r  result__OBUF[59]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.188    _remainder___1__h2663[26]
                                                                      r  result__OBUF[58]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    11.489 r  result__OBUF[58]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    12.292    result__OBUF[58]
                                                                      r  result__OBUF[58]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.926 r  result__OBUF[58]_inst/O
                         net (fo=0)                   0.000    14.926    result_[58]
                                                                      r  result_[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.432ns  (logic 7.462ns (60.023%)  route 4.970ns (39.977%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.622 r  result__OBUF[48]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.088    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[44]
                                                                      r  result__OBUF[48]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.395 r  result__OBUF[48]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     7.825    result__OBUF[48]_inst_i_5_n_0
                                                                      r  result__OBUF[48]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.949 r  result__OBUF[48]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     7.949    result__OBUF[48]_inst_i_9_n_0
                                                                      r  result__OBUF[48]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.482 r  result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.482    result__OBUF[48]_inst_i_2_n_0
                                                                      r  result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.714 r  result__OBUF[52]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.495    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[49]
                                                                      r  result__OBUF[51]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     9.816 r  result__OBUF[51]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     9.816    _remainder__h2491[17]
                                                                      r  result__OBUF[51]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.363 r  result__OBUF[51]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.363    result__OBUF[51]_inst_i_2_n_0
                                                                      r  result__OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.694 r  result__OBUF[55]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448    11.142    _remainder___1__h2663[23]
                                                                      r  result__OBUF[55]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.449 r  result__OBUF[55]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    12.252    result__OBUF[55]
                                                                      r  result__OBUF[55]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.886 r  result__OBUF[55]_inst/O
                         net (fo=0)                   0.000    14.886    result_[55]
                                                                      r  result_[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.418ns  (logic 7.585ns (61.081%)  route 4.833ns (38.919%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.525 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.525    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.856 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.322    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.629 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     8.059    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.183 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.183    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.716 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.716    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.948 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.729    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321    10.050 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.050    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.597 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.597    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.829 r  result__OBUF[63]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.140    _remainder___1__h2663[28]
                                                                      r  result__OBUF[60]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    11.435 r  result__OBUF[60]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    12.238    result__OBUF[60]
                                                                      r  result__OBUF[60]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.872 r  result__OBUF[60]_inst/O
                         net (fo=0)                   0.000    14.872    result_[60]
                                                                      r  result_[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.418ns  (logic 7.584ns (61.073%)  route 4.834ns (38.927%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_state_reg[5]/Q
                         net (fo=9, unplaced)         0.511     3.443    uut_rg_state[5]
                                                                      r  result__OBUF[97]_inst_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.738 f  result__OBUF[97]_inst_i_3/O
                         net (fo=18, unplaced)        0.506     4.244    result__OBUF[97]_inst_i_3_n_0
                                                                      f  result__OBUF[97]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.368 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     4.944    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.068 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     5.517    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.641 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     5.641    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.174    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.291    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.408 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     6.408    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.739 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     7.205    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     7.512 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     7.942    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.066 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     8.066    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.599 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.599    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.831 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     9.612    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     9.933 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     9.933    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    10.480 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.480    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.817 r  result__OBUF[59]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.129    _remainder___1__h2663[25]
                                                                      r  result__OBUF[57]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    11.435 r  result__OBUF[57]_inst_i_1/O
                         net (fo=2, unplaced)         0.803    12.238    result__OBUF[57]
                                                                      r  result__OBUF[57]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.872 r  result__OBUF[57]_inst/O
                         net (fo=0)                   0.000    14.872    result_[57]
                                                                      r  result_[57] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_rg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY__inputs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.396ns (74.241%)  route 0.484ns (25.759%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_state_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.971    uut_rg_state[1]
                                                                      f  RDY__inputs_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.069 r  RDY__inputs_OBUF_inst_i_1/O
                         net (fo=18, unplaced)        0.338     1.408    RDY__inputs_OBUF
                                                                      r  RDY__inputs_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.559 r  RDY__inputs_OBUF_inst/O
                         net (fo=0)                   0.000     2.559    RDY__inputs
                                                                      r  RDY__inputs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_inter_stage_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[97]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.396ns (71.951%)  route 0.544ns (28.049%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[97]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[97]/Q
                         net (fo=3, unplaced)         0.206     1.031    uut_rg_inter_stage[97]
                                                                      r  result__OBUF[97]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.129 r  result__OBUF[97]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     1.468    result__OBUF[97]
                                                                      r  result__OBUF[97]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.619 r  result__OBUF[97]_inst/O
                         net (fo=0)                   0.000     2.619    result_[97]
                                                                      r  result_[97] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_inter_stage_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[69]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.396ns (71.857%)  route 0.547ns (28.143%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[69]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[69]
                                                                      r  result__OBUF[69]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[69]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     1.470    result__OBUF[69]
                                                                      r  result__OBUF[69]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.621 r  result__OBUF[69]_inst/O
                         net (fo=0)                   0.000     2.621    result_[69]
                                                                      r  result_[69] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_inter_stage_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[71]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.396ns (71.857%)  route 0.547ns (28.143%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[71]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[71]
                                                                      r  result__OBUF[71]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[71]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     1.470    result__OBUF[71]
                                                                      r  result__OBUF[71]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.621 r  result__OBUF[71]_inst/O
                         net (fo=0)                   0.000     2.621    result_[71]
                                                                      r  result_[71] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_inter_stage_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[73]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.396ns (71.857%)  route 0.547ns (28.143%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[73]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[73]
                                                                      r  result__OBUF[73]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[73]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     1.470    result__OBUF[73]
                                                                      r  result__OBUF[73]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.621 r  result__OBUF[73]_inst/O
                         net (fo=0)                   0.000     2.621    result_[73]
                                                                      r  result_[73] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_inter_stage_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[75]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.396ns (71.857%)  route 0.547ns (28.143%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[75]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[75]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[75]
                                                                      r  result__OBUF[75]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[75]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     1.470    result__OBUF[75]
                                                                      r  result__OBUF[75]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.621 r  result__OBUF[75]_inst/O
                         net (fo=0)                   0.000     2.621    result_[75]
                                                                      r  result_[75] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_inter_stage_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[77]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.396ns (71.857%)  route 0.547ns (28.143%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[77]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[77]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[77]
                                                                      r  result__OBUF[77]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[77]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     1.470    result__OBUF[77]
                                                                      r  result__OBUF[77]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.621 r  result__OBUF[77]_inst/O
                         net (fo=0)                   0.000     2.621    result_[77]
                                                                      r  result_[77] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_inter_stage_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[79]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.396ns (71.857%)  route 0.547ns (28.143%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[79]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[79]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[79]
                                                                      r  result__OBUF[79]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[79]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     1.470    result__OBUF[79]
                                                                      r  result__OBUF[79]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.621 r  result__OBUF[79]_inst/O
                         net (fo=0)                   0.000     2.621    result_[79]
                                                                      r  result_[79] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_inter_stage_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[81]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.396ns (71.857%)  route 0.547ns (28.143%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[81]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[81]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[81]
                                                                      r  result__OBUF[81]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[81]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     1.470    result__OBUF[81]
                                                                      r  result__OBUF[81]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.621 r  result__OBUF[81]_inst/O
                         net (fo=0)                   0.000     2.621    result_[81]
                                                                      r  result_[81] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_inter_stage_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_[83]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.396ns (71.857%)  route 0.547ns (28.143%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[83]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_inter_stage_reg[83]/Q
                         net (fo=4, unplaced)         0.208     1.034    uut_rg_inter_stage[83]
                                                                      r  result__OBUF[83]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.132 r  result__OBUF[83]_inst_i_1/O
                         net (fo=3, unplaced)         0.338     1.470    result__OBUF[83]
                                                                      r  result__OBUF[83]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.621 r  result__OBUF[83]_inst/O
                         net (fo=0)                   0.000     2.621    result_[83]
                                                                      r  result_[83] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_inter_stage_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.213ns  (logic 5.260ns (57.095%)  route 3.953ns (42.905%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.458 r  result__OBUF[63]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448     8.906    _remainder___1__h2663[31]
                                                                      r  result__OBUF[63]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     9.213 r  result__OBUF[63]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     9.213    result__OBUF[63]
                         FDRE                                         r  uut_rg_inter_stage_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[63]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_inter_stage_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.191ns  (logic 5.374ns (58.472%)  route 3.817ns (41.528%))
  Logic Levels:           18  (CARRY4=10 IBUF=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  result__OBUF[63]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.244    result__OBUF[63]_inst_i_2_n_0
                                                                      r  result__OBUF[65]_inst_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.581 r  result__OBUF[65]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.312     8.893    _remainder___1__h2663[33]
                                                                      r  result__OBUF[65]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.298     9.191 r  result__OBUF[65]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     9.191    result__OBUF[65]
                         FDRE                                         r  uut_rg_inter_stage_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[65]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_inter_stage_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.136ns  (logic 5.179ns (56.689%)  route 3.957ns (43.311%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.383 r  result__OBUF[63]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452     8.835    _remainder___1__h2663[30]
                                                                      r  result__OBUF[62]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     9.136 r  result__OBUF[62]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     9.136    result__OBUF[62]
                         FDRE                                         r  uut_rg_inter_stage_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[62]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_inter_stage_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.096ns  (logic 5.143ns (56.543%)  route 3.953ns (43.457%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.269 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.735    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.042 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.472    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.596 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.596    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.129 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.129    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.361 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.142    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.463 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.463    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.010 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.010    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.341 r  result__OBUF[59]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448     8.789    _remainder___1__h2663[27]
                                                                      r  result__OBUF[59]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     9.096 r  result__OBUF[59]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     9.096    result__OBUF[59]
                         FDRE                                         r  uut_rg_inter_stage_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[59]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_inter_stage_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.082ns  (logic 5.266ns (57.984%)  route 3.816ns (42.016%))
  Logic Levels:           18  (CARRY4=10 IBUF=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.244 r  result__OBUF[63]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.244    result__OBUF[63]_inst_i_2_n_0
                                                                      r  result__OBUF[65]_inst_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.476 r  result__OBUF[65]_inst_i_6/O[0]
                         net (fo=1, unplaced)         0.311     8.787    _remainder___1__h2663[32]
                                                                      r  result__OBUF[64]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     9.082 r  result__OBUF[64]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     9.082    result__OBUF[64]
                         FDRE                                         r  uut_rg_inter_stage_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[64]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_inter_stage_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.082ns  (logic 5.265ns (57.973%)  route 3.817ns (42.027%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.464 r  result__OBUF[63]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312     8.776    _remainder___1__h2663[29]
                                                                      r  result__OBUF[61]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     9.082 r  result__OBUF[61]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     9.082    result__OBUF[61]
                         FDRE                                         r  uut_rg_inter_stage_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[61]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_inter_stage_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.019ns  (logic 5.062ns (56.128%)  route 3.957ns (43.872%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.269 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.735    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.042 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.472    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.596 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.596    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.129 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.129    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.361 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.142    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.463 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.463    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.010 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.010    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.266 r  result__OBUF[59]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452     8.718    _remainder___1__h2663[26]
                                                                      r  result__OBUF[58]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     9.019 r  result__OBUF[58]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     9.019    result__OBUF[58]
                         FDRE                                         r  uut_rg_inter_stage_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[58]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_inter_stage_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.979ns  (logic 5.026ns (55.977%)  route 3.953ns (44.023%))
  Logic Levels:           15  (CARRY4=7 IBUF=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.152 r  result__OBUF[48]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.618    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[44]
                                                                      r  result__OBUF[48]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     4.925 r  result__OBUF[48]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.355    result__OBUF[48]_inst_i_5_n_0
                                                                      r  result__OBUF[48]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.479 r  result__OBUF[48]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.479    result__OBUF[48]_inst_i_9_n_0
                                                                      r  result__OBUF[48]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.012 r  result__OBUF[48]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.012    result__OBUF[48]_inst_i_2_n_0
                                                                      r  result__OBUF[52]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.244 r  result__OBUF[52]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.025    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[49]
                                                                      r  result__OBUF[51]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.346 r  result__OBUF[51]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.346    _remainder__h2491[17]
                                                                      r  result__OBUF[51]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     7.893 r  result__OBUF[51]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.893    result__OBUF[51]_inst_i_2_n_0
                                                                      r  result__OBUF[55]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.224 r  result__OBUF[55]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.448     8.672    _remainder___1__h2663[23]
                                                                      r  result__OBUF[55]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     8.979 r  result__OBUF[55]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     8.979    result__OBUF[55]
                         FDRE                                         r  uut_rg_inter_stage_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[55]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_inter_stage_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.965ns  (logic 5.149ns (57.436%)  route 3.816ns (42.564%))
  Logic Levels:           17  (CARRY4=9 IBUF=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  result__OBUF[52]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.055    result__OBUF[52]_inst_i_13_n_0
                                                                      r  result__OBUF[56]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.386 r  result__OBUF[56]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.852    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[52]
                                                                      r  result__OBUF[56]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.159 r  result__OBUF[56]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.589    result__OBUF[56]_inst_i_5_n_0
                                                                      r  result__OBUF[56]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.713 r  result__OBUF[56]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.713    result__OBUF[56]_inst_i_9_n_0
                                                                      r  result__OBUF[56]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.246 r  result__OBUF[56]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.246    result__OBUF[56]_inst_i_2_n_0
                                                                      r  result__OBUF[60]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.478 r  result__OBUF[60]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.259    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[57]
                                                                      r  result__OBUF[59]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.580 r  result__OBUF[59]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.580    _remainder__h2491[25]
                                                                      r  result__OBUF[59]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.127 r  result__OBUF[59]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.127    result__OBUF[59]_inst_i_2_n_0
                                                                      r  result__OBUF[63]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.359 r  result__OBUF[63]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.311     8.670    _remainder___1__h2663[28]
                                                                      r  result__OBUF[60]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     8.965 r  result__OBUF[60]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     8.965    result__OBUF[60]
                         FDRE                                         r  uut_rg_inter_stage_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[60]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_inter_stage_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.965ns  (logic 5.148ns (57.425%)  route 3.817ns (42.575%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=28, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  result__OBUF[97]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.898 r  result__OBUF[97]_inst_i_2/O
                         net (fo=300, unplaced)       0.576     2.474    result__OBUF[97]_inst_i_2_n_0
                                                                      r  result__OBUF[40]_inst_i_34/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.598 r  result__OBUF[40]_inst_i_34/O
                         net (fo=1, unplaced)         0.449     3.047    result__OBUF[40]_inst_i_34_n_0
                                                                      r  result__OBUF[40]_inst_i_25/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.171 r  result__OBUF[40]_inst_i_25/O
                         net (fo=1, unplaced)         0.000     3.171    result__OBUF[40]_inst_i_25_n_0
                                                                      r  result__OBUF[40]_inst_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.704 r  result__OBUF[40]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.704    result__OBUF[40]_inst_i_13_n_0
                                                                      r  result__OBUF[44]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  result__OBUF[44]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.821    result__OBUF[44]_inst_i_13_n_0
                                                                      r  result__OBUF[48]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  result__OBUF[48]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.938    result__OBUF[48]_inst_i_13_n_0
                                                                      r  result__OBUF[52]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.269 r  result__OBUF[52]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.466     4.735    ab14_BITS_99_TO_2_BITS_64_TO_0_CONCAT_0_MINUS__ETC__q3[48]
                                                                      r  result__OBUF[52]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     5.042 r  result__OBUF[52]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     5.472    result__OBUF[52]_inst_i_5_n_0
                                                                      r  result__OBUF[52]_inst_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.596 r  result__OBUF[52]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     5.596    result__OBUF[52]_inst_i_9_n_0
                                                                      r  result__OBUF[52]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.129 r  result__OBUF[52]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.129    result__OBUF[52]_inst_i_2_n_0
                                                                      r  result__OBUF[56]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.361 r  result__OBUF[56]_inst_i_2/O[0]
                         net (fo=3, unplaced)         0.781     7.142    IF_IF_uut_wfn_divide_step_arg_whas__3_THEN_NOT_ETC__q60_out[53]
                                                                      r  result__OBUF[55]_inst_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     7.463 r  result__OBUF[55]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.463    _remainder__h2491[21]
                                                                      r  result__OBUF[55]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     8.010 r  result__OBUF[55]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.010    result__OBUF[55]_inst_i_2_n_0
                                                                      r  result__OBUF[59]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.347 r  result__OBUF[59]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312     8.659    _remainder___1__h2663[25]
                                                                      r  result__OBUF[57]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     8.965 r  result__OBUF[57]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     8.965    result__OBUF[57]
                         FDRE                                         r  uut_rg_inter_stage_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[57]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            uut_rg_inter_stage_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      f  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      f  result__OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.584 r  result__OBUF[16]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     0.584    result__OBUF[16]
                         FDRE                                         r  uut_rg_inter_stage_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[16]/C

Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            uut_rg_inter_stage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      r  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      r  result__OBUF[1]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  result__OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     0.584    result__OBUF[1]
                         FDRE                                         r  uut_rg_inter_stage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[1]/C

Slack:                    inf
  Source:                 _inputs__denominator[0]
                            (input port)
  Destination:            uut_rg_inter_stage_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _inputs__denominator[0] (IN)
                         net (fo=0)                   0.000     0.000    _inputs__denominator[0]
                                                                      r  _inputs__denominator_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _inputs__denominator_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.338     0.539    _inputs__denominator_IBUF[0]
                                                                      r  result__OBUF[66]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  result__OBUF[66]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     0.584    result__OBUF[66]
                         FDRE                                         r  uut_rg_inter_stage_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[66]/C

Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            uut_rg_inter_stage_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      r  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      r  result__OBUF[67]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.584 r  result__OBUF[67]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     0.584    result__OBUF[67]
                         FDRE                                         r  uut_rg_inter_stage_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[67]/C

Slack:                    inf
  Source:                 _inputs__denominator[2]
                            (input port)
  Destination:            uut_rg_inter_stage_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _inputs__denominator[2] (IN)
                         net (fo=0)                   0.000     0.000    _inputs__denominator[2]
                                                                      r  _inputs__denominator_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _inputs__denominator_IBUF[2]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _inputs__denominator_IBUF[2]
                                                                      r  result__OBUF[68]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  result__OBUF[68]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     0.584    result__OBUF[68]
                         FDRE                                         r  uut_rg_inter_stage_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[68]/C

Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            uut_rg_inter_stage_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      r  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      r  result__OBUF[69]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.584 r  result__OBUF[69]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     0.584    result__OBUF[69]
                         FDRE                                         r  uut_rg_inter_stage_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[69]/C

Slack:                    inf
  Source:                 _inputs__denominator[4]
                            (input port)
  Destination:            uut_rg_inter_stage_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _inputs__denominator[4] (IN)
                         net (fo=0)                   0.000     0.000    _inputs__denominator[4]
                                                                      r  _inputs__denominator_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _inputs__denominator_IBUF[4]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _inputs__denominator_IBUF[4]
                                                                      r  result__OBUF[70]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  result__OBUF[70]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     0.584    result__OBUF[70]
                         FDRE                                         r  uut_rg_inter_stage_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[70]/C

Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            uut_rg_inter_stage_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      r  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      r  result__OBUF[71]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.584 r  result__OBUF[71]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     0.584    result__OBUF[71]
                         FDRE                                         r  uut_rg_inter_stage_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[71]/C

Slack:                    inf
  Source:                 _inputs__denominator[6]
                            (input port)
  Destination:            uut_rg_inter_stage_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _inputs__denominator[6] (IN)
                         net (fo=0)                   0.000     0.000    _inputs__denominator[6]
                                                                      r  _inputs__denominator_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _inputs__denominator_IBUF[6]_inst/O
                         net (fo=6, unplaced)         0.338     0.539    _inputs__denominator_IBUF[6]
                                                                      r  result__OBUF[72]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  result__OBUF[72]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     0.584    result__OBUF[72]
                         FDRE                                         r  uut_rg_inter_stage_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[72]/C

Slack:                    inf
  Source:                 EN__inputs
                            (input port)
  Destination:            uut_rg_inter_stage_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.001%)  route 0.338ns (57.999%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__inputs (IN)
                         net (fo=0)                   0.000     0.000    EN__inputs
                                                                      r  EN__inputs_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__inputs_IBUF_inst/O
                         net (fo=303, unplaced)       0.338     0.539    EN__inputs_IBUF
                                                                      r  result__OBUF[73]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.045     0.584 r  result__OBUF[73]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     0.584    result__OBUF[73]
                         FDRE                                         r  uut_rg_inter_stage_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_inter_stage_reg[73]/C





