Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Mar 30 16:33:50 2021
| Host         : me4166-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file eggtimer_timing_summary_routed.rpt -rpx eggtimer_timing_summary_routed.rpx
| Design       : eggtimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: enable (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_1Hz/CLKOUT_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_500Hz/CLKOUT_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cnt_down/seconds_counter/threshold_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dbm/db_out_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dbs/db_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 93 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.370        0.000                      0                  207        0.057        0.000                      0                  207        3.000        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.370        0.000                      0                  207        0.375        0.000                      0                  207       13.360        0.000                       0                    95  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.399        0.000                      0                  207        0.375        0.000                      0                  207       13.360        0.000                       0                    95  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.370        0.000                      0                  207        0.057        0.000                      0                  207  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.370        0.000                      0                  207        0.057        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.370ns  (required time - arrival time)
  Source:                 dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.998ns (38.048%)  route 3.253ns (61.952%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y99          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           1.574     1.215    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.339 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     1.339    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.871 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.872    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.986    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.100 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.100    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.335 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.873     3.208    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/s[12]
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.299     3.507 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.806     4.313    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     4.437    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X6Y100         FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.588   198.567    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y100         FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)        0.077   198.807    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                        198.807    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                194.370    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[0]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[1]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[3]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.474ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.828ns (15.885%)  route 4.384ns (84.115%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.800     4.275    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     4.399 r  clk_500Hz/CLKOUT_i_1__1/O
                         net (fo=1, routed)           0.000     4.399    clk_500Hz/CLKOUT_i_1__1_n_0
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.029   198.873    clk_500Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                        198.873    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                194.474    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[21]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[22]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[23]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.114%)  route 0.281ns (54.886%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clk_1Hz/count_reg[6]/Q
                         net (fo=2, routed)           0.068    -0.352    clk_1Hz/count_reg[6]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.213    -0.094    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I3_O)        0.045    -0.049 r  clk_1Hz/CLKOUT_i_1__0/O
                         net (fo=1, routed)           0.000    -0.049    clk_1Hz/CLKOUT_i_1__0_n_0
    SLICE_X6Y97          FDRE                                         r  clk_1Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X6Y97          FDRE                                         r  clk_1Hz/CLKOUT_reg/C
                         clock pessimism              0.254    -0.544    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120    -0.424    clk_1Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbs/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.212ns (38.570%)  route 0.338ns (61.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.570    -0.594    dbs/clk_out1
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  dbs/db_out_reg/Q
                         net (fo=7, routed)           0.338    -0.093    dbs/CLK
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.048    -0.045 r  dbs/db_out_i_1/O
                         net (fo=1, routed)           0.000    -0.045    dbs/db_out_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.841    -0.832    dbs/clk_out1
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/C
                         clock pessimism              0.238    -0.594    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.133    -0.461    dbs/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[11]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[9]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[13]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[14]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[15]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y97      clk_1Hz/CLKOUT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y96      clk_1Hz/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y96      clk_1Hz/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y96      clk_1Hz/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y93      clk_1Hz/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y93      clk_1Hz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y93      clk_1Hz/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y97      clk_1Hz/CLKOUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y97      clk_1Hz/CLKOUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.399ns  (required time - arrival time)
  Source:                 dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.998ns (38.048%)  route 3.253ns (61.952%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y99          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           1.574     1.215    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.339 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     1.339    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.871 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.872    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.986    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.100 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.100    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.335 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.873     3.208    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/s[12]
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.299     3.507 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.806     4.313    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     4.437    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X6Y100         FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.588   198.567    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y100         FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.289   198.758    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)        0.077   198.835    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                        198.835    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                194.399    

Slack (MET) :             194.491ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[0]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.443    clk_500Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.443    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.491    

Slack (MET) :             194.491ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[1]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.443    clk_500Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.443    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.491    

Slack (MET) :             194.491ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.443    clk_500Hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.443    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.491    

Slack (MET) :             194.491ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[3]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.443    clk_500Hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.443    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.491    

Slack (MET) :             194.502ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.828ns (15.885%)  route 4.384ns (84.115%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.800     4.275    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     4.399 r  clk_500Hz/CLKOUT_i_1__1/O
                         net (fo=1, routed)           0.000     4.399    clk_500Hz/CLKOUT_i_1__1_n_0
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.029   198.901    clk_500Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                194.502    

Slack (MET) :             194.549ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.442    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.549    

Slack (MET) :             194.549ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[21]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.442    clk_1Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.549    

Slack (MET) :             194.549ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[22]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.442    clk_1Hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.549    

Slack (MET) :             194.549ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[23]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.442    clk_1Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.114%)  route 0.281ns (54.886%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clk_1Hz/count_reg[6]/Q
                         net (fo=2, routed)           0.068    -0.352    clk_1Hz/count_reg[6]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.213    -0.094    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I3_O)        0.045    -0.049 r  clk_1Hz/CLKOUT_i_1__0/O
                         net (fo=1, routed)           0.000    -0.049    clk_1Hz/CLKOUT_i_1__0_n_0
    SLICE_X6Y97          FDRE                                         r  clk_1Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X6Y97          FDRE                                         r  clk_1Hz/CLKOUT_reg/C
                         clock pessimism              0.254    -0.544    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120    -0.424    clk_1Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbs/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.212ns (38.570%)  route 0.338ns (61.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.570    -0.594    dbs/clk_out1
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  dbs/db_out_reg/Q
                         net (fo=7, routed)           0.338    -0.093    dbs/CLK
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.048    -0.045 r  dbs/db_out_i_1/O
                         net (fo=1, routed)           0.000    -0.045    dbs/db_out_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.841    -0.832    dbs/clk_out1
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/C
                         clock pessimism              0.238    -0.594    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.133    -0.461    dbs/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[11]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[9]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[13]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[14]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[15]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018    -0.310    clk_500Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y97      clk_1Hz/CLKOUT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y96      clk_1Hz/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y96      clk_1Hz/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y96      clk_1Hz/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y93      clk_1Hz/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y93      clk_1Hz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y93      clk_1Hz/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y97      clk_1Hz/CLKOUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y97      clk_1Hz/CLKOUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.370ns  (required time - arrival time)
  Source:                 dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.998ns (38.048%)  route 3.253ns (61.952%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y99          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           1.574     1.215    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.339 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     1.339    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.871 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.872    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.986    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.100 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.100    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.335 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.873     3.208    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/s[12]
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.299     3.507 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.806     4.313    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     4.437    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X6Y100         FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.588   198.567    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y100         FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)        0.077   198.807    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                        198.807    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                194.370    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[0]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[1]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[3]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.474ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.828ns (15.885%)  route 4.384ns (84.115%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.800     4.275    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     4.399 r  clk_500Hz/CLKOUT_i_1__1/O
                         net (fo=1, routed)           0.000     4.399    clk_500Hz/CLKOUT_i_1__1_n_0
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.029   198.873    clk_500Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                        198.873    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                194.474    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[21]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[22]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[23]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.114%)  route 0.281ns (54.886%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clk_1Hz/count_reg[6]/Q
                         net (fo=2, routed)           0.068    -0.352    clk_1Hz/count_reg[6]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.213    -0.094    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I3_O)        0.045    -0.049 r  clk_1Hz/CLKOUT_i_1__0/O
                         net (fo=1, routed)           0.000    -0.049    clk_1Hz/CLKOUT_i_1__0_n_0
    SLICE_X6Y97          FDRE                                         r  clk_1Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X6Y97          FDRE                                         r  clk_1Hz/CLKOUT_reg/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120    -0.107    clk_1Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbs/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.212ns (38.570%)  route 0.338ns (61.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.570    -0.594    dbs/clk_out1
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  dbs/db_out_reg/Q
                         net (fo=7, routed)           0.338    -0.093    dbs/CLK
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.048    -0.045 r  dbs/db_out_i_1/O
                         net (fo=1, routed)           0.000    -0.045    dbs/db_out_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.841    -0.832    dbs/clk_out1
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.318    -0.276    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.133    -0.143    dbs/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[10]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[11]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[8]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[9]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[13]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[14]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[15]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.370ns  (required time - arrival time)
  Source:                 dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.998ns (38.048%)  route 3.253ns (61.952%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X7Y99          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           1.574     1.215    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.339 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     1.339    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.871 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.872    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.986    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.100 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.100    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.335 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.873     3.208    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/s[12]
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.299     3.507 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.806     4.313    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     4.437    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X6Y100         FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.588   198.567    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X6Y100         FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.480   199.048    
                         clock uncertainty           -0.318   198.730    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)        0.077   198.807    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                        198.807    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                194.370    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[0]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[1]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.462ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.704ns (14.771%)  route 4.062ns (85.229%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.477     3.952    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[3]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    clk_500Hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                194.462    

Slack (MET) :             194.474ns  (required time - arrival time)
  Source:                 clk_500Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.828ns (15.885%)  route 4.384ns (84.115%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.726    -0.814    clk_500Hz/clk_out1
    SLICE_X0Y99          FDRE                                         r  clk_500Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  clk_500Hz/count_reg[7]/Q
                         net (fo=2, routed)           1.567     1.209    clk_500Hz/count_reg[7]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  clk_500Hz/count[0]_i_6/O
                         net (fo=1, routed)           1.018     2.351    clk_500Hz/count[0]_i_6_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.124     2.475 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          1.800     4.275    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     4.399 r  clk_500Hz/CLKOUT_i_1__1/O
                         net (fo=1, routed)           0.000     4.399    clk_500Hz/CLKOUT_i_1__1_n_0
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.606   198.586    clk_500Hz/clk_out1
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.029   198.873    clk_500Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                        198.873    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                194.474    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[21]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[22]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    

Slack (MET) :             194.520ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.828ns (17.583%)  route 3.881ns (82.417%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.724    -0.816    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  clk_1Hz/count_reg[11]/Q
                         net (fo=3, routed)           1.347     0.987    clk_1Hz/count_reg[11]
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124     1.111 r  clk_1Hz/count[0]_i_12__0/O
                         net (fo=1, routed)           0.951     2.062    clk_1Hz/count[0]_i_12__0_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.580     2.766    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.890 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          1.003     3.893    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y98          FDRE                                         r  clk_1Hz/count_reg[23]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.114%)  route 0.281ns (54.886%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clk_1Hz/count_reg[6]/Q
                         net (fo=2, routed)           0.068    -0.352    clk_1Hz/count_reg[6]
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.213    -0.094    clk_1Hz/count[0]_i_4_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I3_O)        0.045    -0.049 r  clk_1Hz/CLKOUT_i_1__0/O
                         net (fo=1, routed)           0.000    -0.049    clk_1Hz/CLKOUT_i_1__0_n_0
    SLICE_X6Y97          FDRE                                         r  clk_1Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X6Y97          FDRE                                         r  clk_1Hz/CLKOUT_reg/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.120    -0.107    clk_1Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbs/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.212ns (38.570%)  route 0.338ns (61.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.570    -0.594    dbs/clk_out1
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  dbs/db_out_reg/Q
                         net (fo=7, routed)           0.338    -0.093    dbs/CLK
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.048    -0.045 r  dbs/db_out_i_1/O
                         net (fo=1, routed)           0.000    -0.045    dbs/db_out_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.841    -0.832    dbs/clk_out1
    SLICE_X8Y101         FDRE                                         r  dbs/db_out_reg/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.318    -0.276    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.133    -0.143    dbs/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[10]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[11]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[8]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.344%)  route 0.462ns (66.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.194     0.134    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y100         FDRE                                         r  clk_500Hz/count_reg[9]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[13]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[14]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.231ns (33.222%)  route 0.464ns (66.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X0Y98          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.351    clk_500Hz/count_reg[2]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.045    -0.306 r  clk_500Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.200    -0.106    clk_500Hz/count[0]_i_4__0_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.045    -0.061 r  clk_500Hz/count[0]_i_1__2/O
                         net (fo=25, routed)          0.197     0.136    clk_500Hz/count[0]_i_1__2_n_0
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X0Y101         FDRE                                         r  clk_500Hz/count_reg[15]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_R)        -0.018     0.007    clk_500Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.129    





