# UART-in-Verilog

The UART Verilog module presented here implements a basic UART transmitter capable of asynchronous serial communication. It utilizes a state machine to manage the transmission of data bits, including start and stop bits, and is designed to operate with a 50 MHz clock.
