module forward_dataflow_in_loop_VITIS_LOOP_1054_1_Loop_VITIS_LOOP_872_1_proc151_Pipeline_VITIS_s (ap_clk,ap_rst,ap_start,ap_done,ap_idle,ap_ready,rem_r,shl_ln,v621_address0,v621_ce0,v621_we0,v621_d0,v621_1_address0,v621_1_ce0,v621_1_we0,v621_1_d0,v621_2_address0,v621_2_ce0,v621_2_we0,v621_2_d0,v621_3_address0,v621_3_ce0,v621_3_we0,v621_3_d0,v621_4_address0,v621_4_ce0,v621_4_we0,v621_4_d0,v621_5_address0,v621_5_ce0,v621_5_we0,v621_5_d0,v621_6_address0,v621_6_ce0,v621_6_we0,v621_6_d0,v621_7_address0,v621_7_ce0,v621_7_we0,v621_7_d0,v621_8_address0,v621_8_ce0,v621_8_we0,v621_8_d0,v621_9_address0,v621_9_ce0,v621_9_we0,v621_9_d0,v621_10_address0,v621_10_ce0,v621_10_we0,v621_10_d0,v621_11_address0,v621_11_ce0,v621_11_we0,v621_11_d0,v621_12_address0,v621_12_ce0,v621_12_we0,v621_12_d0,v621_13_address0,v621_13_ce0,v621_13_we0,v621_13_d0,v621_14_address0,v621_14_ce0,v621_14_we0,v621_14_d0,v621_15_address0,v621_15_ce0,v621_15_we0,v621_15_d0,v621_16_address0,v621_16_ce0,v621_16_we0,v621_16_d0,v621_17_address0,v621_17_ce0,v621_17_we0,v621_17_d0,v621_18_address0,v621_18_ce0,v621_18_we0,v621_18_d0,v621_19_address0,v621_19_ce0,v621_19_we0,v621_19_d0,v621_20_address0,v621_20_ce0,v621_20_we0,v621_20_d0,v621_21_address0,v621_21_ce0,v621_21_we0,v621_21_d0,v621_22_address0,v621_22_ce0,v621_22_we0,v621_22_d0,v621_23_address0,v621_23_ce0,v621_23_we0,v621_23_d0,v621_24_address0,v621_24_ce0,v621_24_we0,v621_24_d0,v621_25_address0,v621_25_ce0,v621_25_we0,v621_25_d0,v621_26_address0,v621_26_ce0,v621_26_we0,v621_26_d0,v621_27_address0,v621_27_ce0,v621_27_we0,v621_27_d0,v621_28_address0,v621_28_ce0,v621_28_we0,v621_28_d0,v621_29_address0,v621_29_ce0,v621_29_we0,v621_29_d0,v621_30_address0,v621_30_ce0,v621_30_we0,v621_30_d0,v621_31_address0,v621_31_ce0,v621_31_we0,v621_31_d0,mul_i,tmp_621,idxprom1_i711,idxprom3_i2,v16157_0_0_address0,v16157_0_0_ce0,v16157_0_0_q0,v16157_1_0_address0,v16157_1_0_ce0,v16157_1_0_q0,v16157_2_0_address0,v16157_2_0_ce0,v16157_2_0_q0,v16157_3_0_address0,v16157_3_0_ce0,v16157_3_0_q0,v16157_4_0_address0,v16157_4_0_ce0,v16157_4_0_q0,v16157_5_0_address0,v16157_5_0_ce0,v16157_5_0_q0,v16157_6_0_address0,v16157_6_0_ce0,v16157_6_0_q0,v16157_7_0_address0,v16157_7_0_ce0,v16157_7_0_q0,v16157_0_1_address0,v16157_0_1_ce0,v16157_0_1_q0,v16157_0_2_address0,v16157_0_2_ce0,v16157_0_2_q0,v16157_0_3_address0,v16157_0_3_ce0,v16157_0_3_q0,v16157_1_1_address0,v16157_1_1_ce0,v16157_1_1_q0,v16157_1_2_address0,v16157_1_2_ce0,v16157_1_2_q0,v16157_1_3_address0,v16157_1_3_ce0,v16157_1_3_q0,v16157_2_1_address0,v16157_2_1_ce0,v16157_2_1_q0,v16157_2_2_address0,v16157_2_2_ce0,v16157_2_2_q0,v16157_2_3_address0,v16157_2_3_ce0,v16157_2_3_q0,v16157_3_1_address0,v16157_3_1_ce0,v16157_3_1_q0,v16157_3_2_address0,v16157_3_2_ce0,v16157_3_2_q0,v16157_3_3_address0,v16157_3_3_ce0,v16157_3_3_q0,v16157_4_1_address0,v16157_4_1_ce0,v16157_4_1_q0,v16157_4_2_address0,v16157_4_2_ce0,v16157_4_2_q0,v16157_4_3_address0,v16157_4_3_ce0,v16157_4_3_q0,v16157_5_1_address0,v16157_5_1_ce0,v16157_5_1_q0,v16157_5_2_address0,v16157_5_2_ce0,v16157_5_2_q0,v16157_5_3_address0,v16157_5_3_ce0,v16157_5_3_q0,v16157_6_1_address0,v16157_6_1_ce0,v16157_6_1_q0,v16157_6_2_address0,v16157_6_2_ce0,v16157_6_2_q0,v16157_6_3_address0,v16157_6_3_ce0,v16157_6_3_q0,v16157_7_1_address0,v16157_7_1_ce0,v16157_7_1_q0,v16157_7_2_address0,v16157_7_2_ce0,v16157_7_2_q0,v16157_7_3_address0,v16157_7_3_ce0,v16157_7_3_q0); 
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [10:0] rem_r;
input  [7:0] shl_ln;
output  [4:0] v621_address0;
output   v621_ce0;
output   v621_we0;
output  [7:0] v621_d0;
output  [4:0] v621_1_address0;
output   v621_1_ce0;
output   v621_1_we0;
output  [7:0] v621_1_d0;
output  [4:0] v621_2_address0;
output   v621_2_ce0;
output   v621_2_we0;
output  [7:0] v621_2_d0;
output  [4:0] v621_3_address0;
output   v621_3_ce0;
output   v621_3_we0;
output  [7:0] v621_3_d0;
output  [4:0] v621_4_address0;
output   v621_4_ce0;
output   v621_4_we0;
output  [7:0] v621_4_d0;
output  [4:0] v621_5_address0;
output   v621_5_ce0;
output   v621_5_we0;
output  [7:0] v621_5_d0;
output  [4:0] v621_6_address0;
output   v621_6_ce0;
output   v621_6_we0;
output  [7:0] v621_6_d0;
output  [4:0] v621_7_address0;
output   v621_7_ce0;
output   v621_7_we0;
output  [7:0] v621_7_d0;
output  [4:0] v621_8_address0;
output   v621_8_ce0;
output   v621_8_we0;
output  [7:0] v621_8_d0;
output  [4:0] v621_9_address0;
output   v621_9_ce0;
output   v621_9_we0;
output  [7:0] v621_9_d0;
output  [4:0] v621_10_address0;
output   v621_10_ce0;
output   v621_10_we0;
output  [7:0] v621_10_d0;
output  [4:0] v621_11_address0;
output   v621_11_ce0;
output   v621_11_we0;
output  [7:0] v621_11_d0;
output  [4:0] v621_12_address0;
output   v621_12_ce0;
output   v621_12_we0;
output  [7:0] v621_12_d0;
output  [4:0] v621_13_address0;
output   v621_13_ce0;
output   v621_13_we0;
output  [7:0] v621_13_d0;
output  [4:0] v621_14_address0;
output   v621_14_ce0;
output   v621_14_we0;
output  [7:0] v621_14_d0;
output  [4:0] v621_15_address0;
output   v621_15_ce0;
output   v621_15_we0;
output  [7:0] v621_15_d0;
output  [4:0] v621_16_address0;
output   v621_16_ce0;
output   v621_16_we0;
output  [7:0] v621_16_d0;
output  [4:0] v621_17_address0;
output   v621_17_ce0;
output   v621_17_we0;
output  [7:0] v621_17_d0;
output  [4:0] v621_18_address0;
output   v621_18_ce0;
output   v621_18_we0;
output  [7:0] v621_18_d0;
output  [4:0] v621_19_address0;
output   v621_19_ce0;
output   v621_19_we0;
output  [7:0] v621_19_d0;
output  [4:0] v621_20_address0;
output   v621_20_ce0;
output   v621_20_we0;
output  [7:0] v621_20_d0;
output  [4:0] v621_21_address0;
output   v621_21_ce0;
output   v621_21_we0;
output  [7:0] v621_21_d0;
output  [4:0] v621_22_address0;
output   v621_22_ce0;
output   v621_22_we0;
output  [7:0] v621_22_d0;
output  [4:0] v621_23_address0;
output   v621_23_ce0;
output   v621_23_we0;
output  [7:0] v621_23_d0;
output  [4:0] v621_24_address0;
output   v621_24_ce0;
output   v621_24_we0;
output  [7:0] v621_24_d0;
output  [4:0] v621_25_address0;
output   v621_25_ce0;
output   v621_25_we0;
output  [7:0] v621_25_d0;
output  [4:0] v621_26_address0;
output   v621_26_ce0;
output   v621_26_we0;
output  [7:0] v621_26_d0;
output  [4:0] v621_27_address0;
output   v621_27_ce0;
output   v621_27_we0;
output  [7:0] v621_27_d0;
output  [4:0] v621_28_address0;
output   v621_28_ce0;
output   v621_28_we0;
output  [7:0] v621_28_d0;
output  [4:0] v621_29_address0;
output   v621_29_ce0;
output   v621_29_we0;
output  [7:0] v621_29_d0;
output  [4:0] v621_30_address0;
output   v621_30_ce0;
output   v621_30_we0;
output  [7:0] v621_30_d0;
output  [4:0] v621_31_address0;
output   v621_31_ce0;
output   v621_31_we0;
output  [7:0] v621_31_d0;
input  [8:0] mul_i;
input  [3:0] tmp_621;
input  [2:0] idxprom1_i711;
input  [2:0] idxprom3_i2;
output  [20:0] v16157_0_0_address0;
output   v16157_0_0_ce0;
input  [7:0] v16157_0_0_q0;
output  [20:0] v16157_1_0_address0;
output   v16157_1_0_ce0;
input  [7:0] v16157_1_0_q0;
output  [20:0] v16157_2_0_address0;
output   v16157_2_0_ce0;
input  [7:0] v16157_2_0_q0;
output  [20:0] v16157_3_0_address0;
output   v16157_3_0_ce0;
input  [7:0] v16157_3_0_q0;
output  [20:0] v16157_4_0_address0;
output   v16157_4_0_ce0;
input  [7:0] v16157_4_0_q0;
output  [20:0] v16157_5_0_address0;
output   v16157_5_0_ce0;
input  [7:0] v16157_5_0_q0;
output  [20:0] v16157_6_0_address0;
output   v16157_6_0_ce0;
input  [7:0] v16157_6_0_q0;
output  [20:0] v16157_7_0_address0;
output   v16157_7_0_ce0;
input  [7:0] v16157_7_0_q0;
output  [20:0] v16157_0_1_address0;
output   v16157_0_1_ce0;
input  [7:0] v16157_0_1_q0;
output  [20:0] v16157_0_2_address0;
output   v16157_0_2_ce0;
input  [7:0] v16157_0_2_q0;
output  [20:0] v16157_0_3_address0;
output   v16157_0_3_ce0;
input  [7:0] v16157_0_3_q0;
output  [20:0] v16157_1_1_address0;
output   v16157_1_1_ce0;
input  [7:0] v16157_1_1_q0;
output  [20:0] v16157_1_2_address0;
output   v16157_1_2_ce0;
input  [7:0] v16157_1_2_q0;
output  [20:0] v16157_1_3_address0;
output   v16157_1_3_ce0;
input  [7:0] v16157_1_3_q0;
output  [20:0] v16157_2_1_address0;
output   v16157_2_1_ce0;
input  [7:0] v16157_2_1_q0;
output  [20:0] v16157_2_2_address0;
output   v16157_2_2_ce0;
input  [7:0] v16157_2_2_q0;
output  [20:0] v16157_2_3_address0;
output   v16157_2_3_ce0;
input  [7:0] v16157_2_3_q0;
output  [20:0] v16157_3_1_address0;
output   v16157_3_1_ce0;
input  [7:0] v16157_3_1_q0;
output  [20:0] v16157_3_2_address0;
output   v16157_3_2_ce0;
input  [7:0] v16157_3_2_q0;
output  [20:0] v16157_3_3_address0;
output   v16157_3_3_ce0;
input  [7:0] v16157_3_3_q0;
output  [20:0] v16157_4_1_address0;
output   v16157_4_1_ce0;
input  [7:0] v16157_4_1_q0;
output  [20:0] v16157_4_2_address0;
output   v16157_4_2_ce0;
input  [7:0] v16157_4_2_q0;
output  [20:0] v16157_4_3_address0;
output   v16157_4_3_ce0;
input  [7:0] v16157_4_3_q0;
output  [20:0] v16157_5_1_address0;
output   v16157_5_1_ce0;
input  [7:0] v16157_5_1_q0;
output  [20:0] v16157_5_2_address0;
output   v16157_5_2_ce0;
input  [7:0] v16157_5_2_q0;
output  [20:0] v16157_5_3_address0;
output   v16157_5_3_ce0;
input  [7:0] v16157_5_3_q0;
output  [20:0] v16157_6_1_address0;
output   v16157_6_1_ce0;
input  [7:0] v16157_6_1_q0;
output  [20:0] v16157_6_2_address0;
output   v16157_6_2_ce0;
input  [7:0] v16157_6_2_q0;
output  [20:0] v16157_6_3_address0;
output   v16157_6_3_ce0;
input  [7:0] v16157_6_3_q0;
output  [20:0] v16157_7_1_address0;
output   v16157_7_1_ce0;
input  [7:0] v16157_7_1_q0;
output  [20:0] v16157_7_2_address0;
output   v16157_7_2_ce0;
input  [7:0] v16157_7_2_q0;
output  [20:0] v16157_7_3_address0;
output   v16157_7_3_ce0;
input  [7:0] v16157_7_3_q0;
reg ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln872_fu_1191_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] icmp_ln873387_reg_1148;
wire    ap_block_pp0_stage0_11001;
wire   [20:0] idxprom3_i2_cast_fu_1159_p1;
reg   [20:0] idxprom3_i2_cast_reg_1691;
wire   [17:0] idxprom1_i711_cast_fu_1163_p1;
reg   [17:0] idxprom1_i711_cast_reg_1699;
reg   [0:0] icmp_ln872_reg_1707;
reg   [0:0] icmp_ln872_reg_1707_pp0_iter1_reg;
reg   [1:0] lshr_ln_cast_reg_1711;
reg   [1:0] lshr_ln_cast_reg_1711_pp0_iter2_reg;
wire   [2:0] lshr_ln95_fu_1282_p4;
reg   [2:0] lshr_ln95_reg_1716;
reg   [2:0] lshr_ln95_reg_1716_pp0_iter2_reg;
wire   [17:0] add_ln876_fu_1327_p2;
reg   [17:0] add_ln876_reg_1721;
wire   [17:0] add_ln884_fu_1362_p2;
reg   [17:0] add_ln884_reg_1727;
wire   [17:0] add_ln878_fu_1405_p2;
reg   [17:0] add_ln878_reg_1733;
wire   [17:0] add_ln886_fu_1438_p2;
reg   [17:0] add_ln886_reg_1739;
wire   [0:0] xor_ln873_fu_1457_p2;
reg   [0:0] xor_ln873_reg_1745;
reg   [0:0] ap_phi_mux_icmp_ln873387_phi_fu_1151_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln876_2_fu_1494_p1;
wire   [63:0] zext_ln884_2_fu_1520_p1;
wire   [63:0] zext_ln878_2_fu_1552_p1;
wire   [63:0] zext_ln886_2_fu_1580_p1;
wire   [63:0] zext_ln938_fu_1611_p1;
reg   [4:0] indvar_flatten384_fu_236;
wire   [4:0] add_ln872_1_fu_1185_p2;
reg   [4:0] ap_sig_allocacmp_indvar_flatten384_load;
reg   [5:0] v541385_fu_240;
wire   [5:0] v541_fu_1222_p3;
reg   [5:0] v542386_fu_244;
wire   [5:0] v542_fu_1443_p2;
reg    v16157_0_0_ce0_local;
reg    v16157_0_1_ce0_local;
reg    v16157_0_2_ce0_local;
reg    v16157_0_3_ce0_local;
reg    v16157_1_0_ce0_local;
reg    v16157_1_1_ce0_local;
reg    v16157_1_2_ce0_local;
reg    v16157_1_3_ce0_local;
reg    v16157_2_0_ce0_local;
reg    v16157_2_1_ce0_local;
reg    v16157_2_2_ce0_local;
reg    v16157_2_3_ce0_local;
reg    v16157_3_0_ce0_local;
reg    v16157_3_1_ce0_local;
reg    v16157_3_2_ce0_local;
reg    v16157_3_3_ce0_local;
reg    v16157_4_0_ce0_local;
reg    v16157_4_1_ce0_local;
reg    v16157_4_2_ce0_local;
reg    v16157_4_3_ce0_local;
reg    v16157_5_0_ce0_local;
reg    v16157_5_1_ce0_local;
reg    v16157_5_2_ce0_local;
reg    v16157_5_3_ce0_local;
reg    v16157_6_0_ce0_local;
reg    v16157_6_1_ce0_local;
reg    v16157_6_2_ce0_local;
reg    v16157_6_3_ce0_local;
reg    v16157_7_0_ce0_local;
reg    v16157_7_1_ce0_local;
reg    v16157_7_2_ce0_local;
reg    v16157_7_3_ce0_local;
reg    v621_31_we0_local;
reg    v621_31_ce0_local;
reg    v621_30_we0_local;
reg    v621_30_ce0_local;
reg    v621_29_we0_local;
reg    v621_29_ce0_local;
reg    v621_28_we0_local;
reg    v621_28_ce0_local;
reg    v621_27_we0_local;
reg    v621_27_ce0_local;
reg    v621_26_we0_local;
reg    v621_26_ce0_local;
reg    v621_25_we0_local;
reg    v621_25_ce0_local;
reg    v621_24_we0_local;
reg    v621_24_ce0_local;
reg    v621_23_we0_local;
reg    v621_23_ce0_local;
reg    v621_22_we0_local;
reg    v621_22_ce0_local;
reg    v621_21_we0_local;
reg    v621_21_ce0_local;
reg    v621_20_we0_local;
reg    v621_20_ce0_local;
reg    v621_19_we0_local;
reg    v621_19_ce0_local;
reg    v621_18_we0_local;
reg    v621_18_ce0_local;
reg    v621_17_we0_local;
reg    v621_17_ce0_local;
reg    v621_16_we0_local;
reg    v621_16_ce0_local;
reg    v621_15_we0_local;
reg    v621_15_ce0_local;
reg    v621_14_we0_local;
reg    v621_14_ce0_local;
reg    v621_13_we0_local;
reg    v621_13_ce0_local;
reg    v621_12_we0_local;
reg    v621_12_ce0_local;
reg    v621_11_we0_local;
reg    v621_11_ce0_local;
reg    v621_10_we0_local;
reg    v621_10_ce0_local;
reg    v621_9_we0_local;
reg    v621_9_ce0_local;
reg    v621_8_we0_local;
reg    v621_8_ce0_local;
reg    v621_7_we0_local;
reg    v621_7_ce0_local;
reg    v621_6_we0_local;
reg    v621_6_ce0_local;
reg    v621_5_we0_local;
reg    v621_5_ce0_local;
reg    v621_4_we0_local;
reg    v621_4_ce0_local;
reg    v621_3_we0_local;
reg    v621_3_ce0_local;
reg    v621_2_we0_local;
reg    v621_2_ce0_local;
reg    v621_1_we0_local;
reg    v621_1_ce0_local;
reg    v621_we0_local;
reg    v621_ce0_local;
wire   [5:0] add_ln872_fu_1208_p2;
wire   [2:0] lshr_ln_fu_1234_p4;
wire   [10:0] zext_ln872_fu_1230_p1;
wire   [7:0] zext_ln872_1_fu_1254_p1;
wire   [10:0] empty_fu_1258_p2;
wire   [5:0] select_ln872_fu_1214_p3;
wire   [8:0] zext_ln873_fu_1278_p1;
wire   [7:0] empty_513_fu_1263_p2;
wire   [14:0] tmp_149_fu_1297_p4;
wire   [17:0] p_shl30_fu_1310_p5;
wire   [17:0] zext_ln876_fu_1306_p1;
wire   [17:0] sub_ln876_fu_1321_p2;
wire   [7:0] tmp_s_fu_1268_p4;
wire   [14:0] tmp_150_fu_1332_p4;
wire   [17:0] p_shl28_fu_1345_p5;
wire   [17:0] zext_ln884_fu_1341_p1;
wire   [17:0] sub_ln884_fu_1356_p2;
wire   [8:0] add_ln875_fu_1292_p2;
wire   [6:0] lshr_ln96_fu_1367_p4;
wire   [14:0] tmp_151_fu_1377_p3;
wire   [17:0] p_shl26_fu_1389_p4;
wire   [17:0] zext_ln878_fu_1385_p1;
wire   [17:0] sub_ln878_fu_1399_p2;
wire   [14:0] tmp_152_fu_1410_p3;
wire   [17:0] p_shl24_fu_1422_p4;
wire   [17:0] zext_ln886_fu_1418_p1;
wire   [17:0] sub_ln886_fu_1432_p2;
wire   [0:0] tmp_fu_1449_p3;
wire   [20:0] p_shl29_fu_1476_p3;
wire   [20:0] zext_ln876_1_fu_1473_p1;
wire   [20:0] sub_ln876_1_fu_1483_p2;
wire   [20:0] add_ln876_1_fu_1489_p2;
wire   [20:0] p_shl27_fu_1502_p3;
wire   [20:0] zext_ln884_1_fu_1499_p1;
wire   [20:0] sub_ln884_1_fu_1509_p2;
wire   [20:0] add_ln884_1_fu_1515_p2;
wire   [20:0] p_shl25_fu_1534_p3;
wire   [20:0] zext_ln878_1_fu_1531_p1;
wire   [20:0] sub_ln878_1_fu_1541_p2;
wire   [20:0] add_ln878_1_fu_1547_p2;
wire   [20:0] p_shl_fu_1562_p3;
wire   [20:0] zext_ln886_1_fu_1559_p1;
wire   [20:0] sub_ln886_1_fu_1569_p2;
wire   [20:0] add_ln886_1_fu_1575_p2;
wire   [4:0] tmp_148_fu_1605_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 indvar_flatten384_fu_236 = 5'd0;
#0 v541385_fu_240 = 6'd0;
#0 v542386_fu_244 = 6'd0;
#0 ap_done_reg = 1'b0;
end
forward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end
always @ (posedge ap_clk) begin
    if (((icmp_ln872_reg_1707_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        icmp_ln873387_reg_1148 <= xor_ln873_reg_1745;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln873387_reg_1148 <= 1'd1;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
            indvar_flatten384_fu_236 <= add_ln872_1_fu_1185_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten384_fu_236 <= 5'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v541385_fu_240 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v541385_fu_240 <= v541_fu_1222_p3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v542386_fu_244 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v542386_fu_244 <= v542_fu_1443_p2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln876_reg_1721 <= add_ln876_fu_1327_p2;
        add_ln878_reg_1733 <= add_ln878_fu_1405_p2;
        add_ln884_reg_1727 <= add_ln884_fu_1362_p2;
        add_ln886_reg_1739 <= add_ln886_fu_1438_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln872_reg_1707 <= icmp_ln872_fu_1191_p2;
        icmp_ln872_reg_1707_pp0_iter1_reg <= icmp_ln872_reg_1707;
        idxprom1_i711_cast_reg_1699[2 : 0] <= idxprom1_i711_cast_fu_1163_p1[2 : 0];
        idxprom3_i2_cast_reg_1691[2 : 0] <= idxprom3_i2_cast_fu_1159_p1[2 : 0];
        lshr_ln95_reg_1716 <= {{select_ln872_fu_1214_p3[4:2]}};
        lshr_ln_cast_reg_1711 <= {{v541_fu_1222_p3[4:3]}};
    end
end
always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        lshr_ln95_reg_1716_pp0_iter2_reg <= lshr_ln95_reg_1716;
        lshr_ln_cast_reg_1711_pp0_iter2_reg <= lshr_ln_cast_reg_1711;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xor_ln873_reg_1745 <= xor_ln873_fu_1457_p2;
    end
end
always @ (*) begin
    if (((icmp_ln872_fu_1191_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if (((icmp_ln872_reg_1707_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_icmp_ln873387_phi_fu_1151_p4 = xor_ln873_reg_1745;
    end else begin
        ap_phi_mux_icmp_ln873387_phi_fu_1151_p4 = icmp_ln873387_reg_1148;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten384_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten384_load = indvar_flatten384_fu_236;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_0_0_ce0_local = 1'b1;
    end else begin
        v16157_0_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_0_1_ce0_local = 1'b1;
    end else begin
        v16157_0_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_0_2_ce0_local = 1'b1;
    end else begin
        v16157_0_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_0_3_ce0_local = 1'b1;
    end else begin
        v16157_0_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_1_0_ce0_local = 1'b1;
    end else begin
        v16157_1_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_1_1_ce0_local = 1'b1;
    end else begin
        v16157_1_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_1_2_ce0_local = 1'b1;
    end else begin
        v16157_1_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_1_3_ce0_local = 1'b1;
    end else begin
        v16157_1_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_2_0_ce0_local = 1'b1;
    end else begin
        v16157_2_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_2_1_ce0_local = 1'b1;
    end else begin
        v16157_2_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_2_2_ce0_local = 1'b1;
    end else begin
        v16157_2_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_2_3_ce0_local = 1'b1;
    end else begin
        v16157_2_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_3_0_ce0_local = 1'b1;
    end else begin
        v16157_3_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_3_1_ce0_local = 1'b1;
    end else begin
        v16157_3_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_3_2_ce0_local = 1'b1;
    end else begin
        v16157_3_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_3_3_ce0_local = 1'b1;
    end else begin
        v16157_3_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_4_0_ce0_local = 1'b1;
    end else begin
        v16157_4_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_4_1_ce0_local = 1'b1;
    end else begin
        v16157_4_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_4_2_ce0_local = 1'b1;
    end else begin
        v16157_4_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_4_3_ce0_local = 1'b1;
    end else begin
        v16157_4_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_5_0_ce0_local = 1'b1;
    end else begin
        v16157_5_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_5_1_ce0_local = 1'b1;
    end else begin
        v16157_5_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_5_2_ce0_local = 1'b1;
    end else begin
        v16157_5_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_5_3_ce0_local = 1'b1;
    end else begin
        v16157_5_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_6_0_ce0_local = 1'b1;
    end else begin
        v16157_6_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_6_1_ce0_local = 1'b1;
    end else begin
        v16157_6_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_6_2_ce0_local = 1'b1;
    end else begin
        v16157_6_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_6_3_ce0_local = 1'b1;
    end else begin
        v16157_6_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_7_0_ce0_local = 1'b1;
    end else begin
        v16157_7_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_7_1_ce0_local = 1'b1;
    end else begin
        v16157_7_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_7_2_ce0_local = 1'b1;
    end else begin
        v16157_7_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v16157_7_3_ce0_local = 1'b1;
    end else begin
        v16157_7_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_10_ce0_local = 1'b1;
    end else begin
        v621_10_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_10_we0_local = 1'b1;
    end else begin
        v621_10_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_11_ce0_local = 1'b1;
    end else begin
        v621_11_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_11_we0_local = 1'b1;
    end else begin
        v621_11_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_12_ce0_local = 1'b1;
    end else begin
        v621_12_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_12_we0_local = 1'b1;
    end else begin
        v621_12_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_13_ce0_local = 1'b1;
    end else begin
        v621_13_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_13_we0_local = 1'b1;
    end else begin
        v621_13_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_14_ce0_local = 1'b1;
    end else begin
        v621_14_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_14_we0_local = 1'b1;
    end else begin
        v621_14_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_15_ce0_local = 1'b1;
    end else begin
        v621_15_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_15_we0_local = 1'b1;
    end else begin
        v621_15_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_16_ce0_local = 1'b1;
    end else begin
        v621_16_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_16_we0_local = 1'b1;
    end else begin
        v621_16_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_17_ce0_local = 1'b1;
    end else begin
        v621_17_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_17_we0_local = 1'b1;
    end else begin
        v621_17_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_18_ce0_local = 1'b1;
    end else begin
        v621_18_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_18_we0_local = 1'b1;
    end else begin
        v621_18_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_19_ce0_local = 1'b1;
    end else begin
        v621_19_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_19_we0_local = 1'b1;
    end else begin
        v621_19_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_1_ce0_local = 1'b1;
    end else begin
        v621_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_1_we0_local = 1'b1;
    end else begin
        v621_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_20_ce0_local = 1'b1;
    end else begin
        v621_20_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_20_we0_local = 1'b1;
    end else begin
        v621_20_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_21_ce0_local = 1'b1;
    end else begin
        v621_21_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_21_we0_local = 1'b1;
    end else begin
        v621_21_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_22_ce0_local = 1'b1;
    end else begin
        v621_22_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_22_we0_local = 1'b1;
    end else begin
        v621_22_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_23_ce0_local = 1'b1;
    end else begin
        v621_23_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_23_we0_local = 1'b1;
    end else begin
        v621_23_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_24_ce0_local = 1'b1;
    end else begin
        v621_24_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_24_we0_local = 1'b1;
    end else begin
        v621_24_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_25_ce0_local = 1'b1;
    end else begin
        v621_25_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_25_we0_local = 1'b1;
    end else begin
        v621_25_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_26_ce0_local = 1'b1;
    end else begin
        v621_26_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_26_we0_local = 1'b1;
    end else begin
        v621_26_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_27_ce0_local = 1'b1;
    end else begin
        v621_27_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_27_we0_local = 1'b1;
    end else begin
        v621_27_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_28_ce0_local = 1'b1;
    end else begin
        v621_28_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_28_we0_local = 1'b1;
    end else begin
        v621_28_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_29_ce0_local = 1'b1;
    end else begin
        v621_29_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_29_we0_local = 1'b1;
    end else begin
        v621_29_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_2_ce0_local = 1'b1;
    end else begin
        v621_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_2_we0_local = 1'b1;
    end else begin
        v621_2_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_30_ce0_local = 1'b1;
    end else begin
        v621_30_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_30_we0_local = 1'b1;
    end else begin
        v621_30_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_31_ce0_local = 1'b1;
    end else begin
        v621_31_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_31_we0_local = 1'b1;
    end else begin
        v621_31_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_3_ce0_local = 1'b1;
    end else begin
        v621_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_3_we0_local = 1'b1;
    end else begin
        v621_3_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_4_ce0_local = 1'b1;
    end else begin
        v621_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_4_we0_local = 1'b1;
    end else begin
        v621_4_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_5_ce0_local = 1'b1;
    end else begin
        v621_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_5_we0_local = 1'b1;
    end else begin
        v621_5_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_6_ce0_local = 1'b1;
    end else begin
        v621_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_6_we0_local = 1'b1;
    end else begin
        v621_6_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_7_ce0_local = 1'b1;
    end else begin
        v621_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_7_we0_local = 1'b1;
    end else begin
        v621_7_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_8_ce0_local = 1'b1;
    end else begin
        v621_8_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_8_we0_local = 1'b1;
    end else begin
        v621_8_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_9_ce0_local = 1'b1;
    end else begin
        v621_9_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_9_we0_local = 1'b1;
    end else begin
        v621_9_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_ce0_local = 1'b1;
    end else begin
        v621_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v621_we0_local = 1'b1;
    end else begin
        v621_we0_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln872_1_fu_1185_p2 = (ap_sig_allocacmp_indvar_flatten384_load + 5'd1);
assign add_ln872_fu_1208_p2 = (v541385_fu_240 + 6'd8);
assign add_ln875_fu_1292_p2 = (mul_i + zext_ln873_fu_1278_p1);
assign add_ln876_1_fu_1489_p2 = (sub_ln876_1_fu_1483_p2 + idxprom3_i2_cast_reg_1691);
assign add_ln876_fu_1327_p2 = (sub_ln876_fu_1321_p2 + idxprom1_i711_cast_reg_1699);
assign add_ln878_1_fu_1547_p2 = (sub_ln878_1_fu_1541_p2 + idxprom3_i2_cast_reg_1691);
assign add_ln878_fu_1405_p2 = (sub_ln878_fu_1399_p2 + idxprom1_i711_cast_reg_1699);
assign add_ln884_1_fu_1515_p2 = (sub_ln884_1_fu_1509_p2 + idxprom3_i2_cast_reg_1691);
assign add_ln884_fu_1362_p2 = (sub_ln884_fu_1356_p2 + idxprom1_i711_cast_reg_1699);
assign add_ln886_1_fu_1575_p2 = (sub_ln886_1_fu_1569_p2 + idxprom3_i2_cast_reg_1691);
assign add_ln886_fu_1438_p2 = (sub_ln886_fu_1432_p2 + idxprom1_i711_cast_reg_1699);
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
assign ap_ready = ap_ready_sig;
assign empty_513_fu_1263_p2 = (shl_ln + zext_ln872_1_fu_1254_p1);
assign empty_fu_1258_p2 = (rem_r + zext_ln872_fu_1230_p1);
assign icmp_ln872_fu_1191_p2 = ((ap_sig_allocacmp_indvar_flatten384_load == 5'd31) ? 1'b1 : 1'b0);
assign idxprom1_i711_cast_fu_1163_p1 = idxprom1_i711;
assign idxprom3_i2_cast_fu_1159_p1 = idxprom3_i2;
assign lshr_ln95_fu_1282_p4 = {{select_ln872_fu_1214_p3[4:2]}};
assign lshr_ln96_fu_1367_p4 = {{add_ln875_fu_1292_p2[8:2]}};
assign lshr_ln_fu_1234_p4 = {{v541_fu_1222_p3[5:3]}};
assign p_shl24_fu_1422_p4 = {{{tmp_s_fu_1268_p4}, {lshr_ln96_fu_1367_p4}}, {3'd0}};
assign p_shl25_fu_1534_p3 = {{add_ln878_reg_1733}, {3'd0}};
assign p_shl26_fu_1389_p4 = {{{empty_513_fu_1263_p2}, {lshr_ln96_fu_1367_p4}}, {3'd0}};
assign p_shl27_fu_1502_p3 = {{add_ln884_reg_1727}, {3'd0}};
assign p_shl28_fu_1345_p5 = {{{{tmp_s_fu_1268_p4}, {tmp_621}}, {lshr_ln95_fu_1282_p4}}, {3'd0}};
assign p_shl29_fu_1476_p3 = {{add_ln876_reg_1721}, {3'd0}};
assign p_shl30_fu_1310_p5 = {{{{empty_513_fu_1263_p2}, {tmp_621}}, {lshr_ln95_fu_1282_p4}}, {3'd0}};
assign p_shl_fu_1562_p3 = {{add_ln886_reg_1739}, {3'd0}};
assign select_ln872_fu_1214_p3 = ((ap_phi_mux_icmp_ln873387_phi_fu_1151_p4[0:0] == 1'b1) ? v542386_fu_244 : 6'd0);
assign sub_ln876_1_fu_1483_p2 = (p_shl29_fu_1476_p3 - zext_ln876_1_fu_1473_p1);
assign sub_ln876_fu_1321_p2 = (p_shl30_fu_1310_p5 - zext_ln876_fu_1306_p1);
assign sub_ln878_1_fu_1541_p2 = (p_shl25_fu_1534_p3 - zext_ln878_1_fu_1531_p1);
assign sub_ln878_fu_1399_p2 = (p_shl26_fu_1389_p4 - zext_ln878_fu_1385_p1);
assign sub_ln884_1_fu_1509_p2 = (p_shl27_fu_1502_p3 - zext_ln884_1_fu_1499_p1);
assign sub_ln884_fu_1356_p2 = (p_shl28_fu_1345_p5 - zext_ln884_fu_1341_p1);
assign sub_ln886_1_fu_1569_p2 = (p_shl_fu_1562_p3 - zext_ln886_1_fu_1559_p1);
assign sub_ln886_fu_1432_p2 = (p_shl24_fu_1422_p4 - zext_ln886_fu_1418_p1);
assign tmp_148_fu_1605_p3 = {{lshr_ln_cast_reg_1711_pp0_iter2_reg}, {lshr_ln95_reg_1716_pp0_iter2_reg}};
assign tmp_149_fu_1297_p4 = {{{empty_513_fu_1263_p2}, {tmp_621}}, {lshr_ln95_fu_1282_p4}};
assign tmp_150_fu_1332_p4 = {{{tmp_s_fu_1268_p4}, {tmp_621}}, {lshr_ln95_fu_1282_p4}};
assign tmp_151_fu_1377_p3 = {{empty_513_fu_1263_p2}, {lshr_ln96_fu_1367_p4}};
assign tmp_152_fu_1410_p3 = {{tmp_s_fu_1268_p4}, {lshr_ln96_fu_1367_p4}};
assign tmp_fu_1449_p3 = v542_fu_1443_p2[32'd5];
assign tmp_s_fu_1268_p4 = {{empty_fu_1258_p2[10:3]}};
assign v16157_0_0_address0 = zext_ln876_2_fu_1494_p1;
assign v16157_0_0_ce0 = v16157_0_0_ce0_local;
assign v16157_0_1_address0 = zext_ln878_2_fu_1552_p1;
assign v16157_0_1_ce0 = v16157_0_1_ce0_local;
assign v16157_0_2_address0 = zext_ln878_2_fu_1552_p1;
assign v16157_0_2_ce0 = v16157_0_2_ce0_local;
assign v16157_0_3_address0 = zext_ln878_2_fu_1552_p1;
assign v16157_0_3_ce0 = v16157_0_3_ce0_local;
assign v16157_1_0_address0 = zext_ln884_2_fu_1520_p1;
assign v16157_1_0_ce0 = v16157_1_0_ce0_local;
assign v16157_1_1_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_1_1_ce0 = v16157_1_1_ce0_local;
assign v16157_1_2_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_1_2_ce0 = v16157_1_2_ce0_local;
assign v16157_1_3_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_1_3_ce0 = v16157_1_3_ce0_local;
assign v16157_2_0_address0 = zext_ln884_2_fu_1520_p1;
assign v16157_2_0_ce0 = v16157_2_0_ce0_local;
assign v16157_2_1_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_2_1_ce0 = v16157_2_1_ce0_local;
assign v16157_2_2_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_2_2_ce0 = v16157_2_2_ce0_local;
assign v16157_2_3_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_2_3_ce0 = v16157_2_3_ce0_local;
assign v16157_3_0_address0 = zext_ln884_2_fu_1520_p1;
assign v16157_3_0_ce0 = v16157_3_0_ce0_local;
assign v16157_3_1_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_3_1_ce0 = v16157_3_1_ce0_local;
assign v16157_3_2_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_3_2_ce0 = v16157_3_2_ce0_local;
assign v16157_3_3_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_3_3_ce0 = v16157_3_3_ce0_local;
assign v16157_4_0_address0 = zext_ln884_2_fu_1520_p1;
assign v16157_4_0_ce0 = v16157_4_0_ce0_local;
assign v16157_4_1_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_4_1_ce0 = v16157_4_1_ce0_local;
assign v16157_4_2_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_4_2_ce0 = v16157_4_2_ce0_local;
assign v16157_4_3_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_4_3_ce0 = v16157_4_3_ce0_local;
assign v16157_5_0_address0 = zext_ln884_2_fu_1520_p1;
assign v16157_5_0_ce0 = v16157_5_0_ce0_local;
assign v16157_5_1_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_5_1_ce0 = v16157_5_1_ce0_local;
assign v16157_5_2_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_5_2_ce0 = v16157_5_2_ce0_local;
assign v16157_5_3_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_5_3_ce0 = v16157_5_3_ce0_local;
assign v16157_6_0_address0 = zext_ln884_2_fu_1520_p1;
assign v16157_6_0_ce0 = v16157_6_0_ce0_local;
assign v16157_6_1_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_6_1_ce0 = v16157_6_1_ce0_local;
assign v16157_6_2_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_6_2_ce0 = v16157_6_2_ce0_local;
assign v16157_6_3_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_6_3_ce0 = v16157_6_3_ce0_local;
assign v16157_7_0_address0 = zext_ln884_2_fu_1520_p1;
assign v16157_7_0_ce0 = v16157_7_0_ce0_local;
assign v16157_7_1_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_7_1_ce0 = v16157_7_1_ce0_local;
assign v16157_7_2_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_7_2_ce0 = v16157_7_2_ce0_local;
assign v16157_7_3_address0 = zext_ln886_2_fu_1580_p1;
assign v16157_7_3_ce0 = v16157_7_3_ce0_local;
assign v541_fu_1222_p3 = ((ap_phi_mux_icmp_ln873387_phi_fu_1151_p4[0:0] == 1'b1) ? v541385_fu_240 : add_ln872_fu_1208_p2);
assign v542_fu_1443_p2 = (select_ln872_fu_1214_p3 + 6'd4);
assign v621_10_address0 = zext_ln938_fu_1611_p1;
assign v621_10_ce0 = v621_10_ce0_local;
assign v621_10_d0 = v16157_5_1_q0;
assign v621_10_we0 = v621_10_we0_local;
assign v621_11_address0 = zext_ln938_fu_1611_p1;
assign v621_11_ce0 = v621_11_ce0_local;
assign v621_11_d0 = v16157_5_0_q0;
assign v621_11_we0 = v621_11_we0_local;
assign v621_12_address0 = zext_ln938_fu_1611_p1;
assign v621_12_ce0 = v621_12_ce0_local;
assign v621_12_d0 = v16157_4_3_q0;
assign v621_12_we0 = v621_12_we0_local;
assign v621_13_address0 = zext_ln938_fu_1611_p1;
assign v621_13_ce0 = v621_13_ce0_local;
assign v621_13_d0 = v16157_4_2_q0;
assign v621_13_we0 = v621_13_we0_local;
assign v621_14_address0 = zext_ln938_fu_1611_p1;
assign v621_14_ce0 = v621_14_ce0_local;
assign v621_14_d0 = v16157_4_1_q0;
assign v621_14_we0 = v621_14_we0_local;
assign v621_15_address0 = zext_ln938_fu_1611_p1;
assign v621_15_ce0 = v621_15_ce0_local;
assign v621_15_d0 = v16157_4_0_q0;
assign v621_15_we0 = v621_15_we0_local;
assign v621_16_address0 = zext_ln938_fu_1611_p1;
assign v621_16_ce0 = v621_16_ce0_local;
assign v621_16_d0 = v16157_3_3_q0;
assign v621_16_we0 = v621_16_we0_local;
assign v621_17_address0 = zext_ln938_fu_1611_p1;
assign v621_17_ce0 = v621_17_ce0_local;
assign v621_17_d0 = v16157_3_2_q0;
assign v621_17_we0 = v621_17_we0_local;
assign v621_18_address0 = zext_ln938_fu_1611_p1;
assign v621_18_ce0 = v621_18_ce0_local;
assign v621_18_d0 = v16157_3_1_q0;
assign v621_18_we0 = v621_18_we0_local;
assign v621_19_address0 = zext_ln938_fu_1611_p1;
assign v621_19_ce0 = v621_19_ce0_local;
assign v621_19_d0 = v16157_3_0_q0;
assign v621_19_we0 = v621_19_we0_local;
assign v621_1_address0 = zext_ln938_fu_1611_p1;
assign v621_1_ce0 = v621_1_ce0_local;
assign v621_1_d0 = v16157_7_2_q0;
assign v621_1_we0 = v621_1_we0_local;
assign v621_20_address0 = zext_ln938_fu_1611_p1;
assign v621_20_ce0 = v621_20_ce0_local;
assign v621_20_d0 = v16157_2_3_q0;
assign v621_20_we0 = v621_20_we0_local;
assign v621_21_address0 = zext_ln938_fu_1611_p1;
assign v621_21_ce0 = v621_21_ce0_local;
assign v621_21_d0 = v16157_2_2_q0;
assign v621_21_we0 = v621_21_we0_local;
assign v621_22_address0 = zext_ln938_fu_1611_p1;
assign v621_22_ce0 = v621_22_ce0_local;
assign v621_22_d0 = v16157_2_1_q0;
assign v621_22_we0 = v621_22_we0_local;
assign v621_23_address0 = zext_ln938_fu_1611_p1;
assign v621_23_ce0 = v621_23_ce0_local;
assign v621_23_d0 = v16157_2_0_q0;
assign v621_23_we0 = v621_23_we0_local;
assign v621_24_address0 = zext_ln938_fu_1611_p1;
assign v621_24_ce0 = v621_24_ce0_local;
assign v621_24_d0 = v16157_1_3_q0;
assign v621_24_we0 = v621_24_we0_local;
assign v621_25_address0 = zext_ln938_fu_1611_p1;
assign v621_25_ce0 = v621_25_ce0_local;
assign v621_25_d0 = v16157_1_2_q0;
assign v621_25_we0 = v621_25_we0_local;
assign v621_26_address0 = zext_ln938_fu_1611_p1;
assign v621_26_ce0 = v621_26_ce0_local;
assign v621_26_d0 = v16157_1_1_q0;
assign v621_26_we0 = v621_26_we0_local;
assign v621_27_address0 = zext_ln938_fu_1611_p1;
assign v621_27_ce0 = v621_27_ce0_local;
assign v621_27_d0 = v16157_1_0_q0;
assign v621_27_we0 = v621_27_we0_local;
assign v621_28_address0 = zext_ln938_fu_1611_p1;
assign v621_28_ce0 = v621_28_ce0_local;
assign v621_28_d0 = v16157_0_3_q0;
assign v621_28_we0 = v621_28_we0_local;
assign v621_29_address0 = zext_ln938_fu_1611_p1;
assign v621_29_ce0 = v621_29_ce0_local;
assign v621_29_d0 = v16157_0_2_q0;
assign v621_29_we0 = v621_29_we0_local;
assign v621_2_address0 = zext_ln938_fu_1611_p1;
assign v621_2_ce0 = v621_2_ce0_local;
assign v621_2_d0 = v16157_7_1_q0;
assign v621_2_we0 = v621_2_we0_local;
assign v621_30_address0 = zext_ln938_fu_1611_p1;
assign v621_30_ce0 = v621_30_ce0_local;
assign v621_30_d0 = v16157_0_1_q0;
assign v621_30_we0 = v621_30_we0_local;
assign v621_31_address0 = zext_ln938_fu_1611_p1;
assign v621_31_ce0 = v621_31_ce0_local;
assign v621_31_d0 = v16157_0_0_q0;
assign v621_31_we0 = v621_31_we0_local;
assign v621_3_address0 = zext_ln938_fu_1611_p1;
assign v621_3_ce0 = v621_3_ce0_local;
assign v621_3_d0 = v16157_7_0_q0;
assign v621_3_we0 = v621_3_we0_local;
assign v621_4_address0 = zext_ln938_fu_1611_p1;
assign v621_4_ce0 = v621_4_ce0_local;
assign v621_4_d0 = v16157_6_3_q0;
assign v621_4_we0 = v621_4_we0_local;
assign v621_5_address0 = zext_ln938_fu_1611_p1;
assign v621_5_ce0 = v621_5_ce0_local;
assign v621_5_d0 = v16157_6_2_q0;
assign v621_5_we0 = v621_5_we0_local;
assign v621_6_address0 = zext_ln938_fu_1611_p1;
assign v621_6_ce0 = v621_6_ce0_local;
assign v621_6_d0 = v16157_6_1_q0;
assign v621_6_we0 = v621_6_we0_local;
assign v621_7_address0 = zext_ln938_fu_1611_p1;
assign v621_7_ce0 = v621_7_ce0_local;
assign v621_7_d0 = v16157_6_0_q0;
assign v621_7_we0 = v621_7_we0_local;
assign v621_8_address0 = zext_ln938_fu_1611_p1;
assign v621_8_ce0 = v621_8_ce0_local;
assign v621_8_d0 = v16157_5_3_q0;
assign v621_8_we0 = v621_8_we0_local;
assign v621_9_address0 = zext_ln938_fu_1611_p1;
assign v621_9_ce0 = v621_9_ce0_local;
assign v621_9_d0 = v16157_5_2_q0;
assign v621_9_we0 = v621_9_we0_local;
assign v621_address0 = zext_ln938_fu_1611_p1;
assign v621_ce0 = v621_ce0_local;
assign v621_d0 = v16157_7_3_q0;
assign v621_we0 = v621_we0_local;
assign xor_ln873_fu_1457_p2 = (tmp_fu_1449_p3 ^ 1'd1);
assign zext_ln872_1_fu_1254_p1 = lshr_ln_fu_1234_p4;
assign zext_ln872_fu_1230_p1 = v541_fu_1222_p3;
assign zext_ln873_fu_1278_p1 = select_ln872_fu_1214_p3;
assign zext_ln876_1_fu_1473_p1 = add_ln876_reg_1721;
assign zext_ln876_2_fu_1494_p1 = add_ln876_1_fu_1489_p2;
assign zext_ln876_fu_1306_p1 = tmp_149_fu_1297_p4;
assign zext_ln878_1_fu_1531_p1 = add_ln878_reg_1733;
assign zext_ln878_2_fu_1552_p1 = add_ln878_1_fu_1547_p2;
assign zext_ln878_fu_1385_p1 = tmp_151_fu_1377_p3;
assign zext_ln884_1_fu_1499_p1 = add_ln884_reg_1727;
assign zext_ln884_2_fu_1520_p1 = add_ln884_1_fu_1515_p2;
assign zext_ln884_fu_1341_p1 = tmp_150_fu_1332_p4;
assign zext_ln886_1_fu_1559_p1 = add_ln886_reg_1739;
assign zext_ln886_2_fu_1580_p1 = add_ln886_1_fu_1575_p2;
assign zext_ln886_fu_1418_p1 = tmp_152_fu_1410_p3;
assign zext_ln938_fu_1611_p1 = tmp_148_fu_1605_p3;
always @ (posedge ap_clk) begin
    idxprom3_i2_cast_reg_1691[20:3] <= 18'b000000000000000000;
    idxprom1_i711_cast_reg_1699[17:3] <= 15'b000000000000000;
end
endmodule 