Analysis & Elaboration report for PDUA
Sun Jun 05 05:24:12 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |PDUA
  5. Parameter Settings for User Entity Instance: IR:ir_component
  6. Parameter Settings for User Entity Instance: Register_Bank:register_bank_component
  7. Parameter Settings for User Entity Instance: MAR:mar_component
  8. Parameter Settings for User Entity Instance: MDR:mdr_component
  9. Parameter Settings for User Entity Instance: spram:spram_component
 10. Parameter Settings for User Entity Instance: Control_unit:Control_Unit_component|add_sub:add_sub_component
 11. Parameter Settings for User Entity Instance: Control_unit:Control_Unit_component|add_sub:add_sub_component|nbit_adder:adder
 12. Parameter Settings for User Entity Instance: ALU:ALU_component
 13. Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit
 14. Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:AplusB
 15. Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:AplusB|nbit_adder:adder
 16. Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:Bplus1
 17. Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:Bplus1|nbit_adder:adder
 18. Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:negB
 19. Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:negB|nbit_adder:adder
 20. Parameter Settings for User Entity Instance: ALU:ALU_component|flag_register:flag_register
 21. Parameter Settings for User Entity Instance: ALU:ALU_component|shif_unit:shif_unit
 22. Analysis & Elaboration Settings
 23. Port Connectivity Checks: "ALU:ALU_component|processing_unit:Processing_unit|add_sub:negB"
 24. Port Connectivity Checks: "ALU:ALU_component|processing_unit:Processing_unit|add_sub:Bplus1"
 25. Port Connectivity Checks: "ALU:ALU_component|processing_unit:Processing_unit|add_sub:AplusB"
 26. Port Connectivity Checks: "INT_REG:INT_REG_COMPONENT"
 27. Port Connectivity Checks: "Control_unit:Control_Unit_component|add_sub:add_sub_component"
 28. Port Connectivity Checks: "Control_unit:Control_Unit_component"
 29. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Jun 05 05:24:12 2022       ;
; Quartus Prime Version         ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                 ; PDUA                                        ;
; Top-level Entity Name         ; PDUA                                        ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |PDUA ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; MAX_WIDTH      ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:ir_component ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; max_width      ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_Bank:register_bank_component ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                            ;
; addr_width     ; 3     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAR:mar_component ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; max_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MDR:mdr_component ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; max_width      ; 2     ; Signed Integer                        ;
; data_width     ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spram:spram_component ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; data_width     ; 8     ; Signed Integer                            ;
; addr_width     ; 2     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control_unit:Control_Unit_component|add_sub:add_sub_component ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control_unit:Control_Unit_component|add_sub:add_sub_component|nbit_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_component ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; max_width      ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:AplusB ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:AplusB|nbit_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:Bplus1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:Bplus1|nbit_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:negB ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_component|processing_unit:Processing_unit|add_sub:negB|nbit_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_component|flag_register:flag_register ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; x              ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_component|shif_unit:shif_unit ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; PDUA               ; PDUA               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_component|processing_unit:Processing_unit|add_sub:negB" ;
+----------+-------+----------+--------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                      ;
+----------+-------+----------+--------------------------------------------------------------+
; a        ; Input ; Info     ; Stuck at GND                                                 ;
; addn_sub ; Input ; Info     ; Stuck at VCC                                                 ;
+----------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_component|processing_unit:Processing_unit|add_sub:Bplus1" ;
+----------+-------+----------+----------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                        ;
+----------+-------+----------+----------------------------------------------------------------+
; b[7..1]  ; Input ; Info     ; Stuck at GND                                                   ;
; b[0]     ; Input ; Info     ; Stuck at VCC                                                   ;
; addn_sub ; Input ; Info     ; Stuck at GND                                                   ;
+----------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_component|processing_unit:Processing_unit|add_sub:AplusB" ;
+----------+-------+----------+----------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                        ;
+----------+-------+----------+----------------------------------------------------------------+
; addn_sub ; Input ; Info     ; Stuck at GND                                                   ;
+----------+-------+----------+----------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "INT_REG:INT_REG_COMPONENT" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; d    ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control_unit:Control_Unit_component|add_sub:add_sub_component"                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[2..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addn_sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control_unit:Control_Unit_component"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; u_i[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Jun 05 05:23:59 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PDUA -c PDUA --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pdua.vhd
    Info (12022): Found design unit 1: PDUA-PDUA_ctrl File: C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd Line: 18
    Info (12023): Found entity 1: PDUA File: C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file add_sub.vhd
    Info (12022): Found design unit 1: add_sub-rtl File: C:/Users/juan/Desktop/PDUA_Final/add_sub.vhd Line: 14
    Info (12023): Found entity 1: add_sub File: C:/Users/juan/Desktop/PDUA_Final/add_sub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-RTL File: C:/Users/juan/Desktop/PDUA_Final/ALU.vhd Line: 20
    Info (12023): Found entity 1: ALU File: C:/Users/juan/Desktop/PDUA_Final/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: Control_unit-RTL File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 21
    Info (12023): Found entity 1: Control_unit File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flag_register.vhd
    Info (12022): Found design unit 1: flag_register-rtl File: C:/Users/juan/Desktop/PDUA_Final/flag_register.vhd Line: 16
    Info (12023): Found entity 1: flag_register File: C:/Users/juan/Desktop/PDUA_Final/flag_register.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-gatelevel File: C:/Users/juan/Desktop/PDUA_Final/full_adder.vhd Line: 13
    Info (12023): Found entity 1: full_adder File: C:/Users/juan/Desktop/PDUA_Final/full_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file int_reg.vhd
    Info (12022): Found design unit 1: INT_REG-RTL File: C:/Users/juan/Desktop/PDUA_Final/INT_REG.vhd Line: 17
    Info (12023): Found entity 1: INT_REG File: C:/Users/juan/Desktop/PDUA_Final/INT_REG.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-rtl File: C:/Users/juan/Desktop/PDUA_Final/IR.vhd Line: 18
    Info (12023): Found entity 1: IR File: C:/Users/juan/Desktop/PDUA_Final/IR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mar.vhd
    Info (12022): Found design unit 1: MAR-rtl File: C:/Users/juan/Desktop/PDUA_Final/MAR.vhd Line: 18
    Info (12023): Found entity 1: MAR File: C:/Users/juan/Desktop/PDUA_Final/MAR.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mdr.vhd
    Info (12022): Found design unit 1: MDR-RTL File: C:/Users/juan/Desktop/PDUA_Final/MDR.vhd Line: 21
    Info (12023): Found entity 1: MDR File: C:/Users/juan/Desktop/PDUA_Final/MDR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nbit_adder.vhd
    Info (12022): Found design unit 1: nbit_adder-rtl File: C:/Users/juan/Desktop/PDUA_Final/nbit_adder.vhd Line: 14
    Info (12023): Found entity 1: nbit_adder File: C:/Users/juan/Desktop/PDUA_Final/nbit_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file processing_unit.vhd
    Info (12022): Found design unit 1: processing_unit-rtl File: C:/Users/juan/Desktop/PDUA_Final/processing_unit.vhd Line: 18
    Info (12023): Found entity 1: processing_unit File: C:/Users/juan/Desktop/PDUA_Final/processing_unit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register_bank.vhd
    Info (12022): Found design unit 1: Register_Bank-rtl File: C:/Users/juan/Desktop/PDUA_Final/Register_Bank.vhd Line: 22
    Info (12023): Found entity 1: Register_Bank File: C:/Users/juan/Desktop/PDUA_Final/Register_Bank.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file shif_unit.vhd
    Info (12022): Found design unit 1: shif_unit-rtl File: C:/Users/juan/Desktop/PDUA_Final/shif_unit.vhd Line: 15
    Info (12023): Found entity 1: shif_unit File: C:/Users/juan/Desktop/PDUA_Final/shif_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file spram.vhd
    Info (12022): Found design unit 1: spram-rtl File: C:/Users/juan/Desktop/PDUA_Final/spram.vhd Line: 18
    Info (12023): Found entity 1: spram File: C:/Users/juan/Desktop/PDUA_Final/spram.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file upc.vhd
    Info (12022): Found design unit 1: upc-RTL File: C:/Users/juan/Desktop/PDUA_Final/upc.vhd Line: 17
    Info (12023): Found entity 1: upc File: C:/Users/juan/Desktop/PDUA_Final/upc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uprogrammemory.vhd
    Info (12022): Found design unit 1: uProgramMemory-behavioral File: C:/Users/juan/Desktop/PDUA_Final/uProgramMemory.vhd Line: 11
    Info (12023): Found entity 1: uProgramMemory File: C:/Users/juan/Desktop/PDUA_Final/uProgramMemory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pdua_tb.vhd
    Info (12022): Found design unit 1: PDUA_tb-testbench File: C:/Users/juan/Desktop/PDUA_Final/PDUA_tb.vhd Line: 8
    Info (12023): Found entity 1: PDUA_tb File: C:/Users/juan/Desktop/PDUA_Final/PDUA_tb.vhd Line: 5
Info (12127): Elaborating entity "PDUA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PDUA.vhd(53): object "iom" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd Line: 53
Info (12128): Elaborating entity "IR" for hierarchy "IR:ir_component" File: C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd Line: 82
Info (12128): Elaborating entity "Register_Bank" for hierarchy "Register_Bank:register_bank_component" File: C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd Line: 91
Info (12128): Elaborating entity "MAR" for hierarchy "MAR:mar_component" File: C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd Line: 102
Info (12128): Elaborating entity "MDR" for hierarchy "MDR:mdr_component" File: C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd Line: 112
Warning (10036): Verilog HDL or VHDL warning at MDR.vhd(23): object "ena" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/MDR.vhd Line: 23
Warning (10036): Verilog HDL or VHDL warning at MDR.vhd(24): object "rst" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/MDR.vhd Line: 24
Warning (10036): Verilog HDL or VHDL warning at MDR.vhd(25): object "clk" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/MDR.vhd Line: 25
Info (12128): Elaborating entity "spram" for hierarchy "spram:spram_component" File: C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd Line: 123
Info (12128): Elaborating entity "Control_unit" for hierarchy "Control_unit:Control_Unit_component" File: C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd Line: 137
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(30): object "ir_en" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(31): object "mar_en" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 31
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(32): object "bank_wr_en" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 32
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(33): object "selop" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(34): object "shamt" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(35): object "mdr_en" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(36): object "mdr_alu_n" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(37): object "BusB_addr" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(38): object "BusC_addr" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(39): object "wr_rdn" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(40): object "enaf" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(41): object "iom" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(42): object "ir_clr" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(45): object "int_clr" assigned a value but never read File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 45
Info (10041): Inferred latch for "d[0]" at control_unit.vhd(119) File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 119
Info (10041): Inferred latch for "d[1]" at control_unit.vhd(119) File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 119
Info (10041): Inferred latch for "d[2]" at control_unit.vhd(119) File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 119
Info (10041): Inferred latch for "load" at control_unit.vhd(110) File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 110
Info (12128): Elaborating entity "upc" for hierarchy "Control_unit:Control_Unit_component|upc:upc_component" File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 76
Info (12128): Elaborating entity "add_sub" for hierarchy "Control_unit:Control_Unit_component|add_sub:add_sub_component" File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 90
Info (12128): Elaborating entity "nbit_adder" for hierarchy "Control_unit:Control_Unit_component|add_sub:add_sub_component|nbit_adder:adder" File: C:/Users/juan/Desktop/PDUA_Final/add_sub.vhd Line: 27
Info (12128): Elaborating entity "full_adder" for hierarchy "Control_unit:Control_Unit_component|add_sub:add_sub_component|nbit_adder:adder|full_adder:\adder:2:BITN:BN" File: C:/Users/juan/Desktop/PDUA_Final/nbit_adder.vhd Line: 23
Info (12128): Elaborating entity "uProgramMemory" for hierarchy "Control_unit:Control_Unit_component|uProgramMemory:uProgramMemory_component" File: C:/Users/juan/Desktop/PDUA_Final/control_unit.vhd Line: 99
Info (12128): Elaborating entity "INT_REG" for hierarchy "INT_REG:INT_REG_COMPONENT" File: C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd Line: 151
Warning (10541): VHDL Signal Declaration warning at INT_REG.vhd(19): used implicit default value for signal "ena" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/juan/Desktop/PDUA_Final/INT_REG.vhd Line: 19
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_component" File: C:/Users/juan/Desktop/PDUA_Final/PDUA.vhd Line: 163
Info (12128): Elaborating entity "processing_unit" for hierarchy "ALU:ALU_component|processing_unit:Processing_unit" File: C:/Users/juan/Desktop/PDUA_Final/ALU.vhd Line: 32
Info (12128): Elaborating entity "add_sub" for hierarchy "ALU:ALU_component|processing_unit:Processing_unit|add_sub:AplusB" File: C:/Users/juan/Desktop/PDUA_Final/processing_unit.vhd Line: 41
Info (12128): Elaborating entity "nbit_adder" for hierarchy "ALU:ALU_component|processing_unit:Processing_unit|add_sub:AplusB|nbit_adder:adder" File: C:/Users/juan/Desktop/PDUA_Final/add_sub.vhd Line: 27
Info (12128): Elaborating entity "flag_register" for hierarchy "ALU:ALU_component|flag_register:flag_register" File: C:/Users/juan/Desktop/PDUA_Final/ALU.vhd Line: 41
Info (12128): Elaborating entity "shif_unit" for hierarchy "ALU:ALU_component|shif_unit:shif_unit" File: C:/Users/juan/Desktop/PDUA_Final/ALU.vhd Line: 53
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4839 megabytes
    Info: Processing ended: Sun Jun 05 05:24:12 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:26


