
*** Running vivado
    with args -log _7Seg_Driver_Choice.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source _7Seg_Driver_Choice.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source _7Seg_Driver_Choice.tcl -notrace
Command: link_design -top _7Seg_Driver_Choice -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 698.207 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[8]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[9]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[10]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[8]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[9]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[10]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[8]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[9]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[10]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[1]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[2]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[3]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[4]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[7]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[8]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[9]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[10]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[1]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[1]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[2]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[2]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[3]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[3]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[4]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[4]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_RESET'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CD'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_SCK'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CMD'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[0]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[1]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[2]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[3]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MISO'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MOSI'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_SCLK'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_CSN'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[2]'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMP_SCL'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMP_SDA'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMP_INT'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMP_CT'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'M_CLK'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'M_DATA'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'M_LRSEL'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AUD_PWM'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AUD_SD'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD_IN'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RXD_OUT'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RTS'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ETH_MDC'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ETH_MDIO'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ETH_RSTN'. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:234]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:235]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc:235]
Finished Parsing XDC File [D:/verilog/verilog/project_3/project_3.srcs/constrs_1/new/project_3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 812.254 ; gain = 420.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.435 . Memory (MB): peak = 831.715 ; gain = 19.461

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 116fa990c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1371.312 ; gain = 539.598

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 116fa990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1567.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 116fa990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1567.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 116fa990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1567.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 116fa990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1567.703 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 116fa990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1567.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 116fa990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1567.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1567.703 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 116fa990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1567.703 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 116fa990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1567.703 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 116fa990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.703 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.703 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 116fa990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.703 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1567.703 ; gain = 755.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.703 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1567.703 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/verilog/verilog/project_3/project_3.runs/impl_1/_7Seg_Driver_Choice_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file _7Seg_Driver_Choice_drc_opted.rpt -pb _7Seg_Driver_Choice_drc_opted.pb -rpx _7Seg_Driver_Choice_drc_opted.rpx
Command: report_drc -file _7Seg_Driver_Choice_drc_opted.rpt -pb _7Seg_Driver_Choice_drc_opted.pb -rpx _7Seg_Driver_Choice_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/verilog/verilog/project_3/project_3.runs/impl_1/_7Seg_Driver_Choice_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.703 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d387b0aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1567.703 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d387b0aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.605 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12ea7d2b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.616 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12ea7d2b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.618 . Memory (MB): peak = 1567.703 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12ea7d2b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.620 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12ea7d2b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 17aa7fe98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.858 . Memory (MB): peak = 1567.703 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17aa7fe98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.861 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17aa7fe98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.863 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14dae37f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.867 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b3ba6d91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.874 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b3ba6d91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.874 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23654e9b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23654e9b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23654e9b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.703 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 23654e9b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 23654e9b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23654e9b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23654e9b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.703 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.703 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 23654e9b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.703 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23654e9b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.703 ; gain = 0.000
Ending Placer Task | Checksum: 19a14ebcd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.703 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 101 Warnings, 101 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1567.703 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1573.820 ; gain = 6.117
INFO: [Common 17-1381] The checkpoint 'D:/verilog/verilog/project_3/project_3.runs/impl_1/_7Seg_Driver_Choice_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file _7Seg_Driver_Choice_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1573.820 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file _7Seg_Driver_Choice_utilization_placed.rpt -pb _7Seg_Driver_Choice_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file _7Seg_Driver_Choice_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1573.820 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 101 Warnings, 101 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1584.254 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1602.117 ; gain = 17.863
INFO: [Common 17-1381] The checkpoint 'D:/verilog/verilog/project_3/project_3.runs/impl_1/_7Seg_Driver_Choice_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: de2b29ff ConstDB: 0 ShapeSum: bbe9c1ce RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 115d8b6e5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1727.410 ; gain = 116.219
Post Restoration Checksum: NetGraph: 1ed8c60d NumContArr: f6fff0d8 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 115d8b6e5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1733.219 ; gain = 122.027

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 115d8b6e5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1733.219 ; gain = 122.027
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 6e006d6b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1737.125 ; gain = 125.934

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 31
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 31
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 135ad4411

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1740.039 ; gain = 128.848

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: e50e62ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1740.039 ; gain = 128.848
Phase 4 Rip-up And Reroute | Checksum: e50e62ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1740.039 ; gain = 128.848

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: e50e62ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1740.039 ; gain = 128.848

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: e50e62ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1740.039 ; gain = 128.848
Phase 6 Post Hold Fix | Checksum: e50e62ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1740.039 ; gain = 128.848

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0300736 %
  Global Horizontal Routing Utilization  = 0.0213129 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: e50e62ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1740.039 ; gain = 128.848

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e50e62ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1742.078 ; gain = 130.887

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d93efc2d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1742.078 ; gain = 130.887
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1742.078 ; gain = 130.887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 101 Warnings, 101 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1742.078 ; gain = 139.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.078 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1751.957 ; gain = 9.879
INFO: [Common 17-1381] The checkpoint 'D:/verilog/verilog/project_3/project_3.runs/impl_1/_7Seg_Driver_Choice_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file _7Seg_Driver_Choice_drc_routed.rpt -pb _7Seg_Driver_Choice_drc_routed.pb -rpx _7Seg_Driver_Choice_drc_routed.rpx
Command: report_drc -file _7Seg_Driver_Choice_drc_routed.rpt -pb _7Seg_Driver_Choice_drc_routed.pb -rpx _7Seg_Driver_Choice_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/verilog/verilog/project_3/project_3.runs/impl_1/_7Seg_Driver_Choice_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file _7Seg_Driver_Choice_methodology_drc_routed.rpt -pb _7Seg_Driver_Choice_methodology_drc_routed.pb -rpx _7Seg_Driver_Choice_methodology_drc_routed.rpx
Command: report_methodology -file _7Seg_Driver_Choice_methodology_drc_routed.rpt -pb _7Seg_Driver_Choice_methodology_drc_routed.pb -rpx _7Seg_Driver_Choice_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/verilog/verilog/project_3/project_3.runs/impl_1/_7Seg_Driver_Choice_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file _7Seg_Driver_Choice_power_routed.rpt -pb _7Seg_Driver_Choice_power_summary_routed.pb -rpx _7Seg_Driver_Choice_power_routed.rpx
Command: report_power -file _7Seg_Driver_Choice_power_routed.rpt -pb _7Seg_Driver_Choice_power_summary_routed.pb -rpx _7Seg_Driver_Choice_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 102 Warnings, 101 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file _7Seg_Driver_Choice_route_status.rpt -pb _7Seg_Driver_Choice_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file _7Seg_Driver_Choice_timing_summary_routed.rpt -pb _7Seg_Driver_Choice_timing_summary_routed.pb -rpx _7Seg_Driver_Choice_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file _7Seg_Driver_Choice_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file _7Seg_Driver_Choice_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file _7Seg_Driver_Choice_bus_skew_routed.rpt -pb _7Seg_Driver_Choice_bus_skew_routed.pb -rpx _7Seg_Driver_Choice_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 15:22:53 2025...

*** Running vivado
    with args -log _7Seg_Driver_Choice.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source _7Seg_Driver_Choice.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source _7Seg_Driver_Choice.tcl -notrace
Command: open_checkpoint _7Seg_Driver_Choice_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 289.160 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 697.867 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1374.203 ; gain = 17.523
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1374.203 ; gain = 17.523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1374.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1374.203 ; gain = 1085.043
Command: write_bitstream -force _7Seg_Driver_Choice.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./_7Seg_Driver_Choice.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1845.547 ; gain = 471.344
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 15:23:42 2025...

*** Running vivado
    with args -log _7Seg_Driver_Choice.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source _7Seg_Driver_Choice.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source _7Seg_Driver_Choice.tcl -notrace
Command: open_checkpoint _7Seg_Driver_Choice_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 288.758 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 697.816 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1373.246 ; gain = 17.535
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1373.246 ; gain = 17.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1373.246 ; gain = 1084.488
Command: write_bitstream -force _7Seg_Driver_Choice.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./_7Seg_Driver_Choice.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1843.758 ; gain = 470.512
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 15:25:16 2025...
