

================================================================
== Vitis HLS Report for 'fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS'
================================================================
* Date:           Fri Dec 13 13:11:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.217 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.980 us|  0.980 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_RESET_LINEBUFFERS_PROLOG_COLS  |       96|       96|         2|          1|          1|    96|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       80|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       25|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       25|      152|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_112_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln490_fu_164_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln840_18_fu_175_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln840_fu_124_p2        |         +|   0|  0|   9|           2|           1|
    |icmp_ln1027_1_fu_130_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln1027_fu_106_p2      |      icmp|   0|  0|  10|           7|           7|
    |select_ln1027_2_fu_144_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln1027_fu_136_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  80|          38|          29|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_V_load             |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_m_V_load             |   9|          2|    2|          4|
    |c_V_fu_48                             |   9|          2|    6|         12|
    |indvar_flatten_fu_56                  |   9|          2|    7|         14|
    |m_V_fu_52                             |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c_V_fu_48                |  6|   0|    6|          0|
    |indvar_flatten_fu_56     |  7|   0|    7|          0|
    |m_V_fu_52                |  2|   0|    2|          0|
    |zext_ln490_1_reg_220     |  7|   0|   64|         57|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 25|   0|   82|         57|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS|  return value|
|lbuf_V_0_address0  |  out|    7|   ap_memory|                                             lbuf_V_0|         array|
|lbuf_V_0_ce0       |  out|    1|   ap_memory|                                             lbuf_V_0|         array|
|lbuf_V_0_we0       |  out|    1|   ap_memory|                                             lbuf_V_0|         array|
|lbuf_V_0_d0        |  out|   20|   ap_memory|                                             lbuf_V_0|         array|
|lbuf_V_1_address0  |  out|    7|   ap_memory|                                             lbuf_V_1|         array|
|lbuf_V_1_ce0       |  out|    1|   ap_memory|                                             lbuf_V_1|         array|
|lbuf_V_1_we0       |  out|    1|   ap_memory|                                             lbuf_V_1|         array|
|lbuf_V_1_d0        |  out|   20|   ap_memory|                                             lbuf_V_1|         array|
|lbuf_V_1_q0        |   in|   20|   ap_memory|                                             lbuf_V_1|         array|
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+

