EDA Netlist Writer report for fpga_intro
Wed Nov 02 19:24:56 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; EDA Netlist Writer Summary                                    ;
+---------------------------+-----------------------------------+
; EDA Netlist Writer Status ; Failed - Wed Nov 02 19:24:56 2016 ;
; Revision Name             ; fpga_intro                        ;
; Top-level Entity Name     ; DE0_Nano_SoC_top_level            ;
; Family                    ; Cyclone V                         ;
+---------------------------+-----------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Nov 02 19:24:51 2016
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off fpga_intro -c fpga_intro
Error (204012): Can't generate netlist output files because the file "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204009): Can't generate netlist output files because the license for encrypted file "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" is not available
Error (204012): Can't generate netlist output files because the file "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204009): Can't generate netlist output files because the license for encrypted file "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" is not available
Error (204012): Can't generate netlist output files because the file "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204009): Can't generate netlist output files because the license for encrypted file "d:/temp/fpga_epfl/parallel_port/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v" is not available
Error: Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 0 warnings
    Error: Peak virtual memory: 853 megabytes
    Error: Processing ended: Wed Nov 02 19:24:56 2016
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:04


