Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 14:38:10 2024
| Host         : AbhiritLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file timeMultiplexingMain_control_sets_placed.rpt
| Design       : timeMultiplexingMain
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|       Clock Signal       |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|  c10/O30                 |                         |                         |                1 |              2 |         2.00 |
|  c3/E[0]                 |                         |                         |                4 |              7 |         1.75 |
|  c3/r_reg[6]_i_5__0_0[0] |                         |                         |                3 |              7 |         2.33 |
|  c3/r_reg[6]_i_6_0[0]    |                         |                         |                2 |              7 |         3.50 |
|  slow_clk_BUFG           |                         | reset_IBUF              |                4 |              8 |         2.00 |
|  slow_clk_BUFG           | c3/count[15]_i_2__1_n_0 |                         |                3 |              8 |         2.67 |
|  slow_clk_BUFG           | c3/count[15]_i_2__1_n_0 | c3/count[15]_i_1__0_n_0 |                4 |              8 |         2.00 |
|  slow_clk_BUFG           | c1/count[15]_i_2_n_0    | c1/count[15]_i_1_n_0    |                4 |              8 |         2.00 |
|  slow_clk_BUFG           | c1/count[15]_i_2_n_0    | c1/count[13]_i_1__1_n_0 |                3 |              8 |         2.67 |
|  slow_clk_BUFG           | c4/count[15]_i_2__2_n_0 | c4/count                |                5 |             16 |         3.20 |
|  slow_clk_BUFG           | c2/count[15]_i_2__0_n_0 | c2/count                |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG           |                         |                         |                9 |             33 |         3.67 |
|  slow_clk_BUFG           |                         |                         |               24 |             72 |         3.00 |
+--------------------------+-------------------------+-------------------------+------------------+----------------+--------------+


