// Seed: 2843802996
macromodule module_0 (
    input supply0 id_0
    , id_6,
    output tri0 id_1,
    input wor id_2,
    output tri0 id_3,
    output tri id_4
);
  assign id_3 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_5 = 32'd40
) (
    input  uwire id_0,
    input  wor   _id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  uwire _id_5,
    input  tri   id_6,
    output wand  id_7,
    input  wire  id_8
);
  logic [id_1 : id_5] id_10;
  ;
  assign id_7 = (1) || id_4 || id_6 == id_4;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_6,
      id_7,
      id_7
  );
endmodule
