Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 20 12:12:39 2021
| Host         : Robins-Pc running 64-bit major release  (build 9200)
| Command      : report_methodology -file xillydemo_methodology_drc_routed.rpt -pb xillydemo_methodology_drc_routed.pb -rpx xillydemo_methodology_drc_routed.rpx
| Design       : xillydemo
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell xillybus_ins/md4_core_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_md4_core1/Clock_cycles_reg[0]/CLR, top_md4_core1/Clock_cycles_reg[10]/CLR, top_md4_core1/Clock_cycles_reg[11]/CLR, top_md4_core1/Clock_cycles_reg[12]/CLR, top_md4_core1/Clock_cycles_reg[13]/CLR, top_md4_core1/Clock_cycles_reg[14]/CLR, top_md4_core1/Clock_cycles_reg[15]/CLR, top_md4_core1/Clock_cycles_reg[16]/CLR, top_md4_core1/Clock_cycles_reg[17]/CLR, top_md4_core1/Clock_cycles_reg[18]/CLR, top_md4_core1/Clock_cycles_reg[19]/CLR, top_md4_core1/Clock_cycles_reg[1]/CLR, top_md4_core1/Clock_cycles_reg[20]/CLR, top_md4_core1/Clock_cycles_reg[21]/CLR, top_md4_core1/Clock_cycles_reg[22]/CLR (the first 15 of 928 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


