// Seed: 879082489
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6,
    input tri id_7,
    input wire id_8,
    input wire id_9,
    output wire id_10,
    output wor id_11,
    input supply1 id_12,
    input tri id_13,
    input wand id_14,
    input wire id_15,
    input supply1 id_16,
    input supply1 id_17
);
  always_ff #1 disable id_19;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1
    , id_15,
    input tri id_2,
    input supply1 id_3,
    input tri id_4,
    output uwire id_5#(.id_16(1'h0)),
    input tri0 id_6,
    output wor id_7,
    output uwire id_8,
    input wor id_9,
    output supply0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    input wor id_13
);
  assign id_7 = -1'b0;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_2,
      id_5,
      id_13,
      id_3,
      id_2,
      id_4,
      id_0,
      id_3,
      id_8,
      id_8,
      id_6,
      id_13,
      id_2,
      id_9,
      id_0,
      id_3
  );
  assign id_15 = 1;
endmodule
