{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730732335937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  4 17:58:55 2024 " "Processing started: Mon Nov  4 17:58:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730732335937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732335937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off c4 -c c4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off c4 -c c4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732335937 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1730732336056 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "c4.v(69) " "Verilog HDL Module Instantiation warning at c4.v(69): ignored dangling comma in List of Port Connections" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1730732340284 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "c4.v(88) " "Verilog HDL Module Instantiation warning at c4.v(88): ignored dangling comma in List of Port Connections" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1730732340284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MODRM modrm core.v(74) " "Verilog HDL Declaration information at core.v(74): object \"MODRM\" differs only in case from object \"modrm\" in the same scope" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730732340285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTR intr core.v(74) " "Verilog HDL Declaration information at core.v(74): object \"INTR\" differs only in case from object \"intr\" in the same scope" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730732340285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c4.v 2 2 " "Found 2 design units, including 2 entities, in source file c4.v" { { "Info" "ISGN_ENTITY_NAME" "1 c4 " "Found entity 1: c4" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732340287 ""} { "Info" "ISGN_ENTITY_NAME" "2 core " "Found entity 2: core" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732340287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c4 " "Elaborating entity \"c4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730732340340 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED c4.v(6) " "Output port \"LED\" at c4.v(6) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG c4.v(23) " "Output port \"SEG\" at c4.v(23) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_A c4.v(29) " "Output port \"SDRAM_A\" at c4.v(29) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_B c4.v(30) " "Output port \"SDRAM_B\" at c4.v(30) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX c4.v(9) " "Output port \"TX\" at c4.v(9) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCL c4.v(10) " "Output port \"SCL\" at c4.v(10) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCL c4.v(12) " "Output port \"I2C_SCL\" at c4.v(12) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PS2_CLK c4.v(14) " "Output port \"PS2_CLK\" at c4.v(14) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_E c4.v(25) " "Output port \"LCD_E\" at c4.v(25) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW c4.v(26) " "Output port \"LCD_RW\" at c4.v(26) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS c4.v(27) " "Output port \"LCD_RS\" at c4.v(27) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_RAS c4.v(31) " "Output port \"SDRAM_RAS\" at c4.v(31) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_CAS c4.v(32) " "Output port \"SDRAM_CAS\" at c4.v(32) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_WE c4.v(33) " "Output port \"SDRAM_WE\" at c4.v(33) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_L c4.v(34) " "Output port \"SDRAM_L\" at c4.v(34) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_U c4.v(35) " "Output port \"SDRAM_U\" at c4.v(35) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_CKE c4.v(36) " "Output port \"SDRAM_CKE\" at c4.v(36) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_CLK c4.v(37) " "Output port \"SDRAM_CLK\" at c4.v(37) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_CS c4.v(39) " "Output port \"SDRAM_CS\" at c4.v(39) has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730732340341 "|c4"}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/pll.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732340347 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730732340347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:UPLL " "Elaborating entity \"pll\" for hierarchy \"pll:UPLL\"" {  } { { "c4.v" "UPLL" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:UPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:UPLL\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/pll.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:UPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:UPLL\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/pll.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:UPLL\|altpll:altpll_component " "Instantiated megafunction \"pll:UPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340374 ""}  } { { "pll.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/pll.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730732340374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732340393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:UPLL\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:UPLL\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X x vga.v(25) " "Verilog HDL Declaration information at vga.v(25): object \"X\" differs only in case from object \"x\" in the same scope" {  } { { "vga.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730732340396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y vga.v(26) " "Verilog HDL Declaration information at vga.v(26): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "vga.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730732340396 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga.v 1 1 " "Using design file vga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732340396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730732340396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:UVGA " "Elaborating entity \"vga\" for hierarchy \"vga:UVGA\"" {  } { { "c4.v" "UVGA" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(27) " "Verilog HDL assignment warning at vga.v(27): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340397 "|c4|vga:UVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(28) " "Verilog HDL assignment warning at vga.v(28): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340397 "|c4|vga:UVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(37) " "Verilog HDL assignment warning at vga.v(37): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340397 "|c4|vga:UVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(38) " "Verilog HDL assignment warning at vga.v(38): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340397 "|c4|vga:UVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 vga.v(40) " "Verilog HDL assignment warning at vga.v(40): truncated value with size 32 to match size of target (15)" {  } { { "vga.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340397 "|c4|vga:UVGA"}
{ "Warning" "WSGN_SEARCH_FILE" "memory.v 1 1 " "Using design file memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/memory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732340398 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730732340398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:MEM " "Elaborating entity \"memory\" for hierarchy \"memory:MEM\"" {  } { { "c4.v" "MEM" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:MEM\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/memory.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:MEM\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/memory.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.mif " "Parameter \"init_file\" = \"mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732340410 ""}  } { { "memory.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/memory.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730732340410 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M10K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M10K blocks -- using available memory blocks" {  } { { "db/altsyncram_ual2.tdf" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/altsyncram_ual2.tdf" 1346 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ual2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ual2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ual2 " "Found entity 1: altsyncram_ual2" {  } { { "db/altsyncram_ual2.tdf" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/altsyncram_ual2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732340429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ual2 memory:MEM\|altsyncram:altsyncram_component\|altsyncram_ual2:auto_generated " "Elaborating entity \"altsyncram_ual2\" for hierarchy \"memory:MEM\|altsyncram:altsyncram_component\|altsyncram_ual2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732340446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa memory:MEM\|altsyncram:altsyncram_component\|altsyncram_ual2:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"memory:MEM\|altsyncram:altsyncram_component\|altsyncram_ual2:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_ual2.tdf" "decode2" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/altsyncram_ual2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732340463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a memory:MEM\|altsyncram:altsyncram_component\|altsyncram_ual2:auto_generated\|decode_f8a:rden_decode_a " "Elaborating entity \"decode_f8a\" for hierarchy \"memory:MEM\|altsyncram:altsyncram_component\|altsyncram_ual2:auto_generated\|decode_f8a:rden_decode_a\"" {  } { { "db/altsyncram_ual2.tdf" "rden_decode_a" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/altsyncram_ual2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/mux_6nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732340479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb memory:MEM\|altsyncram:altsyncram_component\|altsyncram_ual2:auto_generated\|mux_6nb:mux4 " "Elaborating entity \"mux_6nb\" for hierarchy \"memory:MEM\|altsyncram:altsyncram_component\|altsyncram_ual2:auto_generated\|mux_6nb:mux4\"" {  } { { "db/altsyncram_ual2.tdf" "mux4" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/altsyncram_ual2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:CORE " "Elaborating entity \"core\" for hierarchy \"core:CORE\"" {  } { { "c4.v" "CORE" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732340481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(91) " "Verilog HDL assignment warning at core.v(91): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340483 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(92) " "Verilog HDL assignment warning at core.v(92): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340483 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(97) " "Verilog HDL assignment warning at core.v(97): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340483 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(202) " "Verilog HDL assignment warning at core.v(202): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340483 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core.v(238) " "Verilog HDL assignment warning at core.v(238): truncated value with size 32 to match size of target (3)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340483 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 core.v(280) " "Verilog HDL assignment warning at core.v(280): truncated value with size 32 to match size of target (8)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340483 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core.v(289) " "Verilog HDL assignment warning at core.v(289): truncated value with size 32 to match size of target (3)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340484 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(312) " "Verilog HDL assignment warning at core.v(312): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340484 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(322) " "Verilog HDL assignment warning at core.v(322): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340484 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(324) " "Verilog HDL assignment warning at core.v(324): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340484 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core.v(352) " "Verilog HDL assignment warning at core.v(352): truncated value with size 32 to match size of target (3)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340484 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core.v(361) " "Verilog HDL assignment warning at core.v(361): truncated value with size 32 to match size of target (3)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340484 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "core.v(245) " "Verilog HDL Casex/Casez warning at core.v(245): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 245 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1730732340484 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "core.v(258) " "Verilog HDL Casex/Casez warning at core.v(258): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 258 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1730732340484 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "core.v(317) " "Verilog HDL Casex/Casez warning at core.v(317): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 317 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1730732340484 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(387) " "Verilog HDL assignment warning at core.v(387): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340490 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(421) " "Verilog HDL assignment warning at core.v(421): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340490 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "core.v(437) " "Verilog HDL Casex/Casez warning at core.v(437): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 437 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1730732340491 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(450) " "Verilog HDL assignment warning at core.v(450): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340492 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(459) " "Verilog HDL assignment warning at core.v(459): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340492 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(463) " "Verilog HDL assignment warning at core.v(463): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340492 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(476) " "Verilog HDL assignment warning at core.v(476): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340492 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(488) " "Verilog HDL assignment warning at core.v(488): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340492 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(500) " "Verilog HDL assignment warning at core.v(500): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340492 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(513) " "Verilog HDL assignment warning at core.v(513): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340492 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(518) " "Verilog HDL assignment warning at core.v(518): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340492 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(528) " "Verilog HDL assignment warning at core.v(528): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340492 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(505) " "Verilog HDL Case Statement information at core.v(505): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 505 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340492 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(546) " "Verilog HDL assignment warning at core.v(546): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340493 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(558) " "Verilog HDL assignment warning at core.v(558): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340493 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(536) " "Verilog HDL Case Statement information at core.v(536): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 536 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340493 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(574) " "Verilog HDL assignment warning at core.v(574): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340493 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(580) " "Verilog HDL assignment warning at core.v(580): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340493 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(569) " "Verilog HDL Case Statement information at core.v(569): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 569 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340493 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(596) " "Verilog HDL assignment warning at core.v(596): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340493 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(627) " "Verilog HDL assignment warning at core.v(627): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340493 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(633) " "Verilog HDL assignment warning at core.v(633): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340493 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(621) " "Verilog HDL Case Statement information at core.v(621): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 621 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340493 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(650) " "Verilog HDL assignment warning at core.v(650): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(654) " "Verilog HDL assignment warning at core.v(654): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(663) " "Verilog HDL assignment warning at core.v(663): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(646) " "Verilog HDL Case Statement information at core.v(646): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 646 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(673) " "Verilog HDL assignment warning at core.v(673): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(674) " "Verilog HDL assignment warning at core.v(674): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(678) " "Verilog HDL assignment warning at core.v(678): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(682) " "Verilog HDL assignment warning at core.v(682): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(670) " "Verilog HDL Case Statement information at core.v(670): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 670 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(692) " "Verilog HDL Case Statement information at core.v(692): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 692 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 core.v(717) " "Verilog HDL assignment warning at core.v(717): truncated value with size 32 to match size of target (12)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core.v(723) " "Verilog HDL assignment warning at core.v(723): truncated value with size 32 to match size of target (3)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340494 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(723) " "Verilog HDL assignment warning at core.v(723): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(726) " "Verilog HDL assignment warning at core.v(726): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(720) " "Verilog HDL Case Statement information at core.v(720): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 720 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(737) " "Verilog HDL assignment warning at core.v(737): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(742) " "Verilog HDL assignment warning at core.v(742): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(743) " "Verilog HDL assignment warning at core.v(743): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(740) " "Verilog HDL Case Statement information at core.v(740): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 740 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(749) " "Verilog HDL assignment warning at core.v(749): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(750) " "Verilog HDL assignment warning at core.v(750): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(751) " "Verilog HDL assignment warning at core.v(751): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(746) " "Verilog HDL Case Statement information at core.v(746): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 746 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(757) " "Verilog HDL assignment warning at core.v(757): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(758) " "Verilog HDL assignment warning at core.v(758): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340495 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(755) " "Verilog HDL Case Statement information at core.v(755): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 755 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340496 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(769) " "Verilog HDL assignment warning at core.v(769): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340496 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(767) " "Verilog HDL Case Statement information at core.v(767): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 767 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340496 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(775) " "Verilog HDL assignment warning at core.v(775): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340496 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(773) " "Verilog HDL Case Statement information at core.v(773): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 773 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340496 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 core.v(783) " "Verilog HDL assignment warning at core.v(783): truncated value with size 32 to match size of target (12)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340496 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(779) " "Verilog HDL Case Statement information at core.v(779): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 779 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340496 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(810) " "Verilog HDL assignment warning at core.v(810): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340496 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(811) " "Verilog HDL assignment warning at core.v(811): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340496 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(812) " "Verilog HDL assignment warning at core.v(812): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(813) " "Verilog HDL assignment warning at core.v(813): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(808) " "Verilog HDL Case Statement information at core.v(808): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 808 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(823) " "Verilog HDL assignment warning at core.v(823): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(826) " "Verilog HDL assignment warning at core.v(826): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(818) " "Verilog HDL Case Statement information at core.v(818): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 818 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(839) " "Verilog HDL Case Statement information at core.v(839): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 839 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(847) " "Verilog HDL assignment warning at core.v(847): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(848) " "Verilog HDL assignment warning at core.v(848): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(845) " "Verilog HDL Case Statement information at core.v(845): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 845 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(862) " "Verilog HDL assignment warning at core.v(862): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(877) " "Verilog HDL assignment warning at core.v(877): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(878) " "Verilog HDL assignment warning at core.v(878): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340497 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(890) " "Verilog HDL assignment warning at core.v(890): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(866) " "Verilog HDL Case Statement information at core.v(866): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 866 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(903) " "Verilog HDL assignment warning at core.v(903): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(921) " "Verilog HDL assignment warning at core.v(921): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(895) " "Verilog HDL Case Statement information at core.v(895): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 895 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(937) " "Verilog HDL assignment warning at core.v(937): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(943) " "Verilog HDL assignment warning at core.v(943): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(927) " "Verilog HDL Case Statement information at core.v(927): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 927 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core.v(956) " "Verilog HDL assignment warning at core.v(956): truncated value with size 32 to match size of target (3)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(957) " "Verilog HDL assignment warning at core.v(957): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(958) " "Verilog HDL assignment warning at core.v(958): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(954) " "Verilog HDL Case Statement information at core.v(954): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 954 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core.v(969) " "Verilog HDL assignment warning at core.v(969): truncated value with size 32 to match size of target (3)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(970) " "Verilog HDL assignment warning at core.v(970): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340498 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(967) " "Verilog HDL Case Statement information at core.v(967): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 967 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340499 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(975) " "Verilog HDL Case Statement information at core.v(975): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 975 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340499 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1008) " "Verilog HDL assignment warning at core.v(1008): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340499 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1000) " "Verilog HDL Case Statement information at core.v(1000): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1000 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340499 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core.v(1044) " "Verilog HDL assignment warning at core.v(1044): truncated value with size 32 to match size of target (3)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340500 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 core.v(1045) " "Verilog HDL assignment warning at core.v(1045): truncated value with size 17 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340500 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1042) " "Verilog HDL Case Statement information at core.v(1042): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1042 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340500 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1061) " "Verilog HDL assignment warning at core.v(1061): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340500 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1062) " "Verilog HDL assignment warning at core.v(1062): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340500 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1059) " "Verilog HDL Case Statement information at core.v(1059): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1059 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340500 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1075) " "Verilog HDL assignment warning at core.v(1075): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340501 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1076) " "Verilog HDL assignment warning at core.v(1076): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340501 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1073) " "Verilog HDL Case Statement information at core.v(1073): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1073 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340501 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1096) " "Verilog HDL assignment warning at core.v(1096): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340501 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1112) " "Verilog HDL assignment warning at core.v(1112): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340501 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1114) " "Verilog HDL assignment warning at core.v(1114): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340501 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1087) " "Verilog HDL Case Statement information at core.v(1087): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1087 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340501 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1127) " "Verilog HDL assignment warning at core.v(1127): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340501 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1128) " "Verilog HDL assignment warning at core.v(1128): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340502 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1121) " "Verilog HDL Case Statement information at core.v(1121): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1121 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340502 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1145) " "Verilog HDL assignment warning at core.v(1145): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340502 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1163) " "Verilog HDL assignment warning at core.v(1163): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340502 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1136) " "Verilog HDL Case Statement information at core.v(1136): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1136 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340502 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1186) " "Verilog HDL assignment warning at core.v(1186): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340502 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1197) " "Verilog HDL assignment warning at core.v(1197): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340502 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1180) " "Verilog HDL Case Statement information at core.v(1180): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1180 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340502 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1223) " "Verilog HDL assignment warning at core.v(1223): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340503 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1215) " "Verilog HDL Case Statement information at core.v(1215): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1215 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340503 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "core.v(692) " "Verilog HDL Casex/Casez warning at core.v(692): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 692 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1730732340503 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "core.v(496) " "Verilog HDL warning at core.v(496): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 496 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1730732340503 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1254) " "Verilog HDL assignment warning at core.v(1254): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340516 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1255) " "Verilog HDL assignment warning at core.v(1255): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340516 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1256) " "Verilog HDL assignment warning at core.v(1256): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340516 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1257) " "Verilog HDL assignment warning at core.v(1257): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340516 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1293) " "Verilog HDL assignment warning at core.v(1293): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340517 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1263) " "Verilog HDL Case Statement information at core.v(1263): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1263 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340517 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1302) " "Verilog HDL assignment warning at core.v(1302): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340518 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1303) " "Verilog HDL assignment warning at core.v(1303): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340518 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1304) " "Verilog HDL assignment warning at core.v(1304): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340518 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1300) " "Verilog HDL Case Statement information at core.v(1300): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1300 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340518 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1313) " "Verilog HDL assignment warning at core.v(1313): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340518 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1314) " "Verilog HDL assignment warning at core.v(1314): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340518 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(1310) " "Verilog HDL Case Statement information at core.v(1310): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1310 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340518 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 core.v(1325) " "Verilog HDL assignment warning at core.v(1325): truncated value with size 32 to match size of target (16)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340518 "|c4|core:CORE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(155) " "Verilog HDL Case Statement information at core.v(155): all case item expressions in this case statement are onehot" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730732340518 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(1371) " "Verilog HDL assignment warning at core.v(1371): truncated value with size 32 to match size of target (4)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730732340522 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "core.v(1378) " "Verilog HDL or VHDL warning at the core.v(1378): index expression is not wide enough to address all of the elements in the array" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1378 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1730732340522 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "core.v(1381) " "Verilog HDL or VHDL warning at the core.v(1381): index expression is not wide enough to address all of the elements in the array" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1381 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1730732340522 "|c4|core:CORE"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "core.v(1415) " "Verilog HDL Case Statement warning at core.v(1415): case item expression covers a value already covered by a previous case item" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1415 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730732340523 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(1407) " "Verilog HDL Case Statement warning at core.v(1407): incomplete case statement has no default case item" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1407 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1730732340523 "|c4|core:CORE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rot_r core.v(1405) " "Verilog HDL Always Construct warning at core.v(1405): inferring latch(es) for variable \"rot_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730732340523 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[0\] core.v(1405) " "Inferred latch for \"rot_r\[0\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[1\] core.v(1405) " "Inferred latch for \"rot_r\[1\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[2\] core.v(1405) " "Inferred latch for \"rot_r\[2\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[3\] core.v(1405) " "Inferred latch for \"rot_r\[3\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[4\] core.v(1405) " "Inferred latch for \"rot_r\[4\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[5\] core.v(1405) " "Inferred latch for \"rot_r\[5\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[6\] core.v(1405) " "Inferred latch for \"rot_r\[6\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[7\] core.v(1405) " "Inferred latch for \"rot_r\[7\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[8\] core.v(1405) " "Inferred latch for \"rot_r\[8\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[9\] core.v(1405) " "Inferred latch for \"rot_r\[9\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[10\] core.v(1405) " "Inferred latch for \"rot_r\[10\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[11\] core.v(1405) " "Inferred latch for \"rot_r\[11\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[12\] core.v(1405) " "Inferred latch for \"rot_r\[12\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[13\] core.v(1405) " "Inferred latch for \"rot_r\[13\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[14\] core.v(1405) " "Inferred latch for \"rot_r\[14\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rot_r\[15\] core.v(1405) " "Inferred latch for \"rot_r\[15\]\" at core.v(1405)" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732340551 "|c4|core:CORE"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk altpll_component 2 5 " "Port \"clk\" on the entity instantiation of \"altpll_component\" is connected to a signal of width 2. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "pll.v" "altpll_component" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/pll.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1730732340904 "|c4|pll:UPLL|altpll:altpll_component"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "core:CORE\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:CORE\|Mult0\"" {  } { { "../core.v" "Mult0" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730732358856 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:CORE\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:CORE\|Mult1\"" {  } { { "../core.v" "Mult1" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730732358856 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1730732358856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:CORE\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:CORE\|lpm_mult:Mult0\"" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732358884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:CORE\|lpm_mult:Mult0 " "Instantiated megafunction \"core:CORE\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358884 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730732358884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/mult_76t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732358901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732358901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:CORE\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"core:CORE\|lpm_mult:Mult1\"" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732358903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:CORE\|lpm_mult:Mult1 " "Instantiated megafunction \"core:CORE\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730732358903 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730732358903 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core:CORE\|lpm_mult:Mult1\|multcore:mult_core core:CORE\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"core:CORE\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"core:CORE\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 97 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732358908 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core:CORE\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder core:CORE\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"core:CORE\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"core:CORE\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 97 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732358910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core:CORE\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] core:CORE\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"core:CORE\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"core:CORE\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 97 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732358915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6dh " "Found entity 1: add_sub_6dh" {  } { { "db/add_sub_6dh.tdf" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/add_sub_6dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730732358931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732358931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core:CORE\|lpm_mult:Mult1\|altshift:external_latency_ffs core:CORE\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"core:CORE\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"core:CORE\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 97 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732358933 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "core:CORE\|lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[15\] " "Synthesized away node \"core:CORE\|lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[15\]\"" {  } { { "multcore.tdf" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "/home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 97 -1 0 } } { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730732358956 "|c4|core:CORE|lpm_mult:Mult1|multcore:mult_core|decoder_node[1][15]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1730732358956 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1730732358956 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730732359202 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDA " "bidirectional pin \"SDA\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDA " "bidirectional pin \"I2C_SDA\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[0\] " "bidirectional pin \"LCD_D\[0\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[1\] " "bidirectional pin \"LCD_D\[1\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[2\] " "bidirectional pin \"LCD_D\[2\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[3\] " "bidirectional pin \"LCD_D\[3\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[4\] " "bidirectional pin \"LCD_D\[4\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[5\] " "bidirectional pin \"LCD_D\[5\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[6\] " "bidirectional pin \"LCD_D\[6\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[7\] " "bidirectional pin \"LCD_D\[7\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[0\] " "bidirectional pin \"SDRAM_DQ\[0\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[1\] " "bidirectional pin \"SDRAM_DQ\[1\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[2\] " "bidirectional pin \"SDRAM_DQ\[2\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[3\] " "bidirectional pin \"SDRAM_DQ\[3\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[4\] " "bidirectional pin \"SDRAM_DQ\[4\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[5\] " "bidirectional pin \"SDRAM_DQ\[5\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[6\] " "bidirectional pin \"SDRAM_DQ\[6\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[7\] " "bidirectional pin \"SDRAM_DQ\[7\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[8\] " "bidirectional pin \"SDRAM_DQ\[8\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[9\] " "bidirectional pin \"SDRAM_DQ\[9\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[10\] " "bidirectional pin \"SDRAM_DQ\[10\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[11\] " "bidirectional pin \"SDRAM_DQ\[11\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[12\] " "bidirectional pin \"SDRAM_DQ\[12\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[13\] " "bidirectional pin \"SDRAM_DQ\[13\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[14\] " "bidirectional pin \"SDRAM_DQ\[14\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_DQ\[15\] " "bidirectional pin \"SDRAM_DQ\[15\]\" has no driver" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730732359217 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1730732359217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[6\] " "Latch core:CORE\|rot_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[1\] " "Latch core:CORE\|rot_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[3\] " "Latch core:CORE\|rot_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[5\] " "Latch core:CORE\|rot_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[4\] " "Latch core:CORE\|rot_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[2\] " "Latch core:CORE\|rot_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[0\] " "Latch core:CORE\|rot_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[12\] " "Latch core:CORE\|rot_r\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[10\] " "Latch core:CORE\|rot_r\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[8\] " "Latch core:CORE\|rot_r\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[14\] " "Latch core:CORE\|rot_r\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[15\] " "Latch core:CORE\|rot_r\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[9\] " "Latch core:CORE\|rot_r\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[11\] " "Latch core:CORE\|rot_r\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[13\] " "Latch core:CORE\|rot_r\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|rot_r\[7\] " "Latch core:CORE\|rot_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:CORE\|alu\[0\] " "Ports D and ENA on the latch are fed by the same signal core:CORE\|alu\[0\]" {  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730732359221 ""}  } { { "../core.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/core.v" 1405 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730732359221 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUZZ VCC " "Pin \"BUZZ\" is stuck at VCC" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|BUZZ"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX GND " "Pin \"TX\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCL GND " "Pin \"SCL\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCL GND " "Pin \"I2C_SCL\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS2_CLK GND " "Pin \"PS2_CLK\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|PS2_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R GND " "Pin \"VGA_R\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|VGA_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G GND " "Pin \"VGA_G\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|VGA_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[0\] VCC " "Pin \"DIG\[0\]\" is stuck at VCC" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|DIG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[1\] VCC " "Pin \"DIG\[1\]\" is stuck at VCC" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|DIG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[2\] VCC " "Pin \"DIG\[2\]\" is stuck at VCC" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|DIG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[3\] VCC " "Pin \"DIG\[3\]\" is stuck at VCC" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|DIG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[0\] GND " "Pin \"SEG\[0\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[1\] GND " "Pin \"SEG\[1\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[2\] GND " "Pin \"SEG\[2\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[3\] GND " "Pin \"SEG\[3\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SEG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[4\] GND " "Pin \"SEG\[4\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SEG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[5\] GND " "Pin \"SEG\[5\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[6\] GND " "Pin \"SEG\[6\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SEG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[7\] GND " "Pin \"SEG\[7\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SEG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_E GND " "Pin \"LCD_E\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|LCD_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[0\] GND " "Pin \"SDRAM_A\[0\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[1\] GND " "Pin \"SDRAM_A\[1\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[2\] GND " "Pin \"SDRAM_A\[2\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[3\] GND " "Pin \"SDRAM_A\[3\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[4\] GND " "Pin \"SDRAM_A\[4\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[5\] GND " "Pin \"SDRAM_A\[5\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[6\] GND " "Pin \"SDRAM_A\[6\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[7\] GND " "Pin \"SDRAM_A\[7\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[8\] GND " "Pin \"SDRAM_A\[8\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[9\] GND " "Pin \"SDRAM_A\[9\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[10\] GND " "Pin \"SDRAM_A\[10\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[11\] GND " "Pin \"SDRAM_A\[11\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_B\[0\] GND " "Pin \"SDRAM_B\[0\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_B\[1\] GND " "Pin \"SDRAM_B\[1\]\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_RAS GND " "Pin \"SDRAM_RAS\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_RAS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CAS GND " "Pin \"SDRAM_CAS\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_CAS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_WE GND " "Pin \"SDRAM_WE\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_L GND " "Pin \"SDRAM_L\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_L"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_U GND " "Pin \"SDRAM_U\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_U"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE GND " "Pin \"SDRAM_CKE\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CLK GND " "Pin \"SDRAM_CLK\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CS GND " "Pin \"SDRAM_CS\" is stuck at GND" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730732363392 "|c4|SDRAM_CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730732363392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730732363512 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730732368797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/output_files/c4.map.smsg " "Generated suppressed messages file /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/output_files/c4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732368848 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730732369002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730732369002 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730732369152 "|c4|RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730732369152 "|c4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730732369152 "|c4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730732369152 "|c4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730732369152 "|c4|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX " "No output dependent on input pin \"RX\"" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730732369152 "|c4|RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR " "No output dependent on input pin \"IR\"" {  } { { "c4.v" "" { Text "/home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730732369152 "|c4|IR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730732369152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5356 " "Implemented 5356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730732369152 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730732369152 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "27 " "Implemented 27 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1730732369152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5235 " "Implemented 5235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730732369152 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730732369152 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1730732369152 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1730732369152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730732369152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 265 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 265 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1109 " "Peak virtual memory: 1109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730732369162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  4 17:59:29 2024 " "Processing ended: Mon Nov  4 17:59:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730732369162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730732369162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730732369162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730732369162 ""}
