<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::SIInstrInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1SIInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SIInstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SIInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1SIInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1SIInstrInfo_inherit__map" id="llvm_1_1SIInstrInfo_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUInstrInfo.html" title="llvm::AMDGPUInstrInfo" alt="" coords="5,80,171,107"/><area shape="rect" id="node3" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="9,5,167,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SIInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1SIInstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1SIInstrInfo_coll__map" id="llvm_1_1SIInstrInfo_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUInstrInfo.html" title="llvm::AMDGPUInstrInfo" alt="" coords="60,171,225,197"/><area shape="rect" id="node3" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="5,81,163,108"/><area shape="rect" id="node4" href="classllvm_1_1AMDGPUSubtarget.html" title="llvm::AMDGPUSubtarget" alt="" coords="187,81,365,108"/><area shape="rect" id="node5" href="classAMDGPUGenSubtargetInfo.html" title="AMDGPUGenSubtargetInfo" alt="" coords="179,5,373,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a432cc4c133f32490873be6b349e16996"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a432cc4c133f32490873be6b349e16996">SIInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</td></tr>
<tr class="separator:a432cc4c133f32490873be6b349e16996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270f7d05d669d34db96029db722d7fba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a270f7d05d669d34db96029db722d7fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58203b8f415a78d082923000130b17f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a58203b8f415a78d082923000130b17f7">areLoadsFromSameBasePtr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a58203b8f415a78d082923000130b17f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60f26fbfaf848028ab67ea463e0563d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac60f26fbfaf848028ab67ea463e0563d">getLdStBaseRegImmOfs</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LdSt, <a class="el" href="classunsigned.html">unsigned</a> &amp;BaseReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;Offset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> final</td></tr>
<tr class="separator:ac60f26fbfaf848028ab67ea463e0563d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d4b01004becfd71373840ad94c91ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a25d4b01004becfd71373840ad94c91ae">shouldClusterLoads</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstLdSt, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SecondLdSt, <a class="el" href="classunsigned.html">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> final</td></tr>
<tr class="separator:a25d4b01004becfd71373840ad94c91ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485723b6d29c01aae976003e3984e76a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a485723b6d29c01aae976003e3984e76a">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a485723b6d29c01aae976003e3984e76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642025454a5c7cf5ca7a92ce3f46523d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a642025454a5c7cf5ca7a92ce3f46523d">calculateLDSSpillAddress</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="el" href="classunsigned.html">unsigned</a> TmpReg, <a class="el" href="classunsigned.html">unsigned</a> Offset, <a class="el" href="classunsigned.html">unsigned</a> Size) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a642025454a5c7cf5ca7a92ce3f46523d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6070369edfdee8b81c7074fdcc4fa4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a7b6070369edfdee8b81c7074fdcc4fa4">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7b6070369edfdee8b81c7074fdcc4fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d3bbfad18744358184892cfe824bba"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aa2d3bbfad18744358184892cfe824bba">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> DestReg, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa2d3bbfad18744358184892cfe824bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c0b48cf207dce30981fcb6028f8a43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a48c0b48cf207dce30981fcb6028f8a43">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a48c0b48cf207dce30981fcb6028f8a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16bf832ae1b888f725003245f6dcabca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a16bf832ae1b888f725003245f6dcabca">getMovOpcode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a16bf832ae1b888f725003245f6dcabca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5688899bb1f9258d2db67789b16af659"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">commuteOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5688899bb1f9258d2db67789b16af659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01b473ec8daee29c89f51c4a6101ddd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">commuteInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classbool.html">bool</a> NewMI=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab01b473ec8daee29c89f51c4a6101ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db504aa65992fc7d324c1546563880a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4db504aa65992fc7d324c1546563880a">findCommutedOpIndices</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcOpIdx1, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcOpIdx2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4db504aa65992fc7d324c1546563880a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f86c528e38f54be05aafa6a67b7df1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3f86c528e38f54be05aafa6a67b7df1f">isTriviallyReMaterializable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a3f86c528e38f54be05aafa6a67b7df1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434d3d583df18752322b7bfe76f44d27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a434d3d583df18752322b7bfe76f44d27">areMemAccessesTriviallyDisjoint</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIa, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIb, <a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a434d3d583df18752322b7bfe76f44d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac913966953b9babaac3b59f0b1fbf434"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac913966953b9babaac3b59f0b1fbf434">buildMovInstr</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> DstReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ac913966953b9babaac3b59f0b1fbf434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build a MOV instruction.  <a href="#ac913966953b9babaac3b59f0b1fbf434">More...</a><br/></td></tr>
<tr class="separator:ac913966953b9babaac3b59f0b1fbf434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7605835007cfee788e281d8eef49cc68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a7605835007cfee788e281d8eef49cc68">isMov</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7605835007cfee788e281d8eef49cc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338d933d6716455ed9b99f544690d30d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a338d933d6716455ed9b99f544690d30d">isSafeToMoveRegClassDefs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a338d933d6716455ed9b99f544690d30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe769d3015a25ea63b10892845651f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#adbe769d3015a25ea63b10892845651f4">isSALU</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:adbe769d3015a25ea63b10892845651f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce67f9d33bf030a7337b756a4d924de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0ce67f9d33bf030a7337b756a4d924de">isVALU</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0ce67f9d33bf030a7337b756a4d924de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a71b91294f4c454eb3a1e2367b8f30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac3a71b91294f4c454eb3a1e2367b8f30">isSOP1</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ac3a71b91294f4c454eb3a1e2367b8f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3413538f14059b1971c2ed66241a6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a8a3413538f14059b1971c2ed66241a6e">isSOP2</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a8a3413538f14059b1971c2ed66241a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bac30218660159281d136a2764a4862"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a0bac30218660159281d136a2764a4862">isSOPC</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0bac30218660159281d136a2764a4862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab513ef9ada5465778f93f75f0188fefb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab513ef9ada5465778f93f75f0188fefb">isSOPK</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ab513ef9ada5465778f93f75f0188fefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796a04b459fb49e5be2e2791cbb56ce4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a796a04b459fb49e5be2e2791cbb56ce4">isSOPP</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a796a04b459fb49e5be2e2791cbb56ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11c1f23720b2e8372def346c704c0162"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a11c1f23720b2e8372def346c704c0162">isVOP1</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a11c1f23720b2e8372def346c704c0162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38bde7e010ee13fcbd7e94493586a84b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a38bde7e010ee13fcbd7e94493586a84b">isVOP2</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a38bde7e010ee13fcbd7e94493586a84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c5500ab2ec71a0dd875690e6c3f2ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a95c5500ab2ec71a0dd875690e6c3f2ad">isVOP3</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a95c5500ab2ec71a0dd875690e6c3f2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1a67aa0c7c1ae8f22fef2c41ab6bbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6f1a67aa0c7c1ae8f22fef2c41ab6bbb">isVOPC</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a6f1a67aa0c7c1ae8f22fef2c41ab6bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe4c2988d1d2d1ed322d9a9aec95080"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#adfe4c2988d1d2d1ed322d9a9aec95080">isMUBUF</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:adfe4c2988d1d2d1ed322d9a9aec95080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1338888722ecd5d7f33139a90f4127c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae1338888722ecd5d7f33139a90f4127c">isMTBUF</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ae1338888722ecd5d7f33139a90f4127c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31baabce7901889a239c8863cbed48a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad31baabce7901889a239c8863cbed48a">isSMRD</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ad31baabce7901889a239c8863cbed48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d33e1508b6c8b176cc3c71b18e2dff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae1d33e1508b6c8b176cc3c71b18e2dff">isDS</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ae1d33e1508b6c8b176cc3c71b18e2dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf8696ed38828a57f76efd7b4deeef0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#afbf8696ed38828a57f76efd7b4deeef0">isMIMG</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:afbf8696ed38828a57f76efd7b4deeef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641fa0b0cbb1ed77ffdddef09de9b7fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a641fa0b0cbb1ed77ffdddef09de9b7fb">isFLAT</a> (uint16_t Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a641fa0b0cbb1ed77ffdddef09de9b7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bfa5fcbc64c63e3ce966e23b2e263a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a59bfa5fcbc64c63e3ce966e23b2e263a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72710d857492f2adee54d353ad26cf99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a72710d857492f2adee54d353ad26cf99">isInlineConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a72710d857492f2adee54d353ad26cf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0d86f7f0d629a21e602979c971d30d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5e0d86f7f0d629a21e602979c971d30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac08c887175fb87df138bbe5ac96f86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6ac08c887175fb87df138bbe5ac96f86">isImmOperandLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> OpNo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a6ac08c887175fb87df138bbe5ac96f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa1848b578673c3f759717f477dfb07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9aa1848b578673c3f759717f477dfb07">canFoldOffset</a> (<a class="el" href="classunsigned.html">unsigned</a> OffsetSize, <a class="el" href="classunsigned.html">unsigned</a> AS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a9aa1848b578673c3f759717f477dfb07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given offset Size in bytes can be folded into the immediate offsets of a memory instruction for the given address space.  <a href="#a9aa1848b578673c3f759717f477dfb07">More...</a><br/></td></tr>
<tr class="separator:a9aa1848b578673c3f759717f477dfb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168ffc5ce02a58aeeb1b09789a18b2cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a168ffc5ce02a58aeeb1b09789a18b2cc">hasVALU32BitEncoding</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a168ffc5ce02a58aeeb1b09789a18b2cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this 64-bit VALU instruction has a 32-bit encoding. This function will return false if you pass it a 32-bit instruction.  <a href="#a168ffc5ce02a58aeeb1b09789a18b2cc">More...</a><br/></td></tr>
<tr class="separator:a168ffc5ce02a58aeeb1b09789a18b2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47dd5fbef3e0ab32386d23e2c71a107"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ac47dd5fbef3e0ab32386d23e2c71a107">usesConstantBus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ac47dd5fbef3e0ab32386d23e2c71a107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if this operand uses the constant bus.  <a href="#ac47dd5fbef3e0ab32386d23e2c71a107">More...</a><br/></td></tr>
<tr class="separator:ac47dd5fbef3e0ab32386d23e2c71a107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf1679e5c2234320c4a43edc015eb2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#abcf1679e5c2234320c4a43edc015eb2d">hasModifiers</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:abcf1679e5c2234320c4a43edc015eb2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this instruction has any modifiers. e.g. src[012]_mod, omod, clamp.  <a href="#abcf1679e5c2234320c4a43edc015eb2d">More...</a><br/></td></tr>
<tr class="separator:abcf1679e5c2234320c4a43edc015eb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a1524a0fcf05745cf2e55091043052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#af0a1524a0fcf05745cf2e55091043052">hasModifiersSet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> OpName) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:af0a1524a0fcf05745cf2e55091043052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33688f3bece93e537b79954a6551bb85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a33688f3bece93e537b79954a6551bb85">verifyInstruction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a33688f3bece93e537b79954a6551bb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc08b763d5745201b28d7262ceb5d3c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#adc08b763d5745201b28d7262ceb5d3c1">isSALUOpSupportedOnVALU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:adc08b763d5745201b28d7262ceb5d3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6808004fdc3693e924e77120164223ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> OpNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a6808004fdc3693e924e77120164223ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the correct register class for <code>OpNo</code>. For target-specific instructions, this will return the register class that has been defined in tablegen. For generic instructions, like REG_SEQUENCE it will return the register class of its machine operand. to infer the correct register class base on the other operands.  <a href="#a6808004fdc3693e924e77120164223ff">More...</a><br/></td></tr>
<tr class="separator:a6808004fdc3693e924e77120164223ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718bf1c6b53c22f17db3c2cb3abd0c3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">canReadVGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> OpNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a718bf1c6b53c22f17db3c2cb3abd0c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21d1855687750f06e5e5bdff5d67247"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> OpIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:aa21d1855687750f06e5e5bdff5d67247"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize the <code>OpIndex</code> operand of this instruction by inserting a MOV. For example: ADD_I32_e32 VGPR0, 15 to MOV VGPR1, 15 ADD_I32_e32 VGPR0, VGPR1.  <a href="#aa21d1855687750f06e5e5bdff5d67247">More...</a><br/></td></tr>
<tr class="separator:aa21d1855687750f06e5e5bdff5d67247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab97b43eb9bf9e6153482446ee1dd61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2ab97b43eb9bf9e6153482446ee1dd61">isOperandLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a2ab97b43eb9bf9e6153482446ee1dd61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>MO</code> is a legal operand if it was the <code>OpIdx</code> Operand for <code>MI</code>.  <a href="#a2ab97b43eb9bf9e6153482446ee1dd61">More...</a><br/></td></tr>
<tr class="separator:a2ab97b43eb9bf9e6153482446ee1dd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5794295c069a603481612709cd0ca2f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">legalizeOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a5794295c069a603481612709cd0ca2f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize all operands in this instruction. This function may create new instruction and insert them before <code>MI</code>.  <a href="#a5794295c069a603481612709cd0ca2f6">More...</a><br/></td></tr>
<tr class="separator:a5794295c069a603481612709cd0ca2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab748840613b47e7aad2f90cfd9b7b428"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab748840613b47e7aad2f90cfd9b7b428">splitSMRD</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *HalfRC, <a class="el" href="classunsigned.html">unsigned</a> HalfImmOp, <a class="el" href="classunsigned.html">unsigned</a> HalfSGPROp, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;Lo, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;Hi) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ab748840613b47e7aad2f90cfd9b7b428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split an SMRD instruction into two smaller loads of half the.  <a href="#ab748840613b47e7aad2f90cfd9b7b428">More...</a><br/></td></tr>
<tr class="separator:ab748840613b47e7aad2f90cfd9b7b428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb8cba1f05674da7766886ed1dd96f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9cb8cba1f05674da7766886ed1dd96f9">moveSMRDToVALU</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a9cb8cba1f05674da7766886ed1dd96f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259d7fe8dc4a8d1892c9be17114323d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a259d7fe8dc4a8d1892c9be17114323d5">moveToVALU</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a259d7fe8dc4a8d1892c9be17114323d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace this instruction's opcode with the equivalent VALU opcode. This function will also move the users of <code>MI</code> to the VALU if necessary.  <a href="#a259d7fe8dc4a8d1892c9be17114323d5">More...</a><br/></td></tr>
<tr class="separator:a259d7fe8dc4a8d1892c9be17114323d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9bc717f33e1362e97b993051fd0907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aab9bc717f33e1362e97b993051fd0907">calculateIndirectAddress</a> (<a class="el" href="classunsigned.html">unsigned</a> RegIndex, <a class="el" href="classunsigned.html">unsigned</a> Channel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aab9bc717f33e1362e97b993051fd0907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>.  <a href="#aab9bc717f33e1362e97b993051fd0907">More...</a><br/></td></tr>
<tr class="separator:aab9bc717f33e1362e97b993051fd0907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2772e27dd437f135cce33dc2c0a91cd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a2772e27dd437f135cce33dc2c0a91cd1">getIndirectAddrRegClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2772e27dd437f135cce33dc2c0a91cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab786c7b20166a90cd02ae21c67ee12a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab786c7b20166a90cd02ae21c67ee12a3">buildIndirectWrite</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> ValueReg, <a class="el" href="classunsigned.html">unsigned</a> Address, <a class="el" href="classunsigned.html">unsigned</a> OffsetReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab786c7b20166a90cd02ae21c67ee12a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register write.  <a href="#ab786c7b20166a90cd02ae21c67ee12a3">More...</a><br/></td></tr>
<tr class="separator:ab786c7b20166a90cd02ae21c67ee12a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b49268c3f44eda7547623c4bffd34a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a68b49268c3f44eda7547623c4bffd34a">buildIndirectRead</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> ValueReg, <a class="el" href="classunsigned.html">unsigned</a> Address, <a class="el" href="classunsigned.html">unsigned</a> OffsetReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a68b49268c3f44eda7547623c4bffd34a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register read.  <a href="#a68b49268c3f44eda7547623c4bffd34a">More...</a><br/></td></tr>
<tr class="separator:a68b49268c3f44eda7547623c4bffd34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ccfdb916891b5fce915dff1696d45b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5ccfdb916891b5fce915dff1696d45b9">reserveIndirectRegisters</a> (<a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5ccfdb916891b5fce915dff1696d45b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4309c326e6f682370ddacac61d9eb65a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">LoadM0</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MoveRel, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> SavReg, <a class="el" href="classunsigned.html">unsigned</a> IndexReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a4309c326e6f682370ddacac61d9eb65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af13c9b5f58c45331e0763fec117e089f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#af13c9b5f58c45331e0763fec117e089f">insertNOPs</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, int Count) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:af13c9b5f58c45331e0763fec117e089f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7fce51c010f8cd8b29eb393e1a7561"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> OperandName) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:aac7fce51c010f8cd8b29eb393e1a7561"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the operand named <code>Op</code>. If <code>MI</code> does not have an operand named <code>Op</code>, this function returns nullptr.  <a href="#aac7fce51c010f8cd8b29eb393e1a7561">More...</a><br/></td></tr>
<tr class="separator:aac7fce51c010f8cd8b29eb393e1a7561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade868541dbd8491f1fabe558972e47ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#ade868541dbd8491f1fabe558972e47ca">getNamedOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> OpName) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ade868541dbd8491f1fabe558972e47ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57359527a2c5c3f77d1b9bbd003a4800"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#a57359527a2c5c3f77d1b9bbd003a4800">getDefaultRsrcDataFormat</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a57359527a2c5c3f77d1b9bbd003a4800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:a8e9d09d6940701c1245397a7ec28c2bc inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">AMDGPUInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</td></tr>
<tr class="separator:a8e9d09d6940701c1245397a7ec28c2bc inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e4c55f861b4260efe0340e40475576 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">isCoalescableExtInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;DstReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a06e4c55f861b4260efe0340e40475576 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f936d6577533f4e779b4c3a3d41026 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a50f936d6577533f4e779b4c3a3d41026 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1c32a98a30ffc543c1400299f6c721 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">isLoadFromStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6e1c32a98a30ffc543c1400299f6c721 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454ba2c0d486f4e024a61ae85dc8cc92 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">hasLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a454ba2c0d486f4e024a61ae85dc8cc92 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07122fc4a7c80c85acfb78381944c48 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ad07122fc4a7c80c85acfb78381944c48 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80e25b498543ac8e3ba829b2c3f39a3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ae80e25b498543ac8e3ba829b2c3f39a3 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414227bd606c05e0afbdff99c7075408 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a414227bd606c05e0afbdff99c7075408 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7786ac55ca5783c5be2120df402861c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac7786ac55ca5783c5be2120df402861c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b02ad94e9207b7ab5f4b31f97677f2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a12b02ad94e9207b7ab5f4b31f97677f2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9527d7f73ada64d93a1538f85515e7 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aba9527d7f73ada64d93a1538f85515e7">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aba9527d7f73ada64d93a1538f85515e7 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee1c40e3baa101a2f61328998ee8306 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8ee1c40e3baa101a2f61328998ee8306">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> DestReg, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8ee1c40e3baa101a2f61328998ee8306 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3a2c4e0d9761fadeb987d4e723a0ea inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aeb3a2c4e0d9761fadeb987d4e723a0ea inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31cbc052d92742c2b149cd5c40baf11d inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a31cbc052d92742c2b149cd5c40baf11d inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462449198eb0df562f219f841d29555e inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">canFoldMemoryOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;Ops) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a462449198eb0df562f219f841d29555e inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec5f558727a6736f97d01a260bfe5071 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classbool.html">bool</a> UnfoldLoad, <a class="el" href="classbool.html">bool</a> UnfoldStore, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aec5f558727a6736f97d01a260bfe5071 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2176410e446d74db1f31213fb57989b9 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2176410e446d74db1f31213fb57989b9">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;NewNodes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2176410e446d74db1f31213fb57989b9 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af714cbefd746aecf9d0ec8430c6551d8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">getOpcodeAfterMemoryUnfold</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classbool.html">bool</a> UnfoldLoad, <a class="el" href="classbool.html">bool</a> UnfoldStore, <a class="el" href="classunsigned.html">unsigned</a> *LoadRegIndex=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af714cbefd746aecf9d0ec8430c6551d8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63068a53aafda931c37ee51d51f81d41 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a63068a53aafda931c37ee51d51f81d41">enableClusterLoads</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a63068a53aafda931c37ee51d51f81d41 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64e9283a1a8c4e0bd6d4667a6d6022b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, <a class="el" href="classunsigned.html">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af64e9283a1a8c4e0bd6d4667a6d6022b inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a2cafbf119f5f8b0cabc97854ef547 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a32a2cafbf119f5f8b0cabc97854ef547">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a32a2cafbf119f5f8b0cabc97854ef547 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3344db365fa06517c4ab566b17067307 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3344db365fa06517c4ab566b17067307 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6185ff6912b2e3faa82fc0c3cdf5193f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6185ff6912b2e3faa82fc0c3cdf5193f">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6185ff6912b2e3faa82fc0c3cdf5193f inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080afba11295993b7edf9ac0df9fdd72 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a080afba11295993b7edf9ac0df9fdd72">SubsumesPredicate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a080afba11295993b7edf9ac0df9fdd72 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1988e9e6385aa2257c9d1408f18d3190 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a1988e9e6385aa2257c9d1408f18d3190">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1988e9e6385aa2257c9d1408f18d3190 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7feb4a5ded1ea5b4f75d1a215b505906 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7feb4a5ded1ea5b4f75d1a215b505906 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b3d39274708e136795255edd05e14c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad1b3d39274708e136795255edd05e14c">isSafeToMoveRegClassDefs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad1b3d39274708e136795255edd05e14c inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b692e8b0d9c8ba1c6360eac7b7498f8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5b692e8b0d9c8ba1c6360eac7b7498f8 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79cd3ceb75195eaa8575901993057b2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ad79cd3ceb75195eaa8575901993057b2 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6b4d11c9c327f04d503137853ae1da inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2e6b4d11c9c327f04d503137853ae1da">pseudoToMCOpcode</a> (int Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a2e6b4d11c9c327f04d503137853ae1da inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a target-specific opcode if Opcode is a pseudo instruction. Return -1 if the target-specific opcode for the pseudo instruction does not exist. If Opcode is not a pseudo instruction, this is identity.  <a href="#a2e6b4d11c9c327f04d503137853ae1da">More...</a><br/></td></tr>
<tr class="separator:a2e6b4d11c9c327f04d503137853ae1da inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a> (uint16_t Opcode, <a class="el" href="classunsigned.html">unsigned</a> Channels) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a MIMG <code>Opcode</code> that writes all 4 channels, return the equivalent opcode that writes <code>Channels</code> Channels.  <a href="#a771052863e62bcef0be2aeac85173006">More...</a><br/></td></tr>
<tr class="separator:a771052863e62bcef0be2aeac85173006 inherit pub_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:af6e3a10ca630025140331583f44397a2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">getVALUOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)</td></tr>
<tr class="separator:af6e3a10ca630025140331583f44397a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:abe926cc13402d9340ebbb5854497e704 inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;Ops, int FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abe926cc13402d9340ebbb5854497e704 inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910dff06c386dace309ee26d05c21cab inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a910dff06c386dace309ee26d05c21cab">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a910dff06c386dace309ee26d05c21cab inherit pro_methods_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1AMDGPUInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="memitem:a2f5ef31b17eb7e505fcaeb3a3cf45ac8 inherit pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a></td></tr>
<tr class="separator:a2f5ef31b17eb7e505fcaeb3a3cf45ac8 inherit pro_attribs_classllvm_1_1AMDGPUInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00025">25</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a432cc4c133f32490873be6b349e16996"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">SIInstrInfo::SIInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>st</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00030">30</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a58203b8f415a78d082923000130b17f7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::areLoadsFromSameBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00078">78</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00045">findChainOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00038">getNumOperandsNoGlue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00195">isDS()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00432">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00187">isMTBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00183">isMUBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00191">isSMRD()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00053">nodesHaveSameOperandValue()</a>.</p>

</div>
</div>
<a class="anchor" id="a434d3d583df18752322b7bfe76f44d27"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::areMemAccessesTriviallyDisjoint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MIa</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MIb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00884">884</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01401">llvm::MachineInstr::hasOrderedMemoryRef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01483">llvm::MachineInstr::hasUnmodeledSideEffects()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00195">isDS()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00203">isFLAT()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00187">isMTBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00183">isMUBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00191">isSMRD()</a>, <a class="el" href="MachineInstr_8h_source.html#l00573">llvm::MachineInstr::mayLoad()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00587">llvm::MachineInstr::mayStore()</a>.</p>

</div>
</div>
<a class="anchor" id="a68b49268c3f44eda7547623c4bffd34a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> SIInstrInfo::buildIndirectRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register read. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register read </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02477">2477</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00276">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>.</p>

</div>
</div>
<a class="anchor" id="ab786c7b20166a90cd02ae21c67ee12a3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> SIInstrInfo::buildIndirectWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register write. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register write </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02459">2459</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00276">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>.</p>

</div>
</div>
<a class="anchor" id="ac913966953b9babaac3b59f0b1fbf434"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::buildMovInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build a MOV instruction. </p>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00820">820</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, and <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>.</p>

</div>
</div>
<a class="anchor" id="aab9bc717f33e1362e97b993051fd0907"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIInstrInfo::calculateIndirectAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>. </p>
<p>We model indirect addressing using a virtual address space that can be accesed with loads and stores. The "Indirect Address" is the memory address in this virtual address space that maps to the given <code>RegIndex</code> and <code>Channel</code>. </p>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02146">2146</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>.</p>

</div>
</div>
<a class="anchor" id="a642025454a5c7cf5ca7a92ce3f46523d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIInstrInfo::calculateLDSSpillAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TmpReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FrameOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">@Offset</td><td>Offset in bytes of the FrameIndex being spilled </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00535">535</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00320">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="AMDGPU_8h_source.html#l00097">ShaderType::COMPUTE</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00063">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00467">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00227">llvm::MachineBasicBlock::front()</a>, <a class="el" href="MachineFunction_8h_source.html#l00338">llvm::MachineFunction::front()</a>, <a class="el" href="MachineFunction_8h_source.html#l00249">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00071">llvm::SIMachineFunctionInfo::getMaximumWorkGroupSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00036">llvm::AMDGPUMachineFunction::getShaderType()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00113">llvm::TargetMachine::getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00055">llvm::SIMachineFunctionInfo::getTIDReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00054">llvm::SIMachineFunctionInfo::hasCalculatedTID()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00098">llvm::SIRegisterInfo::INPUT_PTR</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00337">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00031">llvm::AMDGPUMachineFunction::LDSSize</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00343">llvm::SI::KernelInputOffsets::NGROUPS_Y</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00344">llvm::SI::KernelInputOffsets::NGROUPS_Z</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00367">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00056">llvm::SIMachineFunctionInfo::setTIDReg()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00099">llvm::SIRegisterInfo::TIDIG_X</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00100">llvm::SIRegisterInfo::TIDIG_Y</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00101">llvm::SIRegisterInfo::TIDIG_Z</a>.</p>

</div>
</div>
<a class="anchor" id="a9aa1848b578673c3f759717f477dfb07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::canFoldOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OffsetSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the given offset Size in bytes can be folded into the immediate offsets of a memory instruction for the given address space. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01021">1021</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPU_8h_source.html#l00111">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00112">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="AMDGPU_8h_source.html#l00110">AMDGPUAS::GLOBAL_ADDRESS</a>, <a class="el" href="MathExtras_8h_source.html#l00306">llvm::isUInt&lt; 16 &gt;()</a>, <a class="el" href="MathExtras_8h_source.html#l00302">llvm::isUInt&lt; 8 &gt;()</a>, <a class="el" href="AMDGPU_8h_source.html#l00112">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00109">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00114">AMDGPUAS::REGION_ADDRESS</a>, <a class="el" href="AMDGPURegisterInfo_8h_source.html#l00033">llvm::AMDGPURegisterInfo::ST</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00045">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

</div>
</div>
<a class="anchor" id="a718bf1c6b53c22f17db3c2cb3abd0c3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::canReadVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if it is legal for the operand at index <code>OpNo</code> to read a VGPR. </dd></dl>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01319">1319</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01302">getOpRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00332">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00049">llvm::TargetOpcode::INSERT_SUBREG</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00026">llvm::TargetOpcode::PHI</a>, and <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="ab01b473ec8daee29c89f51c4a6101ddd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIInstrInfo::commuteInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NewMI</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00709">709</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00126">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00147">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00122">llvm::TargetInstrInfo::commuteInstruction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00407">commuteOpcode()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02523">getNamedOperand()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01446">isOperandLegal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00171">isVOP2()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00175">isVOP3()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01137">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00504">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00344">llvm::MachineOperand::setSubReg()</a>.</p>

<p>Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00120">foldImmediates()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">legalizeOperands()</a>, and <a class="el" href="SIFoldOperands_8cpp_source.html#l00128">tryAddToFoldList()</a>.</p>

</div>
</div>
<a class="anchor" id="a5688899bb1f9258d2db67789b16af659"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIInstrInfo::commuteOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00407">407</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">llvm::AMDGPU::getCommuteOrig()</a>, and <a class="el" href="namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">llvm::AMDGPU::getCommuteRev()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00709">commuteInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a485723b6d29c01aae976003e3984e76a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00292">292</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="Value_8cpp_source.html#l00285">contains()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00401">llvm::getKillRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a48c0b48cf207dce30981fcb6028f8a43"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00646">646</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00120">llvm::MachineInstrBuilder::addTargetIndex()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00109">llvm::AMDGPUInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="MachineOperand_8h_source.html#l00233">llvm::MachineOperand::isFPImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, and <a class="el" href="AMDGPU_8h_source.html#l00080">llvm::AMDGPU::TI_CONSTDATA_START</a>.</p>

</div>
</div>
<a class="anchor" id="a4db504aa65992fc7d324c1546563880a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::findCommutedOpIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00785">785</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01063">hasModifiersSet()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00456">llvm::MCInstrDesc::isCommutable()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>.</p>

<p>Referenced by <a class="el" href="SIFoldOperands_8cpp_source.html#l00128">tryAddToFoldList()</a>.</p>

</div>
</div>
<a class="anchor" id="a57359527a2c5c3f77d1b9bbd003a4800"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t SIInstrInfo::getDefaultRsrcDataFormat </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02532">2532</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00231">llvm::AMDGPUSubtarget::isAmdHsaOS()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00332">llvm::AMDGPU::RSRC_DATA_FORMAT</a>, and <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02062">llvm::SITargetLowering::buildScratchRSRC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01854">moveSMRDToVALU()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l01980">llvm::SITargetLowering::wrapAddr64Rsrc()</a>.</p>

</div>
</div>
<a class="anchor" id="a2772e27dd437f135cce33dc2c0a91cd1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIInstrInfo::getIndirectAddrRegClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The register class to be used for loading and storing values from an "Indirect Address" . </dd></dl>

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02152">2152</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ac60f26fbfaf848028ab67ea463e0563d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::getLdStBaseRegImmOfs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>LdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">final</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00182">182</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02523">getNamedOperand()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01302">getOpRegClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00084">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00195">isDS()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00187">isMTBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00183">isMUBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00191">isSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00170">isStride64()</a>, <a class="el" href="MachineInstr_8h_source.html#l00573">llvm::MachineInstr::mayLoad()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00587">llvm::MachineInstr::mayStore()</a>.</p>

</div>
</div>
<a class="anchor" id="a16bf832ae1b888f725003245f6dcabca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIInstrInfo::getMovOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DstRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00421">421</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00084">llvm::TargetRegisterClass::getSize()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00049">llvm::SIRegisterInfo::isSGPRClass()</a>.</p>

</div>
</div>
<a class="anchor" id="aac7fce51c010f8cd8b29eb393e1a7561"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * SIInstrInfo::getNamedOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OperandName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the operand named <code>Op</code>. If <code>MI</code> does not have an operand named <code>Op</code>, this function returns nullptr. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02523">2523</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>.</p>

<p>Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00085">canShrink()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00709">commuteInstruction()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00174">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00120">foldImmediates()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00182">getLdStBaseRegImmOfs()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00313">getNamedOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01063">hasModifiersSet()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01769">splitSMRD()</a>.</p>

</div>
</div>
<a class="anchor" id="ade868541dbd8491f1fabe558972e47ca"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* llvm::SIInstrInfo::getNamedOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00313">313</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIInstrInfo_8cpp_source.html#l02523">getNamedOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a6808004fdc3693e924e77120164223ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIInstrInfo::getOpRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the correct register class for <code>OpNo</code>. For target-specific instructions, this will return the register class that has been defined in tablegen. For generic instructions, like REG_SEQUENCE it will return the register class of its machine operand. to infer the correct register class base on the other operands. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01302">1302</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MCInstrDesc_8h_source.html#l00194">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00393">llvm::MachineInstr::isVariadic()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00152">llvm::MCInstrDesc::OpInfo</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00065">llvm::MCOperandInfo::RegClass</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01319">canReadVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00182">getLdStBaseRegImmOfs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="a270f7d05d669d34db96029db722d7fba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>&amp; llvm::SIInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00071">71</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00120">foldImmediates()</a>.</p>

</div>
</div>
<a class="anchor" id="af6e3a10ca630025140331583f44397a2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIInstrInfo::getVALUOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01243">1243</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00049">llvm::TargetOpcode::INSERT_SUBREG</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00026">llvm::TargetOpcode::PHI</a>, and <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01298">isSALUOpSupportedOnVALU()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01854">moveSMRDToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="abcf1679e5c2234320c4a43edc015eb2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::hasModifiers </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this instruction has any modifiers. e.g. src[012]_mod, omod, clamp. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01055">1055</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>.</p>

</div>
</div>
<a class="anchor" id="af0a1524a0fcf05745cf2e55091043052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::hasModifiersSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01063">1063</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l02523">getNamedOperand()</a>.</p>

<p>Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00085">canShrink()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00785">findCommutedOpIndices()</a>.</p>

</div>
</div>
<a class="anchor" id="a168ffc5ce02a58aeeb1b09789a18b2cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::hasVALU32BitEncoding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this 64-bit VALU instruction has a 32-bit encoding. This function will return false if you pass it a 32-bit instruction. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01047">1047</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">llvm::AMDGPU::getVOPe32()</a>, and <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00365">llvm::AMDGPUInstrInfo::pseudoToMCOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="af13c9b5f58c45331e0763fec117e089f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::insertNOPs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00632">632</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00174">llvm::SIRegisterInfo::eliminateFrameIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="ae1d33e1508b6c8b176cc3c71b18e2dff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isDS </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00195">195</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00036">SIInstrFlags::DS</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00078">areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00884">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00182">getLdStBaseRegImmOfs()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00269">shouldClusterLoads()</a>.</p>

</div>
</div>
<a class="anchor" id="a641fa0b0cbb1ed77ffdddef09de9b7fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isFLAT </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00203">203</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00038">SIInstrFlags::FLAT</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00884">areMemAccessesTriviallyDisjoint()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ac08c887175fb87df138bbe5ac96f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::isImmOperandLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01003">1003</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00984">isLiteralConstant()</a>, <a class="el" href="MachineOperand_8h_source.html#l00241">llvm::MachineOperand::isTargetIndex()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00428">llvm::SIRegisterInfo::opCanUseInlineConstant()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00424">llvm::SIRegisterInfo::opCanUseLiteralConstant()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00048">llvm::MCOI::OPERAND_IMMEDIATE</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00071">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00065">llvm::MCOperandInfo::RegClass</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00174">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01446">isOperandLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a59bfa5fcbc64c63e3ce966e23b2e263a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00938">938</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MathExtras_8h_source.html#l00511">llvm::DoubleToBits()</a>, <a class="el" href="MathExtras_8h_source.html#l00524">llvm::FloatToBits()</a>, <a class="el" href="APInt_8h_source.html#l01261">llvm::APInt::getBitWidth()</a>, <a class="el" href="APInt_8h_source.html#l01327">llvm::APInt::getSExtValue()</a>, and <a class="el" href="APInt_8h_source.html#l01315">llvm::APInt::getZExtValue()</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01710">llvm::SITargetLowering::analyzeImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00977">isInlineConstant()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00984">isLiteralConstant()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00367">llvm::SITargetLowering::shouldConvertConstantLoadToIntImm()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01100">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a72710d857492f2adee54d353ad26cf99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::isInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00977">977</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00938">isInlineConstant()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e0d86f7f0d629a21e602979c971d30d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::isLiteralConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00984">984</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00938">isInlineConstant()</a>.</p>

<p>Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00120">foldImmediates()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01003">isImmOperandLegal()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01069">usesConstantBus()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01100">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="afbf8696ed38828a57f76efd7b4deeef0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isMIMG </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00199">199</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00037">SIInstrFlags::MIMG</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01934">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l01915">llvm::SITargetLowering::PostISelFolding()</a>.</p>

</div>
</div>
<a class="anchor" id="a7605835007cfee788e281d8eef49cc68"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::isMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3d112b13793e75de470d7aed30ac5e60">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00828">828</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ae1338888722ecd5d7f33139a90f4127c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isMTBUF </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00187">187</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00034">SIInstrFlags::MTBUF</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00078">areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00884">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00182">getLdStBaseRegImmOfs()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00269">shouldClusterLoads()</a>.</p>

</div>
</div>
<a class="anchor" id="adfe4c2988d1d2d1ed322d9a9aec95080"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isMUBUF </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00183">183</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00033">SIInstrFlags::MUBUF</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00078">areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00884">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00182">getLdStBaseRegImmOfs()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00269">shouldClusterLoads()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ab97b43eb9bf9e6153482446ee1dd61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::isOperandLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if <code>MO</code> is a legal operand if it was the <code>OpIdx</code> Operand for <code>MI</code>. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01446">1446</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01003">isImmOperandLegal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00241">llvm::MachineOperand::isTargetIndex()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00143">isVALU()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00143">llvm::MCInstrDesc::Opcode</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00152">llvm::MCInstrDesc::OpInfo</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00065">llvm::MCOperandInfo::RegClass</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01069">usesConstantBus()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00709">commuteInstruction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">legalizeOperands()</a>, and <a class="el" href="SIFoldOperands_8cpp_source.html#l00128">tryAddToFoldList()</a>.</p>

</div>
</div>
<a class="anchor" id="a338d933d6716455ed9b99f544690d30d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::isSafeToMoveRegClassDefs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00840">840</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="adbe769d3015a25ea63b10892845651f4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isSALU </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00139">139</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00019">SIInstrFlags::SALU</a>.</p>

</div>
</div>
<a class="anchor" id="adc08b763d5745201b28d7262ceb5d3c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::isSALUOpSupportedOnVALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01298">1298</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SIInstrInfo_8cpp_source.html#l01243">getVALUOp()</a>.</p>

</div>
</div>
<a class="anchor" id="ad31baabce7901889a239c8863cbed48a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isSMRD </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00191">191</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00035">SIInstrFlags::SMRD</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00078">areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00884">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00182">getLdStBaseRegImmOfs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">moveToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00269">shouldClusterLoads()</a>.</p>

</div>
</div>
<a class="anchor" id="ac3a71b91294f4c454eb3a1e2367b8f30"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isSOP1 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00147">147</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00022">SIInstrFlags::SOP1</a>.</p>

</div>
</div>
<a class="anchor" id="a8a3413538f14059b1971c2ed66241a6e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isSOP2 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00151">151</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00023">SIInstrFlags::SOP2</a>.</p>

</div>
</div>
<a class="anchor" id="a0bac30218660159281d136a2764a4862"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isSOPC </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00155">155</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00024">SIInstrFlags::SOPC</a>.</p>

</div>
</div>
<a class="anchor" id="ab513ef9ada5465778f93f75f0188fefb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isSOPK </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00159">159</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00025">SIInstrFlags::SOPK</a>.</p>

</div>
</div>
<a class="anchor" id="a796a04b459fb49e5be2e2791cbb56ce4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isSOPP </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00163">163</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00026">SIInstrFlags::SOPP</a>.</p>

</div>
</div>
<a class="anchor" id="a3f86c528e38f54be05aafa6a67b7df1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::isTriviallyReMaterializable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00845">845</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ce67f9d33bf030a7337b756a4d924de"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isVALU </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00143">143</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00020">SIInstrFlags::VALU</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01446">isOperandLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a11c1f23720b2e8372def346c704c0162"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isVOP1 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00167">167</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00028">SIInstrFlags::VOP1</a>.</p>

<p>Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00120">foldImmediates()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01100">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a38bde7e010ee13fcbd7e94493586a84b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isVOP2 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00171">171</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00029">SIInstrFlags::VOP2</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00709">commuteInstruction()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00120">foldImmediates()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01100">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a95c5500ab2ec71a0dd875690e6c3f2ad"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isVOP3 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00175">175</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00030">SIInstrFlags::VOP3</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00709">commuteInstruction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01100">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a6f1a67aa0c7c1ae8f22fef2c41ab6bbb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIInstrInfo::isVOPC </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00179">179</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00031">SIInstrFlags::VOPC</a>.</p>

<p>Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00120">foldImmediates()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01100">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a5794295c069a603481612709cd0ca2f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize all operands in this instruction. This function may create new instruction and insert them before <code>MI</code>. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">1497</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00709">commuteInstruction()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a66e8b9728b1b2b76c0327d4dc91fb7fd">llvm::AMDGPU::getAddr64Inst()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02532">getDefaultRsrcDataFormat()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00341">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00165">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getMBB()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02523">getNamedOperand()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01302">getOpRegClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00332">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00040">llvm::RegState::ImplicitDefine</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00049">llvm::TargetOpcode::INSERT_SUBREG</a>, <a class="el" href="MachineInstr_8h_source.html#l00610">llvm::MachineInstr::isCommutable()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00984">isLiteralConstant()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01446">isOperandLegal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00049">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00171">isVOP2()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00175">isVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01331">legalizeOpWithMove()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00026">llvm::TargetOpcode::PHI</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00905">llvm::MachineInstr::removeFromParent()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01934">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="aa21d1855687750f06e5e5bdff5d67247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::legalizeOpWithMove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize the <code>OpIndex</code> operand of this instruction by inserting a MOV. For example: ADD_I32_e32 VGPR0, 15 to MOV VGPR1, 15 ADD_I32_e32 VGPR0, VGPR1. </p>
<p>If the operand being legalized is a register, then a COPY will be used instead of MOV. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01331">1331</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00147">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00341">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00049">llvm::SIRegisterInfo::isSGPRClass()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">legalizeOperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a4309c326e6f682370ddacac61d9eb65a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SIInstrInfo::LoadM0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MoveRel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SavReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IndexReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2d3bbfad18744358184892cfe824bba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00487">487</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00108">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00224">llvm::LLVMContext::emitError()</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="Function_8cpp_source.html#l00214">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00249">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00084">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00332">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00052">llvm::TargetOpcode::IMPLICIT_DEF</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00049">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00120">llvm::AMDGPUSubtarget::isVGPRSpillingEnabled()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00035">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a class="anchor" id="a9cb8cba1f05674da7766886ed1dd96f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::moveSMRDToVALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01854">1854</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00691">llvm::MachineInstr::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00147">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00568">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02532">getDefaultRsrcDataFormat()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00112">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01243">getVALUOp()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Hi</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Lo</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00284">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00044">llvm::AMDGPUSubtarget::SEA_ISLANDS</a>, <a class="el" href="MachineInstr_8h_source.html#l01137">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01769">splitSMRD()</a>, and <a class="el" href="AMDGPURegisterInfo_8h_source.html#l00033">llvm::AMDGPURegisterInfo::ST</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="a259d7fe8dc4a8d1892c9be17114323d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::moveToVALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Replace this instruction's opcode with the equivalent VALU opcode. This function will also move the users of <code>MI</code> to the VALU if necessary. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">1954</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00691">llvm::MachineInstr::addOperand()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01319">canReadVGPR()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineOperand_8h_source.html#l00568">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00341">llvm::SIRegisterInfo::getEquivalentVGPRClass()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00112">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01302">getOpRegClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01243">getVALUOp()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00332">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00049">llvm::TargetOpcode::INSERT_SUBREG</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00191">isSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">legalizeOperands()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01854">moveSMRDToVALU()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00026">llvm::TargetOpcode::PHI</a>, <a class="el" href="SmallVector_8h_source.html#l00445">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00786">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00284">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="MachineInstr_8h_source.html#l01137">llvm::MachineInstr::setDesc()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00398">llvm::MachineRegisterInfo::use_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00401">llvm::MachineRegisterInfo::use_end()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00045">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

</div>
</div>
<a class="anchor" id="a5ccfdb916891b5fce915dff1696d45b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::reserveIndirectRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>Reserved</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02495">2495</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00276">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00311">llvm::AMDGPUInstrInfo::getIndirectIndexEnd()</a>, and <a class="el" href="BitVector_8h_source.html#l00235">llvm::BitVector::set()</a>.</p>

</div>
</div>
<a class="anchor" id="a25d4b01004becfd71373840ad94c91ae"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::shouldClusterLoads </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>FirstLdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>SecondLdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">final</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00269">269</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00195">isDS()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00187">isMTBUF()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00183">isMUBUF()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l00191">isSMRD()</a>.</p>

</div>
</div>
<a class="anchor" id="ab748840613b47e7aad2f90cfd9b7b428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::splitSMRD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>HalfRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>HalfImmOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>HalfSGPROp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>Lo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Split an SMRD instruction into two smaller loads of half the. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01769">1769</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00112">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02523">getNamedOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00084">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="MathExtras_8h_source.html#l00302">llvm::isUInt&lt; 8 &gt;()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, <a class="el" href="AMDGPURegisterInfo_8h_source.html#l00033">llvm::AMDGPURegisterInfo::ST</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00045">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01854">moveSMRDToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="a7b6070369edfdee8b81c7074fdcc4fa4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SIInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00433">433</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00108">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00224">llvm::LLVMContext::emitError()</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="Function_8cpp_source.html#l00214">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00249">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00084">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00332">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00049">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00120">llvm::AMDGPUSubtarget::isVGPRSpillingEnabled()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00035">llvm::TargetOpcode::KILL</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00058">llvm::SIMachineFunctionInfo::setHasSpilledVGPRs()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00045">llvm::AMDGPUInstrInfo::ST</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00035">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a class="anchor" id="ac47dd5fbef3e0ab32386d23e2c71a107"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::usesConstantBus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if this operand uses the constant bus. </p>

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01069">1069</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Value_8cpp_source.html#l00285">contains()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00284">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00984">isLiteralConstant()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00049">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isUse()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01446">isOperandLegal()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01100">verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a33688f3bece93e537b79954a6551bb85"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIInstrInfo::verifyInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;&#160;</td>
          <td class="paramname"><em>ErrInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01100">1100</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SIInstrInfo_8cpp_source.html#l00988">compareMachineOp()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00073">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00948">llvm::MachineInstr::getNumExplicitOperands()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00194">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00185">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00233">llvm::MachineOperand::isFPImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00938">isInlineConstant()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00984">isLiteralConstant()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00213">llvm::MCInstrDesc::isVariadic()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00167">isVOP1()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00171">isVOP2()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00175">isVOP3()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00179">isVOPC()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00048">llvm::MCOI::OPERAND_IMMEDIATE</a>, <a class="el" href="SIDefines_8h_source.html#l00046">llvm::AMDGPU::OPERAND_REG_IMM32</a>, <a class="el" href="SIDefines_8h_source.html#l00048">llvm::AMDGPU::OPERAND_REG_INLINE_C</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00049">llvm::MCOI::OPERAND_REGISTER</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00071">llvm::MCOperandInfo::OperandType</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00152">llvm::MCInstrDesc::OpInfo</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00065">llvm::MCOperandInfo::RegClass</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01069">usesConstantBus()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a></li>
<li><a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:50 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
