
p10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001613c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f30  080162cc  080162cc  000172cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080181fc  080181fc  0001a130  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080181fc  080181fc  000191fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018204  08018204  0001a130  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018204  08018204  00019204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018208  08018208  00019208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000130  20000000  0801820c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009118  20000130  0801833c  0001a130  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20009248  0801833c  0001a248  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a130  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003c095  00000000  00000000  0001a160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007967  00000000  00000000  000561f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000031d0  00000000  00000000  0005db60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000026d5  00000000  00000000  00060d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00009bcb  00000000  00000000  00063405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003a428  00000000  00000000  0006cfd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011b247  00000000  00000000  000a73f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c263f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000e460  00000000  00000000  001c2684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  001d0ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000130 	.word	0x20000130
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080162b4 	.word	0x080162b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000134 	.word	0x20000134
 80001cc:	080162b4 	.word	0x080162b4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005d8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005dc:	f003 0301 	and.w	r3, r3, #1
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d013      	beq.n	800060c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005e4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005ec:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d00b      	beq.n	800060c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005f4:	e000      	b.n	80005f8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005f6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005f8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d0f9      	beq.n	80005f6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000602:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	b2d2      	uxtb	r2, r2
 800060a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800060c:	687b      	ldr	r3, [r7, #4]
}
 800060e:	4618      	mov	r0, r3
 8000610:	370c      	adds	r7, #12
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
	...

0800061c <program_alarm_RTC>:
//    Error_Handler();
//  }
//}

void program_alarm_RTC(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b092      	sub	sp, #72	@ 0x48
 8000620:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8000622:	f107 0318 	add.w	r3, r7, #24
 8000626:	222c      	movs	r2, #44	@ 0x2c
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f014 f95e 	bl	80148ec <memset>
  RTC_TimeTypeDef  sTime  = {0};
 8000630:	1d3b      	adds	r3, r7, #4
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
 8000636:	605a      	str	r2, [r3, #4]
 8000638:	609a      	str	r2, [r3, #8]
 800063a:	60da      	str	r2, [r3, #12]
 800063c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef  sDate  = {0};
 800063e:	2300      	movs	r3, #0
 8000640:	603b      	str	r3, [r7, #0]

  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	2200      	movs	r2, #0
 8000646:	4619      	mov	r1, r3
 8000648:	482f      	ldr	r0, [pc, #188]	@ (8000708 <program_alarm_RTC+0xec>)
 800064a:	f007 ff00 	bl	800844e <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // obligatorio
 800064e:	463b      	mov	r3, r7
 8000650:	2200      	movs	r2, #0
 8000652:	4619      	mov	r1, r3
 8000654:	482c      	ldr	r0, [pc, #176]	@ (8000708 <program_alarm_RTC+0xec>)
 8000656:	f007 ffdd 	bl	8008614 <HAL_RTC_GetDate>

  // Desactivar y limpiar por seguridad (evita retriggers)
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800065a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800065e:	482a      	ldr	r0, [pc, #168]	@ (8000708 <program_alarm_RTC+0xec>)
 8000660:	f008 f962 	bl	8008928 <HAL_RTC_DeactivateAlarm>
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000664:	4b28      	ldr	r3, [pc, #160]	@ (8000708 <program_alarm_RTC+0xec>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	68db      	ldr	r3, [r3, #12]
 800066a:	b2da      	uxtb	r2, r3
 800066c:	4b26      	ldr	r3, [pc, #152]	@ (8000708 <program_alarm_RTC+0xec>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8000674:	60da      	str	r2, [r3, #12]
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8000676:	4b25      	ldr	r3, [pc, #148]	@ (800070c <program_alarm_RTC+0xf0>)
 8000678:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800067c:	615a      	str	r2, [r3, #20]

  // Próximo minuto a segundo 00
  uint8_t nextMin = sTime.Minutes + 1;
 800067e:	797b      	ldrb	r3, [r7, #5]
 8000680:	3301      	adds	r3, #1
 8000682:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint8_t nextHr  = sTime.Hours;
 8000686:	793b      	ldrb	r3, [r7, #4]
 8000688:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

  if (nextMin >= 60) { nextMin = 0; nextHr = (nextHr + 1) % 24; }
 800068c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000690:	2b3b      	cmp	r3, #59	@ 0x3b
 8000692:	d913      	bls.n	80006bc <program_alarm_RTC+0xa0>
 8000694:	2300      	movs	r3, #0
 8000696:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800069a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800069e:	1c5a      	adds	r2, r3, #1
 80006a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000710 <program_alarm_RTC+0xf4>)
 80006a2:	fb83 1302 	smull	r1, r3, r3, r2
 80006a6:	1099      	asrs	r1, r3, #2
 80006a8:	17d3      	asrs	r3, r2, #31
 80006aa:	1ac9      	subs	r1, r1, r3
 80006ac:	460b      	mov	r3, r1
 80006ae:	005b      	lsls	r3, r3, #1
 80006b0:	440b      	add	r3, r1
 80006b2:	00db      	lsls	r3, r3, #3
 80006b4:	1ad1      	subs	r1, r2, r3
 80006b6:	460b      	mov	r3, r1
 80006b8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

  sAlarm.AlarmTime.Hours   = nextHr;
 80006bc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80006c0:	763b      	strb	r3, [r7, #24]
  sAlarm.AlarmTime.Minutes = nextMin;
 80006c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80006c6:	767b      	strb	r3, [r7, #25]
  sAlarm.AlarmTime.Seconds = 0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	76bb      	strb	r3, [r7, #26]

  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;  // NO enmascares seconds/minutes
 80006cc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80006d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	637b      	str	r3, [r7, #52]	@ 0x34
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80006d6:	2300      	movs	r3, #0
 80006d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sAlarm.AlarmDateWeekDay = 1;
 80006da:	2301      	movs	r3, #1
 80006dc:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  sAlarm.Alarm = RTC_ALARM_A;
 80006e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006e4:	643b      	str	r3, [r7, #64]	@ 0x40

  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80006e6:	f107 0318 	add.w	r3, r7, #24
 80006ea:	2200      	movs	r2, #0
 80006ec:	4619      	mov	r1, r3
 80006ee:	4806      	ldr	r0, [pc, #24]	@ (8000708 <program_alarm_RTC+0xec>)
 80006f0:	f007 ffde 	bl	80086b0 <HAL_RTC_SetAlarm_IT>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <program_alarm_RTC+0xe2>
  {
    Error_Handler();
 80006fa:	f001 fb09 	bl	8001d10 <Error_Handler>
  }
}
 80006fe:	bf00      	nop
 8000700:	3748      	adds	r7, #72	@ 0x48
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	2000021c 	.word	0x2000021c
 800070c:	40010400 	.word	0x40010400
 8000710:	2aaaaaab 	.word	0x2aaaaaab

08000714 <wifi_start>:


static int wifi_start(void)
{
 8000714:	b5b0      	push	{r4, r5, r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af04      	add	r7, sp, #16
	uint8_t  MAC_Addr[6];
 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 800071a:	f004 fb13 	bl	8004d44 <WIFI_Init>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d123      	bne.n	800076c <wifi_start+0x58>
  {
    LOG(("ES-WIFI Initialized.\r\n"));
 8000724:	4814      	ldr	r0, [pc, #80]	@ (8000778 <wifi_start+0x64>)
 8000726:	f013 ff51 	bl	80145cc <puts>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 800072a:	463b      	mov	r3, r7
 800072c:	4618      	mov	r0, r3
 800072e:	f004 fb57 	bl	8004de0 <WIFI_GetMAC_Address>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d113      	bne.n	8000760 <wifi_start+0x4c>
    {
      LOG(("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8000738:	783b      	ldrb	r3, [r7, #0]
 800073a:	4618      	mov	r0, r3
 800073c:	787b      	ldrb	r3, [r7, #1]
 800073e:	461c      	mov	r4, r3
 8000740:	78bb      	ldrb	r3, [r7, #2]
 8000742:	461d      	mov	r5, r3
 8000744:	78fb      	ldrb	r3, [r7, #3]
 8000746:	793a      	ldrb	r2, [r7, #4]
 8000748:	7979      	ldrb	r1, [r7, #5]
 800074a:	9102      	str	r1, [sp, #8]
 800074c:	9201      	str	r2, [sp, #4]
 800074e:	9300      	str	r3, [sp, #0]
 8000750:	462b      	mov	r3, r5
 8000752:	4622      	mov	r2, r4
 8000754:	4601      	mov	r1, r0
 8000756:	4809      	ldr	r0, [pc, #36]	@ (800077c <wifi_start+0x68>)
 8000758:	f013 fed0 	bl	80144fc <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 800075c:	2300      	movs	r3, #0
 800075e:	e007      	b.n	8000770 <wifi_start+0x5c>
      LOG(("> ERROR : CANNOT get MAC address\r\n"));
 8000760:	4807      	ldr	r0, [pc, #28]	@ (8000780 <wifi_start+0x6c>)
 8000762:	f013 ff33 	bl	80145cc <puts>
      return -1;
 8000766:	f04f 33ff 	mov.w	r3, #4294967295
 800076a:	e001      	b.n	8000770 <wifi_start+0x5c>
    return -1;
 800076c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000770:	4618      	mov	r0, r3
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bdb0      	pop	{r4, r5, r7, pc}
 8000778:	08016328 	.word	0x08016328
 800077c:	08016340 	.word	0x08016340
 8000780:	08016380 	.word	0x08016380

08000784 <wifi_connect>:



int wifi_connect(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af02      	add	r7, sp, #8

  wifi_start();
 800078a:	f7ff ffc3 	bl	8000714 <wifi_start>

  LOG(("\nConnecting to %s, %s\r\n", g_wifi_ssid, g_wifi_pass));
 800078e:	4a19      	ldr	r2, [pc, #100]	@ (80007f4 <wifi_connect+0x70>)
 8000790:	4919      	ldr	r1, [pc, #100]	@ (80007f8 <wifi_connect+0x74>)
 8000792:	481a      	ldr	r0, [pc, #104]	@ (80007fc <wifi_connect+0x78>)
 8000794:	f013 feb2 	bl	80144fc <iprintf>
  if( WIFI_Connect(g_wifi_ssid, g_wifi_pass, WIFISECURITY) == WIFI_STATUS_OK)
 8000798:	2203      	movs	r2, #3
 800079a:	4916      	ldr	r1, [pc, #88]	@ (80007f4 <wifi_connect+0x70>)
 800079c:	4816      	ldr	r0, [pc, #88]	@ (80007f8 <wifi_connect+0x74>)
 800079e:	f004 fafd 	bl	8004d9c <WIFI_Connect>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d11d      	bne.n	80007e4 <wifi_connect+0x60>
  {
    if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 80007a8:	4815      	ldr	r0, [pc, #84]	@ (8000800 <wifi_connect+0x7c>)
 80007aa:	f004 fb2f 	bl	8004e0c <WIFI_GetIP_Address>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d111      	bne.n	80007d8 <wifi_connect+0x54>
    {
      LOG(("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 80007b4:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <wifi_connect+0x7c>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	4619      	mov	r1, r3
 80007ba:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <wifi_connect+0x7c>)
 80007bc:	785b      	ldrb	r3, [r3, #1]
 80007be:	461a      	mov	r2, r3
 80007c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000800 <wifi_connect+0x7c>)
 80007c2:	789b      	ldrb	r3, [r3, #2]
 80007c4:	4618      	mov	r0, r3
 80007c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000800 <wifi_connect+0x7c>)
 80007c8:	78db      	ldrb	r3, [r3, #3]
 80007ca:	9300      	str	r3, [sp, #0]
 80007cc:	4603      	mov	r3, r0
 80007ce:	480d      	ldr	r0, [pc, #52]	@ (8000804 <wifi_connect+0x80>)
 80007d0:	f013 fe94 	bl	80144fc <iprintf>
  else
  {
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
     return -1;
  }
  return 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	e00a      	b.n	80007ee <wifi_connect+0x6a>
		  LOG((" ERROR : es-wifi module CANNOT get IP address\r\n"));
 80007d8:	480b      	ldr	r0, [pc, #44]	@ (8000808 <wifi_connect+0x84>)
 80007da:	f013 fef7 	bl	80145cc <puts>
      return -1;
 80007de:	f04f 33ff 	mov.w	r3, #4294967295
 80007e2:	e004      	b.n	80007ee <wifi_connect+0x6a>
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
 80007e4:	4809      	ldr	r0, [pc, #36]	@ (800080c <wifi_connect+0x88>)
 80007e6:	f013 fef1 	bl	80145cc <puts>
     return -1;
 80007ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	20000020 	.word	0x20000020
 80007f8:	20000000 	.word	0x20000000
 80007fc:	080163a4 	.word	0x080163a4
 8000800:	200009c4 	.word	0x200009c4
 8000804:	080163bc 	.word	0x080163bc
 8000808:	080163f8 	.word	0x080163f8
 800080c:	08016428 	.word	0x08016428

08000810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000814:	f004 fb50 	bl	8004eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000818:	f000 f8b0 	bl	800097c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800081c:	f000 fb14 	bl	8000e48 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000820:	f000 f910 	bl	8000a44 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8000824:	f000 f946 	bl	8000ab4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000828:	f000 f984 	bl	8000b34 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 800082c:	f000 fa38 	bl	8000ca0 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000830:	f000 fa74 	bl	8000d1c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000834:	f000 faaa 	bl	8000d8c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000838:	f000 fad8 	bl	8000dec <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 800083c:	f000 f9a0 	bl	8000b80 <MX_RTC_Init>


  /* USER CODE BEGIN 2 */

	printf("--- [BOOT] Forzando Reinicio Fisico del WiFi ---\r\n");
 8000840:	4833      	ldr	r0, [pc, #204]	@ (8000910 <main+0x100>)
 8000842:	f013 fec3 	bl	80145cc <puts>

	// Bajar el pin de Reset (Apagar módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800084c:	4831      	ldr	r0, [pc, #196]	@ (8000914 <main+0x104>)
 800084e:	f005 f8e7 	bl	8005a20 <HAL_GPIO_WritePin>
	HAL_Delay(500); // Esperar medio segundo apagado
 8000852:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000856:	f004 fb67 	bl	8004f28 <HAL_Delay>

	// Subir el pin de Reset (Encender módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 800085a:	2201      	movs	r2, #1
 800085c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000860:	482c      	ldr	r0, [pc, #176]	@ (8000914 <main+0x104>)
 8000862:	f005 f8dd 	bl	8005a20 <HAL_GPIO_WritePin>
	HAL_Delay(1000); // Esperar 1s a que arranque su sistema interno
 8000866:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800086a:	f004 fb5d 	bl	8004f28 <HAL_Delay>

	printf("--- [BOOT] WiFi Reiniciado. Iniciando Kernel... ---\r\n");
 800086e:	482a      	ldr	r0, [pc, #168]	@ (8000918 <main+0x108>)
 8000870:	f013 feac 	bl	80145cc <puts>

	  HAL_UART_Receive_IT(&huart1, &uart_rx_ch, 1);
 8000874:	2201      	movs	r2, #1
 8000876:	4929      	ldr	r1, [pc, #164]	@ (800091c <main+0x10c>)
 8000878:	4829      	ldr	r0, [pc, #164]	@ (8000920 <main+0x110>)
 800087a:	f00a f8dd 	bl	800aa38 <HAL_UART_Receive_IT>
	  printf("[UART] RX listo\r\n");
 800087e:	4829      	ldr	r0, [pc, #164]	@ (8000924 <main+0x114>)
 8000880:	f013 fea4 	bl	80145cc <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000884:	f00f fe94 	bl	80105b0 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  uartTxMutexHandle = osMutexNew(&uartTxMutex_attributes);
 8000888:	4827      	ldr	r0, [pc, #156]	@ (8000928 <main+0x118>)
 800088a:	f010 f895 	bl	80109b8 <osMutexNew>
 800088e:	4603      	mov	r3, r0
 8000890:	4a26      	ldr	r2, [pc, #152]	@ (800092c <main+0x11c>)
 8000892:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of qMqttTx */
  qMqttTxHandle = osMessageQueueNew (8, 1060, &qMqttTx_attributes);
 8000894:	4a26      	ldr	r2, [pc, #152]	@ (8000930 <main+0x120>)
 8000896:	f240 4124 	movw	r1, #1060	@ 0x424
 800089a:	2008      	movs	r0, #8
 800089c:	f010 f99a 	bl	8010bd4 <osMessageQueueNew>
 80008a0:	4603      	mov	r3, r0
 80008a2:	4a24      	ldr	r2, [pc, #144]	@ (8000934 <main+0x124>)
 80008a4:	6013      	str	r3, [r2, #0]

  /* creation of qCmdRx */
  qCmdRxHandle = osMessageQueueNew (5, sizeof(SystemCommandMsg_t), &qCmdRx_attributes);
 80008a6:	4a24      	ldr	r2, [pc, #144]	@ (8000938 <main+0x128>)
 80008a8:	2162      	movs	r1, #98	@ 0x62
 80008aa:	2005      	movs	r0, #5
 80008ac:	f010 f992 	bl	8010bd4 <osMessageQueueNew>
 80008b0:	4603      	mov	r3, r0
 80008b2:	4a22      	ldr	r2, [pc, #136]	@ (800093c <main+0x12c>)
 80008b4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of WifiTask */
  WifiTaskHandle = osThreadNew(StartWifiTask, NULL, &WifiTask_attributes);
 80008b6:	4a22      	ldr	r2, [pc, #136]	@ (8000940 <main+0x130>)
 80008b8:	2100      	movs	r1, #0
 80008ba:	4822      	ldr	r0, [pc, #136]	@ (8000944 <main+0x134>)
 80008bc:	f00f fec2 	bl	8010644 <osThreadNew>
 80008c0:	4603      	mov	r3, r0
 80008c2:	4a21      	ldr	r2, [pc, #132]	@ (8000948 <main+0x138>)
 80008c4:	6013      	str	r3, [r2, #0]

  /* creation of MQTT_Task */
  MQTT_TaskHandle = osThreadNew(MQTT_TaskFun, NULL, &MQTT_Task_attributes);
 80008c6:	4a21      	ldr	r2, [pc, #132]	@ (800094c <main+0x13c>)
 80008c8:	2100      	movs	r1, #0
 80008ca:	4821      	ldr	r0, [pc, #132]	@ (8000950 <main+0x140>)
 80008cc:	f00f feba 	bl	8010644 <osThreadNew>
 80008d0:	4603      	mov	r3, r0
 80008d2:	4a20      	ldr	r2, [pc, #128]	@ (8000954 <main+0x144>)
 80008d4:	6013      	str	r3, [r2, #0]

  /* creation of task_envRead */
  task_envReadHandle = osThreadNew(task_envReadFunc, NULL, &task_envRead_attributes);
 80008d6:	4a20      	ldr	r2, [pc, #128]	@ (8000958 <main+0x148>)
 80008d8:	2100      	movs	r1, #0
 80008da:	4820      	ldr	r0, [pc, #128]	@ (800095c <main+0x14c>)
 80008dc:	f00f feb2 	bl	8010644 <osThreadNew>
 80008e0:	4603      	mov	r3, r0
 80008e2:	4a1f      	ldr	r2, [pc, #124]	@ (8000960 <main+0x150>)
 80008e4:	6013      	str	r3, [r2, #0]

  /* creation of Accel_Task */
  Accel_TaskHandle = osThreadNew(Accel_Task_Func, NULL, &Accel_Task_attributes);
 80008e6:	4a1f      	ldr	r2, [pc, #124]	@ (8000964 <main+0x154>)
 80008e8:	2100      	movs	r1, #0
 80008ea:	481f      	ldr	r0, [pc, #124]	@ (8000968 <main+0x158>)
 80008ec:	f00f feaa 	bl	8010644 <osThreadNew>
 80008f0:	4603      	mov	r3, r0
 80008f2:	4a1e      	ldr	r2, [pc, #120]	@ (800096c <main+0x15c>)
 80008f4:	6013      	str	r3, [r2, #0]

  /* creation of UartCfgTask */
  UartCfgTaskHandle = osThreadNew(UartCfgTask_Func, NULL, &UartCfgTask_attributes);
 80008f6:	4a1e      	ldr	r2, [pc, #120]	@ (8000970 <main+0x160>)
 80008f8:	2100      	movs	r1, #0
 80008fa:	481e      	ldr	r0, [pc, #120]	@ (8000974 <main+0x164>)
 80008fc:	f00f fea2 	bl	8010644 <osThreadNew>
 8000900:	4603      	mov	r3, r0
 8000902:	4a1d      	ldr	r2, [pc, #116]	@ (8000978 <main+0x168>)
 8000904:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000906:	f00f fe77 	bl	80105f8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800090a:	bf00      	nop
 800090c:	e7fd      	b.n	800090a <main+0xfa>
 800090e:	bf00      	nop
 8000910:	08016450 	.word	0x08016450
 8000914:	48001000 	.word	0x48001000
 8000918:	08016484 	.word	0x08016484
 800091c:	200008b8 	.word	0x200008b8
 8000920:	200002a4 	.word	0x200002a4
 8000924:	080164bc 	.word	0x080164bc
 8000928:	08017cc0 	.word	0x08017cc0
 800092c:	200008b4 	.word	0x200008b4
 8000930:	08017c90 	.word	0x08017c90
 8000934:	200008ac 	.word	0x200008ac
 8000938:	08017ca8 	.word	0x08017ca8
 800093c:	200008b0 	.word	0x200008b0
 8000940:	08017bdc 	.word	0x08017bdc
 8000944:	080014f9 	.word	0x080014f9
 8000948:	20000898 	.word	0x20000898
 800094c:	08017c00 	.word	0x08017c00
 8000950:	08001561 	.word	0x08001561
 8000954:	2000089c 	.word	0x2000089c
 8000958:	08017c24 	.word	0x08017c24
 800095c:	08001699 	.word	0x08001699
 8000960:	200008a0 	.word	0x200008a0
 8000964:	08017c48 	.word	0x08017c48
 8000968:	08001865 	.word	0x08001865
 800096c:	200008a4 	.word	0x200008a4
 8000970:	08017c6c 	.word	0x08017c6c
 8000974:	08001b99 	.word	0x08001b99
 8000978:	200008a8 	.word	0x200008a8

0800097c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b096      	sub	sp, #88	@ 0x58
 8000980:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000982:	f107 0314 	add.w	r3, r7, #20
 8000986:	2244      	movs	r2, #68	@ 0x44
 8000988:	2100      	movs	r1, #0
 800098a:	4618      	mov	r0, r3
 800098c:	f013 ffae 	bl	80148ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000990:	463b      	mov	r3, r7
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	605a      	str	r2, [r3, #4]
 8000998:	609a      	str	r2, [r3, #8]
 800099a:	60da      	str	r2, [r3, #12]
 800099c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800099e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009a2:	f006 f80f 	bl	80069c4 <HAL_PWREx_ControlVoltageScaling>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80009ac:	f001 f9b0 	bl	8001d10 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80009b0:	f005 ffea 	bl	8006988 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80009b4:	4b22      	ldr	r3, [pc, #136]	@ (8000a40 <SystemClock_Config+0xc4>)
 80009b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80009ba:	4a21      	ldr	r2, [pc, #132]	@ (8000a40 <SystemClock_Config+0xc4>)
 80009bc:	f023 0318 	bic.w	r3, r3, #24
 80009c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80009c4:	231c      	movs	r3, #28
 80009c6:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80009c8:	2301      	movs	r3, #1
 80009ca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80009cc:	2301      	movs	r3, #1
 80009ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009d0:	2301      	movs	r3, #1
 80009d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80009d8:	2360      	movs	r3, #96	@ 0x60
 80009da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009dc:	2302      	movs	r3, #2
 80009de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80009e0:	2301      	movs	r3, #1
 80009e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80009e4:	2301      	movs	r3, #1
 80009e6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80009e8:	2328      	movs	r3, #40	@ 0x28
 80009ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80009ec:	2307      	movs	r3, #7
 80009ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009f0:	2302      	movs	r3, #2
 80009f2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009f4:	2302      	movs	r3, #2
 80009f6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	4618      	mov	r0, r3
 80009fe:	f006 f903 	bl	8006c08 <HAL_RCC_OscConfig>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000a08:	f001 f982 	bl	8001d10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a0c:	230f      	movs	r3, #15
 8000a0e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a10:	2303      	movs	r3, #3
 8000a12:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a14:	2300      	movs	r3, #0
 8000a16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a20:	463b      	mov	r3, r7
 8000a22:	2104      	movs	r1, #4
 8000a24:	4618      	mov	r0, r3
 8000a26:	f006 fccb 	bl	80073c0 <HAL_RCC_ClockConfig>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000a30:	f001 f96e 	bl	8001d10 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000a34:	f007 fa04 	bl	8007e40 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000a38:	bf00      	nop
 8000a3a:	3758      	adds	r7, #88	@ 0x58
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	40021000 	.word	0x40021000

08000a44 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000a48:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a4a:	4a19      	ldr	r2, [pc, #100]	@ (8000ab0 <MX_DFSDM1_Init+0x6c>)
 8000a4c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000a4e:	4b17      	ldr	r3, [pc, #92]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a50:	2201      	movs	r2, #1
 8000a52:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000a54:	4b15      	ldr	r3, [pc, #84]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000a5a:	4b14      	ldr	r3, [pc, #80]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a5c:	2202      	movs	r2, #2
 8000a5e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000a60:	4b12      	ldr	r3, [pc, #72]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000a66:	4b11      	ldr	r3, [pc, #68]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a72:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000a74:	4b0d      	ldr	r3, [pc, #52]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a7c:	2204      	movs	r2, #4
 8000a7e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000a80:	4b0a      	ldr	r3, [pc, #40]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000a86:	4b09      	ldr	r3, [pc, #36]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a88:	2201      	movs	r2, #1
 8000a8a:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000a8c:	4b07      	ldr	r3, [pc, #28]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000a92:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000a98:	4804      	ldr	r0, [pc, #16]	@ (8000aac <MX_DFSDM1_Init+0x68>)
 8000a9a:	f004 fb7d 	bl	8005198 <HAL_DFSDM_ChannelInit>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000aa4:	f001 f934 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000aa8:	bf00      	nop
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	2000014c 	.word	0x2000014c
 8000ab0:	40016020 	.word	0x40016020

08000ab4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000aba:	4a1c      	ldr	r2, [pc, #112]	@ (8000b2c <MX_I2C2_Init+0x78>)
 8000abc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000abe:	4b1a      	ldr	r3, [pc, #104]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000ac0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b30 <MX_I2C2_Init+0x7c>)
 8000ac2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000ac4:	4b18      	ldr	r3, [pc, #96]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aca:	4b17      	ldr	r3, [pc, #92]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ad0:	4b15      	ldr	r3, [pc, #84]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000ad6:	4b14      	ldr	r3, [pc, #80]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000adc:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ae2:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000aee:	480e      	ldr	r0, [pc, #56]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000af0:	f004 ffc6 	bl	8005a80 <HAL_I2C_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000afa:	f001 f909 	bl	8001d10 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000afe:	2100      	movs	r1, #0
 8000b00:	4809      	ldr	r0, [pc, #36]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000b02:	f005 fd77 	bl	80065f4 <HAL_I2CEx_ConfigAnalogFilter>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000b0c:	f001 f900 	bl	8001d10 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b10:	2100      	movs	r1, #0
 8000b12:	4805      	ldr	r0, [pc, #20]	@ (8000b28 <MX_I2C2_Init+0x74>)
 8000b14:	f005 fdb9 	bl	800668a <HAL_I2CEx_ConfigDigitalFilter>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000b1e:	f001 f8f7 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000184 	.word	0x20000184
 8000b2c:	40005800 	.word	0x40005800
 8000b30:	10d19ce4 	.word	0x10d19ce4

08000b34 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000b38:	4b0f      	ldr	r3, [pc, #60]	@ (8000b78 <MX_QUADSPI_Init+0x44>)
 8000b3a:	4a10      	ldr	r2, [pc, #64]	@ (8000b7c <MX_QUADSPI_Init+0x48>)
 8000b3c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b78 <MX_QUADSPI_Init+0x44>)
 8000b40:	2202      	movs	r2, #2
 8000b42:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000b44:	4b0c      	ldr	r3, [pc, #48]	@ (8000b78 <MX_QUADSPI_Init+0x44>)
 8000b46:	2204      	movs	r2, #4
 8000b48:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b78 <MX_QUADSPI_Init+0x44>)
 8000b4c:	2210      	movs	r2, #16
 8000b4e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000b50:	4b09      	ldr	r3, [pc, #36]	@ (8000b78 <MX_QUADSPI_Init+0x44>)
 8000b52:	2217      	movs	r2, #23
 8000b54:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000b56:	4b08      	ldr	r3, [pc, #32]	@ (8000b78 <MX_QUADSPI_Init+0x44>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000b5c:	4b06      	ldr	r3, [pc, #24]	@ (8000b78 <MX_QUADSPI_Init+0x44>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000b62:	4805      	ldr	r0, [pc, #20]	@ (8000b78 <MX_QUADSPI_Init+0x44>)
 8000b64:	f005 ff94 	bl	8006a90 <HAL_QSPI_Init>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000b6e:	f001 f8cf 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	200001d8 	.word	0x200001d8
 8000b7c:	a0001000 	.word	0xa0001000

08000b80 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b092      	sub	sp, #72	@ 0x48
 8000b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000b86:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	605a      	str	r2, [r3, #4]
 8000b90:	609a      	str	r2, [r3, #8]
 8000b92:	60da      	str	r2, [r3, #12]
 8000b94:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000b96:	2300      	movs	r3, #0
 8000b98:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8000b9a:	1d3b      	adds	r3, r7, #4
 8000b9c:	222c      	movs	r2, #44	@ 0x2c
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f013 fea3 	bl	80148ec <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ba6:	4b3c      	ldr	r3, [pc, #240]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000ba8:	4a3c      	ldr	r2, [pc, #240]	@ (8000c9c <MX_RTC_Init+0x11c>)
 8000baa:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000bac:	4b3a      	ldr	r3, [pc, #232]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000bb2:	4b39      	ldr	r3, [pc, #228]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000bb4:	227f      	movs	r2, #127	@ 0x7f
 8000bb6:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000bb8:	4b37      	ldr	r3, [pc, #220]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000bba:	22ff      	movs	r2, #255	@ 0xff
 8000bbc:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000bbe:	4b36      	ldr	r3, [pc, #216]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000bc4:	4b34      	ldr	r3, [pc, #208]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000bca:	4b33      	ldr	r3, [pc, #204]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000bd0:	4b31      	ldr	r3, [pc, #196]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000bd6:	4830      	ldr	r0, [pc, #192]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000bd8:	f007 fb14 	bl	8008204 <HAL_RTC_Init>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8000be2:	f001 f895 	bl	8001d10 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0x0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0x0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000c00:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000c04:	2201      	movs	r2, #1
 8000c06:	4619      	mov	r1, r3
 8000c08:	4823      	ldr	r0, [pc, #140]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000c0a:	f007 fb83 	bl	8008314 <HAL_RTC_SetTime>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000c14:	f001 f87c 	bl	8001d10 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 0x1;
 8000c24:	2301      	movs	r3, #1
 8000c26:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0x0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000c30:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000c34:	2201      	movs	r2, #1
 8000c36:	4619      	mov	r1, r3
 8000c38:	4817      	ldr	r0, [pc, #92]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000c3a:	f007 fc64 	bl	8008506 <HAL_RTC_SetDate>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000c44:	f001 f864 	bl	8001d10 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000c54:	2300      	movs	r3, #0
 8000c56:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000c60:	2300      	movs	r3, #0
 8000c62:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000c72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000c78:	1d3b      	adds	r3, r7, #4
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4806      	ldr	r0, [pc, #24]	@ (8000c98 <MX_RTC_Init+0x118>)
 8000c80:	f007 fd16 	bl	80086b0 <HAL_RTC_SetAlarm_IT>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 8000c8a:	f001 f841 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000c8e:	bf00      	nop
 8000c90:	3748      	adds	r7, #72	@ 0x48
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	2000021c 	.word	0x2000021c
 8000c9c:	40002800 	.word	0x40002800

08000ca0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000ca6:	4a1c      	ldr	r2, [pc, #112]	@ (8000d18 <MX_SPI3_Init+0x78>)
 8000ca8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000caa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000cac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000cb0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000cb2:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000cb8:	4b16      	ldr	r3, [pc, #88]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000cba:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000cbe:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cc0:	4b14      	ldr	r3, [pc, #80]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cc6:	4b13      	ldr	r3, [pc, #76]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000cce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cd2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cda:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000cec:	4b09      	ldr	r3, [pc, #36]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000cee:	2207      	movs	r2, #7
 8000cf0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cf2:	4b08      	ldr	r3, [pc, #32]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cf8:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000cfa:	2208      	movs	r2, #8
 8000cfc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000cfe:	4805      	ldr	r0, [pc, #20]	@ (8000d14 <MX_SPI3_Init+0x74>)
 8000d00:	f007 ffc6 	bl	8008c90 <HAL_SPI_Init>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000d0a:	f001 f801 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000240 	.word	0x20000240
 8000d18:	40003c00 	.word	0x40003c00

08000d1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d20:	4b18      	ldr	r3, [pc, #96]	@ (8000d84 <MX_USART1_UART_Init+0x68>)
 8000d22:	4a19      	ldr	r2, [pc, #100]	@ (8000d88 <MX_USART1_UART_Init+0x6c>)
 8000d24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000d26:	4b17      	ldr	r3, [pc, #92]	@ (8000d84 <MX_USART1_UART_Init+0x68>)
 8000d28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d2e:	4b15      	ldr	r3, [pc, #84]	@ (8000d84 <MX_USART1_UART_Init+0x68>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d34:	4b13      	ldr	r3, [pc, #76]	@ (8000d84 <MX_USART1_UART_Init+0x68>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d3a:	4b12      	ldr	r3, [pc, #72]	@ (8000d84 <MX_USART1_UART_Init+0x68>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d40:	4b10      	ldr	r3, [pc, #64]	@ (8000d84 <MX_USART1_UART_Init+0x68>)
 8000d42:	220c      	movs	r2, #12
 8000d44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d46:	4b0f      	ldr	r3, [pc, #60]	@ (8000d84 <MX_USART1_UART_Init+0x68>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d84 <MX_USART1_UART_Init+0x68>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d52:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <MX_USART1_UART_Init+0x68>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d58:	4b0a      	ldr	r3, [pc, #40]	@ (8000d84 <MX_USART1_UART_Init+0x68>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d5e:	4809      	ldr	r0, [pc, #36]	@ (8000d84 <MX_USART1_UART_Init+0x68>)
 8000d60:	f009 fd88 	bl	800a874 <HAL_UART_Init>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000d6a:	f000 ffd1 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2105      	movs	r1, #5
 8000d72:	2025      	movs	r0, #37	@ 0x25
 8000d74:	f004 f9d8 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d78:	2025      	movs	r0, #37	@ 0x25
 8000d7a:	f004 f9f1 	bl	8005160 <HAL_NVIC_EnableIRQ>


  /* USER CODE END USART1_Init 2 */

}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	200002a4 	.word	0x200002a4
 8000d88:	40013800 	.word	0x40013800

08000d8c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d90:	4b14      	ldr	r3, [pc, #80]	@ (8000de4 <MX_USART3_UART_Init+0x58>)
 8000d92:	4a15      	ldr	r2, [pc, #84]	@ (8000de8 <MX_USART3_UART_Init+0x5c>)
 8000d94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d96:	4b13      	ldr	r3, [pc, #76]	@ (8000de4 <MX_USART3_UART_Init+0x58>)
 8000d98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d9e:	4b11      	ldr	r3, [pc, #68]	@ (8000de4 <MX_USART3_UART_Init+0x58>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000da4:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <MX_USART3_UART_Init+0x58>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000daa:	4b0e      	ldr	r3, [pc, #56]	@ (8000de4 <MX_USART3_UART_Init+0x58>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000db0:	4b0c      	ldr	r3, [pc, #48]	@ (8000de4 <MX_USART3_UART_Init+0x58>)
 8000db2:	220c      	movs	r2, #12
 8000db4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000db6:	4b0b      	ldr	r3, [pc, #44]	@ (8000de4 <MX_USART3_UART_Init+0x58>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dbc:	4b09      	ldr	r3, [pc, #36]	@ (8000de4 <MX_USART3_UART_Init+0x58>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dc2:	4b08      	ldr	r3, [pc, #32]	@ (8000de4 <MX_USART3_UART_Init+0x58>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dc8:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <MX_USART3_UART_Init+0x58>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000dce:	4805      	ldr	r0, [pc, #20]	@ (8000de4 <MX_USART3_UART_Init+0x58>)
 8000dd0:	f009 fd50 	bl	800a874 <HAL_UART_Init>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000dda:	f000 ff99 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	2000032c 	.word	0x2000032c
 8000de8:	40004800 	.word	0x40004800

08000dec <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000df0:	4b14      	ldr	r3, [pc, #80]	@ (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000df2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000df6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000df8:	4b12      	ldr	r3, [pc, #72]	@ (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dfa:	2206      	movs	r2, #6
 8000dfc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000dfe:	4b11      	ldr	r3, [pc, #68]	@ (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e00:	2202      	movs	r2, #2
 8000e02:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000e04:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e06:	2202      	movs	r2, #2
 8000e08:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000e10:	4b0c      	ldr	r3, [pc, #48]	@ (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000e16:	4b0b      	ldr	r3, [pc, #44]	@ (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000e1c:	4b09      	ldr	r3, [pc, #36]	@ (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000e22:	4b08      	ldr	r3, [pc, #32]	@ (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000e28:	4b06      	ldr	r3, [pc, #24]	@ (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000e2e:	4805      	ldr	r0, [pc, #20]	@ (8000e44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e30:	f005 fc77 	bl	8006722 <HAL_PCD_Init>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000e3a:	f000 ff69 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	200003b4 	.word	0x200003b4

08000e48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08a      	sub	sp, #40	@ 0x28
 8000e4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4e:	f107 0314 	add.w	r3, r7, #20
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
 8000e5c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e5e:	4bbd      	ldr	r3, [pc, #756]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e62:	4abc      	ldr	r2, [pc, #752]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000e64:	f043 0310 	orr.w	r3, r3, #16
 8000e68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e6a:	4bba      	ldr	r3, [pc, #744]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6e:	f003 0310 	and.w	r3, r3, #16
 8000e72:	613b      	str	r3, [r7, #16]
 8000e74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e76:	4bb7      	ldr	r3, [pc, #732]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e7a:	4ab6      	ldr	r2, [pc, #728]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000e7c:	f043 0304 	orr.w	r3, r3, #4
 8000e80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e82:	4bb4      	ldr	r3, [pc, #720]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e86:	f003 0304 	and.w	r3, r3, #4
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8e:	4bb1      	ldr	r3, [pc, #708]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e92:	4ab0      	ldr	r2, [pc, #704]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000e94:	f043 0301 	orr.w	r3, r3, #1
 8000e98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e9a:	4bae      	ldr	r3, [pc, #696]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9e:	f003 0301 	and.w	r3, r3, #1
 8000ea2:	60bb      	str	r3, [r7, #8]
 8000ea4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea6:	4bab      	ldr	r3, [pc, #684]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eaa:	4aaa      	ldr	r2, [pc, #680]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000eac:	f043 0302 	orr.w	r3, r3, #2
 8000eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eb2:	4ba8      	ldr	r3, [pc, #672]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb6:	f003 0302 	and.w	r3, r3, #2
 8000eba:	607b      	str	r3, [r7, #4]
 8000ebc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ebe:	4ba5      	ldr	r3, [pc, #660]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec2:	4aa4      	ldr	r2, [pc, #656]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000ec4:	f043 0308 	orr.w	r3, r3, #8
 8000ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eca:	4ba2      	ldr	r3, [pc, #648]	@ (8001154 <MX_GPIO_Init+0x30c>)
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ece:	f003 0308 	and.w	r3, r3, #8
 8000ed2:	603b      	str	r3, [r7, #0]
 8000ed4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000edc:	489e      	ldr	r0, [pc, #632]	@ (8001158 <MX_GPIO_Init+0x310>)
 8000ede:	f004 fd9f 	bl	8005a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000ee8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eec:	f004 fd98 	bl	8005a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000ef6:	4899      	ldr	r0, [pc, #612]	@ (800115c <MX_GPIO_Init+0x314>)
 8000ef8:	f004 fd92 	bl	8005a20 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000f02:	4897      	ldr	r0, [pc, #604]	@ (8001160 <MX_GPIO_Init+0x318>)
 8000f04:	f004 fd8c 	bl	8005a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000f08:	2201      	movs	r2, #1
 8000f0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f0e:	4894      	ldr	r0, [pc, #592]	@ (8001160 <MX_GPIO_Init+0x318>)
 8000f10:	f004 fd86 	bl	8005a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000f14:	2200      	movs	r2, #0
 8000f16:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000f1a:	4892      	ldr	r0, [pc, #584]	@ (8001164 <MX_GPIO_Init+0x31c>)
 8000f1c:	f004 fd80 	bl	8005a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000f20:	2201      	movs	r2, #1
 8000f22:	2120      	movs	r1, #32
 8000f24:	488d      	ldr	r0, [pc, #564]	@ (800115c <MX_GPIO_Init+0x314>)
 8000f26:	f004 fd7b 	bl	8005a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	488a      	ldr	r0, [pc, #552]	@ (8001158 <MX_GPIO_Init+0x310>)
 8000f30:	f004 fd76 	bl	8005a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000f34:	f240 1315 	movw	r3, #277	@ 0x115
 8000f38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	2300      	movs	r3, #0
 8000f44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4882      	ldr	r0, [pc, #520]	@ (8001158 <MX_GPIO_Init+0x310>)
 8000f4e:	f004 fab1 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000f52:	236a      	movs	r3, #106	@ 0x6a
 8000f54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f56:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	4619      	mov	r1, r3
 8000f66:	487c      	ldr	r0, [pc, #496]	@ (8001158 <MX_GPIO_Init+0x310>)
 8000f68:	f004 faa4 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOTON_Pin */
  GPIO_InitStruct.Pin = BOTON_Pin;
 8000f6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f72:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOTON_GPIO_Port, &GPIO_InitStruct);
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	4619      	mov	r1, r3
 8000f82:	4878      	ldr	r0, [pc, #480]	@ (8001164 <MX_GPIO_Init+0x31c>)
 8000f84:	f004 fa96 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000f88:	233f      	movs	r3, #63	@ 0x3f
 8000f8a:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f8c:	230b      	movs	r3, #11
 8000f8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4872      	ldr	r0, [pc, #456]	@ (8001164 <MX_GPIO_Init+0x31c>)
 8000f9c:	f004 fa8a 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fac:	2303      	movs	r3, #3
 8000fae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000fb0:	2308      	movs	r3, #8
 8000fb2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fbe:	f004 fa79 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000fc2:	f248 1304 	movw	r3, #33028	@ 0x8104
 8000fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fde:	f004 fa69 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000fe2:	2308      	movs	r3, #8
 8000fe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001000:	f004 fa58 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001004:	2310      	movs	r3, #16
 8001006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001008:	230b      	movs	r3, #11
 800100a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800101a:	f004 fa4b 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800101e:	23e0      	movs	r3, #224	@ 0xe0
 8001020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001022:	2302      	movs	r3, #2
 8001024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102a:	2303      	movs	r3, #3
 800102c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800102e:	2305      	movs	r3, #5
 8001030:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	4619      	mov	r1, r3
 8001038:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800103c:	f004 fa3a 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001040:	2301      	movs	r3, #1
 8001042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001044:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4619      	mov	r1, r3
 8001054:	4841      	ldr	r0, [pc, #260]	@ (800115c <MX_GPIO_Init+0x314>)
 8001056:	f004 fa2d 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800105a:	2302      	movs	r3, #2
 800105c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800105e:	230b      	movs	r3, #11
 8001060:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4619      	mov	r1, r3
 800106c:	483b      	ldr	r0, [pc, #236]	@ (800115c <MX_GPIO_Init+0x314>)
 800106e:	f004 fa21 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin UserLabel_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8001072:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8001076:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001078:	2301      	movs	r3, #1
 800107a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001080:	2300      	movs	r3, #0
 8001082:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	4619      	mov	r1, r3
 800108a:	4834      	ldr	r0, [pc, #208]	@ (800115c <MX_GPIO_Init+0x314>)
 800108c:	f004 fa12 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001090:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8001094:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001096:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800109a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	4619      	mov	r1, r3
 80010a6:	482e      	ldr	r0, [pc, #184]	@ (8001160 <MX_GPIO_Init+0x318>)
 80010a8:	f004 fa04 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 80010ac:	f243 0381 	movw	r3, #12417	@ 0x3081
 80010b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	4826      	ldr	r0, [pc, #152]	@ (8001160 <MX_GPIO_Init+0x318>)
 80010c6:	f004 f9f5 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80010ca:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80010ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d0:	2301      	movs	r3, #1
 80010d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d8:	2300      	movs	r3, #0
 80010da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	4619      	mov	r1, r3
 80010e2:	4820      	ldr	r0, [pc, #128]	@ (8001164 <MX_GPIO_Init+0x31c>)
 80010e4:	f004 f9e6 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80010e8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010ee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4619      	mov	r1, r3
 80010fe:	4819      	ldr	r0, [pc, #100]	@ (8001164 <MX_GPIO_Init+0x31c>)
 8001100:	f004 f9d8 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001104:	2302      	movs	r3, #2
 8001106:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001108:	2302      	movs	r3, #2
 800110a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001110:	2303      	movs	r3, #3
 8001112:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001114:	2305      	movs	r3, #5
 8001116:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	4619      	mov	r1, r3
 800111e:	4810      	ldr	r0, [pc, #64]	@ (8001160 <MX_GPIO_Init+0x318>)
 8001120:	f004 f9c8 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001124:	2378      	movs	r3, #120	@ 0x78
 8001126:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001128:	2302      	movs	r3, #2
 800112a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001130:	2303      	movs	r3, #3
 8001132:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001134:	2307      	movs	r3, #7
 8001136:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	4619      	mov	r1, r3
 800113e:	4808      	ldr	r0, [pc, #32]	@ (8001160 <MX_GPIO_Init+0x318>)
 8001140:	f004 f9b8 	bl	80054b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001144:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001148:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800114a:	2312      	movs	r3, #18
 800114c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	e00a      	b.n	8001168 <MX_GPIO_Init+0x320>
 8001152:	bf00      	nop
 8001154:	40021000 	.word	0x40021000
 8001158:	48001000 	.word	0x48001000
 800115c:	48000400 	.word	0x48000400
 8001160:	48000c00 	.word	0x48000c00
 8001164:	48000800 	.word	0x48000800
 8001168:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800116a:	2303      	movs	r3, #3
 800116c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800116e:	2304      	movs	r3, #4
 8001170:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4619      	mov	r1, r3
 8001178:	480f      	ldr	r0, [pc, #60]	@ (80011b8 <MX_GPIO_Init+0x370>)
 800117a:	f004 f99b 	bl	80054b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2105      	movs	r1, #5
 8001182:	2007      	movs	r0, #7
 8001184:	f003 ffd0 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001188:	2007      	movs	r0, #7
 800118a:	f003 ffe9 	bl	8005160 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800118e:	2200      	movs	r2, #0
 8001190:	2105      	movs	r1, #5
 8001192:	2017      	movs	r0, #23
 8001194:	f003 ffc8 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001198:	2017      	movs	r0, #23
 800119a:	f003 ffe1 	bl	8005160 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	2105      	movs	r1, #5
 80011a2:	2028      	movs	r0, #40	@ 0x28
 80011a4:	f003 ffc0 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011a8:	2028      	movs	r0, #40	@ 0x28
 80011aa:	f003 ffd9 	bl	8005160 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011ae:	bf00      	nop
 80011b0:	3728      	adds	r7, #40	@ 0x28
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	48000400 	.word	0x48000400

080011bc <_write>:
//



int _write(int file, char *ptr, int len)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b086      	sub	sp, #24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
  (void)file;

  // Siempre a SWV
  for (int i = 0; i < len; i++)
 80011c8:	2300      	movs	r3, #0
 80011ca:	617b      	str	r3, [r7, #20]
 80011cc:	e009      	b.n	80011e2 <_write+0x26>
    ITM_SendChar(ptr[i]);
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	68ba      	ldr	r2, [r7, #8]
 80011d2:	4413      	add	r3, r2
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff f9f8 	bl	80005cc <ITM_SendChar>
  for (int i = 0; i < len; i++)
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	3301      	adds	r3, #1
 80011e0:	617b      	str	r3, [r7, #20]
 80011e2:	697a      	ldr	r2, [r7, #20]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	dbf1      	blt.n	80011ce <_write+0x12>
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80011ea:	f3ef 8305 	mrs	r3, IPSR
 80011ee:	613b      	str	r3, [r7, #16]
  return(result);
 80011f0:	693b      	ldr	r3, [r7, #16]

  // UART solo si NO estamos en interrupción
  if (__get_IPSR() == 0)   // 0 = thread mode
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d11b      	bne.n	800122e <_write+0x72>
  {
    if (uartTxMutexHandle) osMutexAcquire(uartTxMutexHandle, osWaitForever);
 80011f6:	4b10      	ldr	r3, [pc, #64]	@ (8001238 <_write+0x7c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d006      	beq.n	800120c <_write+0x50>
 80011fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <_write+0x7c>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f04f 31ff 	mov.w	r1, #4294967295
 8001206:	4618      	mov	r0, r3
 8001208:	f00f fc5c 	bl	8010ac4 <osMutexAcquire>
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, (uint16_t)len, 1000);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	b29a      	uxth	r2, r3
 8001210:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001214:	68b9      	ldr	r1, [r7, #8]
 8001216:	4809      	ldr	r0, [pc, #36]	@ (800123c <_write+0x80>)
 8001218:	f009 fb7a 	bl	800a910 <HAL_UART_Transmit>
    if (uartTxMutexHandle) osMutexRelease(uartTxMutexHandle);
 800121c:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <_write+0x7c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d004      	beq.n	800122e <_write+0x72>
 8001224:	4b04      	ldr	r3, [pc, #16]	@ (8001238 <_write+0x7c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4618      	mov	r0, r3
 800122a:	f00f fc96 	bl	8010b5a <osMutexRelease>
  }

  return len;
 800122e:	687b      	ldr	r3, [r7, #4]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3718      	adds	r7, #24
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	200008b4 	.word	0x200008b4
 800123c:	200002a4 	.word	0x200002a4

08001240 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a25      	ldr	r2, [pc, #148]	@ (80012e4 <HAL_UART_RxCpltCallback+0xa4>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d143      	bne.n	80012da <HAL_UART_RxCpltCallback+0x9a>
  {
    char c = (char)uart_rx_ch;
 8001252:	4b25      	ldr	r3, [pc, #148]	@ (80012e8 <HAL_UART_RxCpltCallback+0xa8>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	73fb      	strb	r3, [r7, #15]

    if (c == '\r' || c == '\n')
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	2b0d      	cmp	r3, #13
 800125c:	d002      	beq.n	8001264 <HAL_UART_RxCpltCallback+0x24>
 800125e:	7bfb      	ldrb	r3, [r7, #15]
 8001260:	2b0a      	cmp	r3, #10
 8001262:	d121      	bne.n	80012a8 <HAL_UART_RxCpltCallback+0x68>
    {
      if (uart_line_len > 0)
 8001264:	4b21      	ldr	r3, [pc, #132]	@ (80012ec <HAL_UART_RxCpltCallback+0xac>)
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	b29b      	uxth	r3, r3
 800126a:	2b00      	cmp	r3, #0
 800126c:	d030      	beq.n	80012d0 <HAL_UART_RxCpltCallback+0x90>
      {
    	  uart_line[uart_line_len] = '\0';
 800126e:	4b1f      	ldr	r3, [pc, #124]	@ (80012ec <HAL_UART_RxCpltCallback+0xac>)
 8001270:	881b      	ldrh	r3, [r3, #0]
 8001272:	b29b      	uxth	r3, r3
 8001274:	461a      	mov	r2, r3
 8001276:	4b1e      	ldr	r3, [pc, #120]	@ (80012f0 <HAL_UART_RxCpltCallback+0xb0>)
 8001278:	2100      	movs	r1, #0
 800127a:	5499      	strb	r1, [r3, r2]
    	  strncpy(uart_line_ready, uart_line, UART_LINE_MAX);
 800127c:	2280      	movs	r2, #128	@ 0x80
 800127e:	491c      	ldr	r1, [pc, #112]	@ (80012f0 <HAL_UART_RxCpltCallback+0xb0>)
 8001280:	481c      	ldr	r0, [pc, #112]	@ (80012f4 <HAL_UART_RxCpltCallback+0xb4>)
 8001282:	f013 fb4d 	bl	8014920 <strncpy>
    	  uart_line_ready[UART_LINE_MAX-1] = '\0';
 8001286:	4b1b      	ldr	r3, [pc, #108]	@ (80012f4 <HAL_UART_RxCpltCallback+0xb4>)
 8001288:	2200      	movs	r2, #0
 800128a:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
    	  uart_line_has_ready = 1;
 800128e:	4b1a      	ldr	r3, [pc, #104]	@ (80012f8 <HAL_UART_RxCpltCallback+0xb8>)
 8001290:	2201      	movs	r2, #1
 8001292:	701a      	strb	r2, [r3, #0]
    	  uart_line_len = 0;
 8001294:	4b15      	ldr	r3, [pc, #84]	@ (80012ec <HAL_UART_RxCpltCallback+0xac>)
 8001296:	2200      	movs	r2, #0
 8001298:	801a      	strh	r2, [r3, #0]
    	  osThreadFlagsSet(UartCfgTaskHandle, NOTE_UART_LINE);
 800129a:	4b18      	ldr	r3, [pc, #96]	@ (80012fc <HAL_UART_RxCpltCallback+0xbc>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2110      	movs	r1, #16
 80012a0:	4618      	mov	r0, r3
 80012a2:	f00f fa61 	bl	8010768 <osThreadFlagsSet>
      if (uart_line_len > 0)
 80012a6:	e013      	b.n	80012d0 <HAL_UART_RxCpltCallback+0x90>

      }
    }
    else
    {
      if (uart_line_len < (UART_LINE_MAX - 1))
 80012a8:	4b10      	ldr	r3, [pc, #64]	@ (80012ec <HAL_UART_RxCpltCallback+0xac>)
 80012aa:	881b      	ldrh	r3, [r3, #0]
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	2b7e      	cmp	r3, #126	@ 0x7e
 80012b0:	d80b      	bhi.n	80012ca <HAL_UART_RxCpltCallback+0x8a>
        uart_line[uart_line_len++] = c;
 80012b2:	4b0e      	ldr	r3, [pc, #56]	@ (80012ec <HAL_UART_RxCpltCallback+0xac>)
 80012b4:	881b      	ldrh	r3, [r3, #0]
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	1c5a      	adds	r2, r3, #1
 80012ba:	b291      	uxth	r1, r2
 80012bc:	4a0b      	ldr	r2, [pc, #44]	@ (80012ec <HAL_UART_RxCpltCallback+0xac>)
 80012be:	8011      	strh	r1, [r2, #0]
 80012c0:	4619      	mov	r1, r3
 80012c2:	4a0b      	ldr	r2, [pc, #44]	@ (80012f0 <HAL_UART_RxCpltCallback+0xb0>)
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	5453      	strb	r3, [r2, r1]
 80012c8:	e002      	b.n	80012d0 <HAL_UART_RxCpltCallback+0x90>
      else
        uart_line_len = 0;
 80012ca:	4b08      	ldr	r3, [pc, #32]	@ (80012ec <HAL_UART_RxCpltCallback+0xac>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	801a      	strh	r2, [r3, #0]
    }

    HAL_UART_Receive_IT(&huart1, &uart_rx_ch, 1);
 80012d0:	2201      	movs	r2, #1
 80012d2:	4905      	ldr	r1, [pc, #20]	@ (80012e8 <HAL_UART_RxCpltCallback+0xa8>)
 80012d4:	480a      	ldr	r0, [pc, #40]	@ (8001300 <HAL_UART_RxCpltCallback+0xc0>)
 80012d6:	f009 fbaf 	bl	800aa38 <HAL_UART_Receive_IT>
  }
}
 80012da:	bf00      	nop
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40013800 	.word	0x40013800
 80012e8:	200008b8 	.word	0x200008b8
 80012ec:	2000093c 	.word	0x2000093c
 80012f0:	200008bc 	.word	0x200008bc
 80012f4:	20000940 	.word	0x20000940
 80012f8:	200009c0 	.word	0x200009c0
 80012fc:	200008a8 	.word	0x200008a8
 8001300:	200002a4 	.word	0x200002a4

08001304 <SPI3_IRQHandler>:



void SPI3_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8001308:	4802      	ldr	r0, [pc, #8]	@ (8001314 <SPI3_IRQHandler+0x10>)
 800130a:	f008 fabf 	bl	800988c <HAL_SPI_IRQHandler>
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000e10 	.word	0x20000e10

08001318 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001322:	88fb      	ldrh	r3, [r7, #6]
 8001324:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001328:	d00b      	beq.n	8001342 <HAL_GPIO_EXTI_Callback+0x2a>
 800132a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800132e:	dc16      	bgt.n	800135e <HAL_GPIO_EXTI_Callback+0x46>
 8001330:	2b02      	cmp	r3, #2
 8001332:	d003      	beq.n	800133c <HAL_GPIO_EXTI_Callback+0x24>
 8001334:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001338:	d00a      	beq.n	8001350 <HAL_GPIO_EXTI_Callback+0x38>
      break;
    }

    default:
    {
      break;
 800133a:	e010      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x46>
      SPI_WIFI_ISR();
 800133c:	f002 ff56 	bl	80041ec <SPI_WIFI_ISR>
      break;
 8001340:	e00e      	b.n	8001360 <HAL_GPIO_EXTI_Callback+0x48>
      osThreadFlagsSet(Accel_TaskHandle,  NOTE_BUTTON_IRQ);
 8001342:	4b09      	ldr	r3, [pc, #36]	@ (8001368 <HAL_GPIO_EXTI_Callback+0x50>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2108      	movs	r1, #8
 8001348:	4618      	mov	r0, r3
 800134a:	f00f fa0d 	bl	8010768 <osThreadFlagsSet>
      break;
 800134e:	e007      	b.n	8001360 <HAL_GPIO_EXTI_Callback+0x48>
      osThreadFlagsSet(Accel_TaskHandle, NOTE_ACCEL_FIFO);
 8001350:	4b05      	ldr	r3, [pc, #20]	@ (8001368 <HAL_GPIO_EXTI_Callback+0x50>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2102      	movs	r1, #2
 8001356:	4618      	mov	r0, r3
 8001358:	f00f fa06 	bl	8010768 <osThreadFlagsSet>
      break;
 800135c:	e000      	b.n	8001360 <HAL_GPIO_EXTI_Callback+0x48>
      break;
 800135e:	bf00      	nop
    }
  }
}
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	200008a4 	.word	0x200008a4

0800136c <HAL_RTC_AlarmAEventCallback>:

/*--------------------------------------------- FUNCIONES TEMP-HUMEDAD --------------------------------------------------------*/

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]

	#if NODE_ID == NODE_ID_ENV
	  osThreadFlagsSet(task_envReadHandle, FLAG_DATA_READY);

	#elif NODE_ID == NODE_ID_ACCEL
	  osThreadFlagsSet(Accel_TaskHandle, NOTE_RTC_WAKEUP);
 8001374:	4b04      	ldr	r3, [pc, #16]	@ (8001388 <HAL_RTC_AlarmAEventCallback+0x1c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2101      	movs	r1, #1
 800137a:	4618      	mov	r0, r3
 800137c:	f00f f9f4 	bl	8010768 <osThreadFlagsSet>

	#endif
}
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	200008a4 	.word	0x200008a4

0800138c <now_ms>:
/*--------------------------------------------- FUNCIONES ACCE --------------------------------------------------------*/
#if NODE_ID == NODE_ID_ACCEL

/* Timestamp simple (ms desde arranque) */
static uint32_t now_ms(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  return (uint32_t)HAL_GetTick();
 8001390:	f003 fdbe 	bl	8004f10 <HAL_GetTick>
 8001394:	4603      	mov	r3, r0
}
 8001396:	4618      	mov	r0, r3
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <send_mqtt_msg>:

static void send_mqtt_msg(const char *topic, const char *payload)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	f5ad 6d85 	sub.w	sp, sp, #1064	@ 0x428
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80013a8:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80013ac:	6018      	str	r0, [r3, #0]
 80013ae:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80013b2:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80013b6:	6019      	str	r1, [r3, #0]
  MqttMsg_t m;
  memset(&m, 0, sizeof(m));
 80013b8:	f107 0308 	add.w	r3, r7, #8
 80013bc:	f44f 6284 	mov.w	r2, #1056	@ 0x420
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f013 fa92 	bl	80148ec <memset>
  strncpy(m.topic, topic, MSG_TOPIC_SIZE - 1);
 80013c8:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80013cc:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80013d0:	f107 0008 	add.w	r0, r7, #8
 80013d4:	221f      	movs	r2, #31
 80013d6:	6819      	ldr	r1, [r3, #0]
 80013d8:	f013 faa2 	bl	8014920 <strncpy>
  m.topic[MSG_TOPIC_SIZE - 1] = '\0';
 80013dc:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80013e0:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 80013e4:	2200      	movs	r2, #0
 80013e6:	77da      	strb	r2, [r3, #31]

  strncpy(m.payload, payload, MSG_PAYLOAD_SIZE - 1);
 80013e8:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80013ec:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80013f0:	f107 0208 	add.w	r2, r7, #8
 80013f4:	f102 0020 	add.w	r0, r2, #32
 80013f8:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80013fc:	6819      	ldr	r1, [r3, #0]
 80013fe:	f013 fa8f 	bl	8014920 <strncpy>
  m.payload[MSG_PAYLOAD_SIZE - 1] = '\0';
 8001402:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001406:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 800140a:	2200      	movs	r2, #0
 800140c:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f
  osMessageQueuePut(qMqttTxHandle, &m, 0, pdMS_TO_TICKS(100));
 8001410:	4b06      	ldr	r3, [pc, #24]	@ (800142c <send_mqtt_msg+0x90>)
 8001412:	6818      	ldr	r0, [r3, #0]
 8001414:	f107 0108 	add.w	r1, r7, #8
 8001418:	2364      	movs	r3, #100	@ 0x64
 800141a:	2200      	movs	r2, #0
 800141c:	f00f fc4e 	bl	8010cbc <osMessageQueuePut>
}
 8001420:	bf00      	nop
 8001422:	f507 6785 	add.w	r7, r7, #1064	@ 0x428
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	200008ac 	.word	0x200008ac

08001430 <build_payload_block>:

static void build_payload_block(char *dst, size_t dst_sz,
                                uint32_t t0_ms, uint16_t fs_hz,
                                uint16_t seq, uint16_t total,
                                const int16_t *z, uint16_t n)
{
 8001430:	b590      	push	{r4, r7, lr}
 8001432:	b08b      	sub	sp, #44	@ 0x2c
 8001434:	af04      	add	r7, sp, #16
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
 800143c:	807b      	strh	r3, [r7, #2]
  // JSON compacto y fragmentado:
  // {"t0":123,"fs":52,"s":0,"n":16,"z":[...]}
  size_t off = 0;
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]
  off += (size_t)snprintf(dst + off, dst_sz - off,
 8001442:	68fa      	ldr	r2, [r7, #12]
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	18d0      	adds	r0, r2, r3
 8001448:	68ba      	ldr	r2, [r7, #8]
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	1ad4      	subs	r4, r2, r3
 800144e:	887b      	ldrh	r3, [r7, #2]
 8001450:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001452:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8001454:	9102      	str	r1, [sp, #8]
 8001456:	9201      	str	r2, [sp, #4]
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a22      	ldr	r2, [pc, #136]	@ (80014e8 <build_payload_block+0xb8>)
 800145e:	4621      	mov	r1, r4
 8001460:	f013 f8bc 	bl	80145dc <sniprintf>
 8001464:	4603      	mov	r3, r0
 8001466:	461a      	mov	r2, r3
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	4413      	add	r3, r2
 800146c:	617b      	str	r3, [r7, #20]
                          "{\"t0\":%lu,\"fs\":%u,\"s\":%u,\"n\":%u,\"z\":[",
                          (unsigned long)t0_ms, fs_hz, seq, total);

  for (uint16_t i = 0; i < n && off < dst_sz; i++)
 800146e:	2300      	movs	r3, #0
 8001470:	827b      	strh	r3, [r7, #18]
 8001472:	e01c      	b.n	80014ae <build_payload_block+0x7e>
  {
    off += (size_t)snprintf(dst + off, dst_sz - off,
 8001474:	68fa      	ldr	r2, [r7, #12]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	18d0      	adds	r0, r2, r3
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	1ad1      	subs	r1, r2, r3
 8001480:	8a7b      	ldrh	r3, [r7, #18]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d101      	bne.n	800148a <build_payload_block+0x5a>
 8001486:	4c19      	ldr	r4, [pc, #100]	@ (80014ec <build_payload_block+0xbc>)
 8001488:	e000      	b.n	800148c <build_payload_block+0x5c>
 800148a:	4c19      	ldr	r4, [pc, #100]	@ (80014f0 <build_payload_block+0xc0>)
                            (i == 0) ? "%d" : ",%d", (int)z[i]);
 800148c:	8a7b      	ldrh	r3, [r7, #18]
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001492:	4413      	add	r3, r2
 8001494:	f9b3 3000 	ldrsh.w	r3, [r3]
    off += (size_t)snprintf(dst + off, dst_sz - off,
 8001498:	4622      	mov	r2, r4
 800149a:	f013 f89f 	bl	80145dc <sniprintf>
 800149e:	4603      	mov	r3, r0
 80014a0:	461a      	mov	r2, r3
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	4413      	add	r3, r2
 80014a6:	617b      	str	r3, [r7, #20]
  for (uint16_t i = 0; i < n && off < dst_sz; i++)
 80014a8:	8a7b      	ldrh	r3, [r7, #18]
 80014aa:	3301      	adds	r3, #1
 80014ac:	827b      	strh	r3, [r7, #18]
 80014ae:	8a7a      	ldrh	r2, [r7, #18]
 80014b0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d203      	bcs.n	80014be <build_payload_block+0x8e>
 80014b6:	697a      	ldr	r2, [r7, #20]
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d3da      	bcc.n	8001474 <build_payload_block+0x44>
  }

  (void)snprintf(dst + off, (off < dst_sz) ? (dst_sz - off) : 0, "]}");
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	18d0      	adds	r0, r2, r3
 80014c4:	697a      	ldr	r2, [r7, #20]
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d203      	bcs.n	80014d4 <build_payload_block+0xa4>
 80014cc:	68ba      	ldr	r2, [r7, #8]
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	e000      	b.n	80014d6 <build_payload_block+0xa6>
 80014d4:	2300      	movs	r3, #0
 80014d6:	4a07      	ldr	r2, [pc, #28]	@ (80014f4 <build_payload_block+0xc4>)
 80014d8:	4619      	mov	r1, r3
 80014da:	f013 f87f 	bl	80145dc <sniprintf>
}
 80014de:	bf00      	nop
 80014e0:	371c      	adds	r7, #28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd90      	pop	{r4, r7, pc}
 80014e6:	bf00      	nop
 80014e8:	080164d0 	.word	0x080164d0
 80014ec:	080164f8 	.word	0x080164f8
 80014f0:	080164fc 	.word	0x080164fc
 80014f4:	08016500 	.word	0x08016500

080014f8 <StartWifiTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartWifiTask */
void StartWifiTask(void *argument)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int ret;
	LOG(("--- [WIFI] Tarea iniciada --- \r\n"));
 8001500:	4812      	ldr	r0, [pc, #72]	@ (800154c <StartWifiTask+0x54>)
 8001502:	f013 f863 	bl	80145cc <puts>

  /* Infinite loop */
  for(;;)
  {
	  if (WIFI_IS_CONNECTED == 0)
 8001506:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <StartWifiTask+0x58>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	b2db      	uxtb	r3, r3
 800150c:	2b00      	cmp	r3, #0
 800150e:	d117      	bne.n	8001540 <StartWifiTask+0x48>
	  {
		  LOG(("[WIFI] Llamando a wifi_connect()...\r\n"));
 8001510:	4810      	ldr	r0, [pc, #64]	@ (8001554 <StartWifiTask+0x5c>)
 8001512:	f013 f85b 	bl	80145cc <puts>

		  // LLAMADA A TU FUNCIÓN (Línea 142 del main.c)
		  // Esta función ya usa el SSID "Manolo" definido arriba.
		  ret = wifi_connect();
 8001516:	f7ff f935 	bl	8000784 <wifi_connect>
 800151a:	60f8      	str	r0, [r7, #12]

		  if (ret == 0)
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d106      	bne.n	8001530 <StartWifiTask+0x38>
		  {
			  LOG(("[WIFI] Conexion Exitosa.\r\n"));
 8001522:	480d      	ldr	r0, [pc, #52]	@ (8001558 <StartWifiTask+0x60>)
 8001524:	f013 f852 	bl	80145cc <puts>
			  WIFI_IS_CONNECTED = 1; // Bandera global para MQTT
 8001528:	4b09      	ldr	r3, [pc, #36]	@ (8001550 <StartWifiTask+0x58>)
 800152a:	2201      	movs	r2, #1
 800152c:	701a      	strb	r2, [r3, #0]
 800152e:	e7ea      	b.n	8001506 <StartWifiTask+0xe>
		  }
		  else
		  {
			  	LOG(("[WIFI] Fallo al conectar. Reintentando en 5s...\r\n"));
 8001530:	480a      	ldr	r0, [pc, #40]	@ (800155c <StartWifiTask+0x64>)
 8001532:	f013 f84b 	bl	80145cc <puts>
			  osDelay(pdMS_TO_TICKS(5000));
 8001536:	f241 3088 	movw	r0, #5000	@ 0x1388
 800153a:	f00f fa22 	bl	8010982 <osDelay>
 800153e:	e7e2      	b.n	8001506 <StartWifiTask+0xe>

	  }
	  else
	  {
		 // Ya estamos conectados. Dormimos para no saturar la CPU.
		 osDelay(pdMS_TO_TICKS(1000));
 8001540:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001544:	f00f fa1d 	bl	8010982 <osDelay>
	  if (WIFI_IS_CONNECTED == 0)
 8001548:	e7dd      	b.n	8001506 <StartWifiTask+0xe>
 800154a:	bf00      	nop
 800154c:	08016504 	.word	0x08016504
 8001550:	200009c1 	.word	0x200009c1
 8001554:	08016524 	.word	0x08016524
 8001558:	0801654c 	.word	0x0801654c
 800155c:	08016568 	.word	0x08016568

08001560 <MQTT_TaskFun>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MQTT_TaskFun */
void MQTT_TaskFun(void *argument)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	f5ad 6d93 	sub.w	sp, sp, #1176	@ 0x498
 8001566:	af00      	add	r7, sp, #0
 8001568:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 800156c:	f2a3 4394 	subw	r3, r3, #1172	@ 0x494
 8001570:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN MQTT_TaskFun */

	NetworkContext_t xNetworkContext = { 0 };
 8001572:	f207 4384 	addw	r3, r7, #1156	@ 0x484
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
	TransportStatus_t xTransportStatus;

	MqttMsg_t msg_out;
	osStatus_t qStatus;

	LOG(("--- [MQTT] Tarea Iniciada ---\r\n"));
 800157c:	483b      	ldr	r0, [pc, #236]	@ (800166c <MQTT_TaskFun+0x10c>)
 800157e:	f013 f825 	bl	80145cc <puts>

  /* Infinite loop */
	for(;;)
	  {
		  // 1. ESPERAR A WIFI
		  while (WIFI_IS_CONNECTED == 0) {
 8001582:	e003      	b.n	800158c <MQTT_TaskFun+0x2c>
			osDelay(pdMS_TO_TICKS(500));
 8001584:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001588:	f00f f9fb 	bl	8010982 <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 800158c:	4b38      	ldr	r3, [pc, #224]	@ (8001670 <MQTT_TaskFun+0x110>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d0f6      	beq.n	8001584 <MQTT_TaskFun+0x24>
		  }

		  // 2. CONECTAR AL BROKER
		  LOG(("[MQTT] Conectando al Broker...\r\n"));
 8001596:	4837      	ldr	r0, [pc, #220]	@ (8001674 <MQTT_TaskFun+0x114>)
 8001598:	f013 f818 	bl	80145cc <puts>

		  // Llamada original. Devuelve TransportStatus_t
		  xTransportStatus = prvConnectToServer(&xNetworkContext);
 800159c:	f207 4384 	addw	r3, r7, #1156	@ 0x484
 80015a0:	4618      	mov	r0, r3
 80015a2:	f000 fbbb 	bl	8001d1c <prvConnectToServer>
 80015a6:	4603      	mov	r3, r0
 80015a8:	f887 3497 	strb.w	r3, [r7, #1175]	@ 0x497

		  if (xTransportStatus != PLAINTEXT_TRANSPORT_SUCCESS) {
 80015ac:	f897 3497 	ldrb.w	r3, [r7, #1175]	@ 0x497
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d007      	beq.n	80015c4 <MQTT_TaskFun+0x64>
			// NOTA: Si prvConnectToServer falla, el codigo original tiene un osDelay de 10s dentro
			// así que tardará en volver aquí.
			LOG(("[MQTT] Error TCP. Reintentando...\r\n"));
 80015b4:	4830      	ldr	r0, [pc, #192]	@ (8001678 <MQTT_TaskFun+0x118>)
 80015b6:	f013 f809 	bl	80145cc <puts>
			osDelay(pdMS_TO_TICKS(2000));
 80015ba:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80015be:	f00f f9e0 	bl	8010982 <osDelay>
			continue;
 80015c2:	e052      	b.n	800166a <MQTT_TaskFun+0x10a>

		  // 3. CONECTAR CAPA MQTT
		  // ATENCION: Esta funcion devuelve VOID en la librería original.
		  // Si falla internamente, ejecuta configASSERT() y resetea la placa.
		  // Es el comportamiento esperado del codigo del profesor.
		  prvCreateMQTTConnectionWithBroker(&xMQTTContext, &xNetworkContext);
 80015c4:	f207 4284 	addw	r2, r7, #1156	@ 0x484
 80015c8:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80015cc:	4611      	mov	r1, r2
 80015ce:	4618      	mov	r0, r3
 80015d0:	f000 fbf0 	bl	8001db4 <prvCreateMQTTConnectionWithBroker>

		  // Si llegamos aquí, asumimos que estamos conectados
		  LOG(("[MQTT] Loop de transmision activo.\r\n"));
 80015d4:	4829      	ldr	r0, [pc, #164]	@ (800167c <MQTT_TaskFun+0x11c>)
 80015d6:	f012 fff9 	bl	80145cc <puts>
		  NET_MQTT_OK = 1;
 80015da:	4b29      	ldr	r3, [pc, #164]	@ (8001680 <MQTT_TaskFun+0x120>)
 80015dc:	2201      	movs	r2, #1
 80015de:	701a      	strb	r2, [r3, #0]

		  /* Suscripción al topic de control */
		  prvMQTTSubscribeToTopic(&xMQTTContext, pcAlertTopic);   // pcAlertTopic = "SCF/control"
 80015e0:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80015e4:	4927      	ldr	r1, [pc, #156]	@ (8001684 <MQTT_TaskFun+0x124>)
 80015e6:	4618      	mov	r0, r3
 80015e8:	f000 fc9e 	bl	8001f28 <prvMQTTSubscribeToTopic>

		  // 4. BUCLE DE TRANSMISIÓN
		  while (WIFI_IS_CONNECTED == 1)
 80015ec:	e02e      	b.n	800164c <MQTT_TaskFun+0xec>
		  {
			qStatus = osMessageQueueGet(qMqttTxHandle, &msg_out, NULL, pdMS_TO_TICKS(100));
 80015ee:	4b26      	ldr	r3, [pc, #152]	@ (8001688 <MQTT_TaskFun+0x128>)
 80015f0:	6818      	ldr	r0, [r3, #0]
 80015f2:	f107 0108 	add.w	r1, r7, #8
 80015f6:	2364      	movs	r3, #100	@ 0x64
 80015f8:	2200      	movs	r2, #0
 80015fa:	f00f fbbf 	bl	8010d7c <osMessageQueueGet>
 80015fe:	f8c7 0490 	str.w	r0, [r7, #1168]	@ 0x490

			if (qStatus == osOK)
 8001602:	f8d7 3490 	ldr.w	r3, [r7, #1168]	@ 0x490
 8001606:	2b00      	cmp	r3, #0
 8001608:	d110      	bne.n	800162c <MQTT_TaskFun+0xcc>
			{
			  LOG(("[MQTT] Enviando Topic: %s...\r\n", msg_out.topic));
 800160a:	f107 0308 	add.w	r3, r7, #8
 800160e:	4619      	mov	r1, r3
 8001610:	481e      	ldr	r0, [pc, #120]	@ (800168c <MQTT_TaskFun+0x12c>)
 8001612:	f012 ff73 	bl	80144fc <iprintf>
			  prvMQTTPublishToTopic(&xMQTTContext, msg_out.topic, msg_out.payload);
 8001616:	f107 0308 	add.w	r3, r7, #8
 800161a:	f103 0220 	add.w	r2, r3, #32
 800161e:	f107 0108 	add.w	r1, r7, #8
 8001622:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001626:	4618      	mov	r0, r3
 8001628:	f000 fc44 	bl	8001eb4 <prvMQTTPublishToTopic>
			}

			// KeepAlive
			MQTTStatus_t xStat = MQTT_ProcessLoop(&xMQTTContext);
 800162c:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001630:	4618      	mov	r0, r3
 8001632:	f00c fedd 	bl	800e3f0 <MQTT_ProcessLoop>
 8001636:	4603      	mov	r3, r0
 8001638:	f887 348f 	strb.w	r3, [r7, #1167]	@ 0x48f

			if (xStat != MQTTSuccess)
 800163c:	f897 348f 	ldrb.w	r3, [r7, #1167]	@ 0x48f
 8001640:	2b00      	cmp	r3, #0
 8001642:	d003      	beq.n	800164c <MQTT_TaskFun+0xec>
			{
				 LOG(("[MQTT] Error KeepAlive. Desconectando...\r\n"));
 8001644:	4812      	ldr	r0, [pc, #72]	@ (8001690 <MQTT_TaskFun+0x130>)
 8001646:	f012 ffc1 	bl	80145cc <puts>
				 break;
 800164a:	e004      	b.n	8001656 <MQTT_TaskFun+0xf6>
		  while (WIFI_IS_CONNECTED == 1)
 800164c:	4b08      	ldr	r3, [pc, #32]	@ (8001670 <MQTT_TaskFun+0x110>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b01      	cmp	r3, #1
 8001654:	d0cb      	beq.n	80015ee <MQTT_TaskFun+0x8e>
			}
		  }

		  // 5. LIMPIEZA
		  NET_MQTT_OK = 0;
 8001656:	4b0a      	ldr	r3, [pc, #40]	@ (8001680 <MQTT_TaskFun+0x120>)
 8001658:	2200      	movs	r2, #0
 800165a:	701a      	strb	r2, [r3, #0]
		  LOG(("[MQTT] Reiniciando ciclo de conexion...\r\n"));
 800165c:	480d      	ldr	r0, [pc, #52]	@ (8001694 <MQTT_TaskFun+0x134>)
 800165e:	f012 ffb5 	bl	80145cc <puts>
		  osDelay(pdMS_TO_TICKS(1000));
 8001662:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001666:	f00f f98c 	bl	8010982 <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 800166a:	e78f      	b.n	800158c <MQTT_TaskFun+0x2c>
 800166c:	0801659c 	.word	0x0801659c
 8001670:	200009c1 	.word	0x200009c1
 8001674:	080165bc 	.word	0x080165bc
 8001678:	080165dc 	.word	0x080165dc
 800167c:	08016600 	.word	0x08016600
 8001680:	200009c2 	.word	0x200009c2
 8001684:	08016624 	.word	0x08016624
 8001688:	200008ac 	.word	0x200008ac
 800168c:	08016630 	.word	0x08016630
 8001690:	08016650 	.word	0x08016650
 8001694:	0801667c 	.word	0x0801667c

08001698 <task_envReadFunc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_envReadFunc */
void task_envReadFunc(void *argument)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	f5ad 6d8a 	sub.w	sp, sp, #1104	@ 0x450
 800169e:	af04      	add	r7, sp, #16
 80016a0:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 80016a4:	f2a3 433c 	subw	r3, r3, #1084	@ 0x43c
 80016a8:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN task_envReadFunc */

  uint32_t id_msg = 0;    //Id del mensaje
 80016aa:	2300      	movs	r3, #0
 80016ac:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
  int16_t temp_int;  //Temperatura en un entero
  uint8_t hum;         //Humedad
  uint32_t flag;      //Bandera activada
  MqttMsg_t msg;      //Mensaje MQTT

  if ( BSP_TSENSOR_Init() == TSENSOR_OK )
 80016b0:	f003 fb1e 	bl	8004cf0 <BSP_TSENSOR_Init>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d103      	bne.n	80016c2 <task_envReadFunc+0x2a>
  {
    printf("Sensor de temperatura inicializado correctamente.\r\n");
 80016ba:	485f      	ldr	r0, [pc, #380]	@ (8001838 <task_envReadFunc+0x1a0>)
 80016bc:	f012 ff86 	bl	80145cc <puts>
 80016c0:	e002      	b.n	80016c8 <task_envReadFunc+0x30>
  }
  else
  {
    printf("Error en la inicialización del sensor de temperatura.\r\n");
 80016c2:	485e      	ldr	r0, [pc, #376]	@ (800183c <task_envReadFunc+0x1a4>)
 80016c4:	f012 ff82 	bl	80145cc <puts>
  }

  if ( BSP_HSENSOR_Init() == HSENSOR_OK )
 80016c8:	f003 fae4 	bl	8004c94 <BSP_HSENSOR_Init>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d103      	bne.n	80016da <task_envReadFunc+0x42>
  {
    printf("Sensor de humedad inicializado correctamente.\r\n");
 80016d2:	485b      	ldr	r0, [pc, #364]	@ (8001840 <task_envReadFunc+0x1a8>)
 80016d4:	f012 ff7a 	bl	80145cc <puts>
 80016d8:	e002      	b.n	80016e0 <task_envReadFunc+0x48>
  }
  else
  {
    printf("Error en la inicialización del sensor de humedad.\r\n");
 80016da:	485a      	ldr	r0, [pc, #360]	@ (8001844 <task_envReadFunc+0x1ac>)
 80016dc:	f012 ff76 	bl	80145cc <puts>
  }

  program_alarm_RTC();
 80016e0:	f7fe ff9c 	bl	800061c <program_alarm_RTC>
  /* Infinite loop */

  for(;;)
  {
    
    flag = osThreadFlagsWait(  NOTE_BUTTON_IRQ | FLAG_DATA_READY, osFlagsWaitAny, osWaitForever);
 80016e4:	f04f 32ff 	mov.w	r2, #4294967295
 80016e8:	2100      	movs	r1, #0
 80016ea:	2009      	movs	r0, #9
 80016ec:	f00f f8c8 	bl	8010880 <osThreadFlagsWait>
 80016f0:	f8c7 0434 	str.w	r0, [r7, #1076]	@ 0x434

    if ( flag == FLAG_DATA_READY )
 80016f4:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d105      	bne.n	8001708 <task_envReadFunc+0x70>
    {
      reason = 0;   //El mensaje se envía por timeout
 80016fc:	2300      	movs	r3, #0
 80016fe:	f887 343b 	strb.w	r3, [r7, #1083]	@ 0x43b
      program_alarm_RTC(); //Reinicio del temporizador
 8001702:	f7fe ff8b 	bl	800061c <program_alarm_RTC>
 8001706:	e00a      	b.n	800171e <task_envReadFunc+0x86>
    }
    else if ( flag ==  NOTE_BUTTON_IRQ )
 8001708:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 800170c:	2b08      	cmp	r3, #8
 800170e:	d103      	bne.n	8001718 <task_envReadFunc+0x80>
    {
      reason = 1;   //El mensaje se envía por solicitud directa (botón)
 8001710:	2301      	movs	r3, #1
 8001712:	f887 343b 	strb.w	r3, [r7, #1083]	@ 0x43b
 8001716:	e002      	b.n	800171e <task_envReadFunc+0x86>
    }
    else
    {
      reason = 2;   //El mensaje no debería haberse enviado. Aquí no se debería entrar nunca
 8001718:	2302      	movs	r3, #2
 800171a:	f887 343b 	strb.w	r3, [r7, #1083]	@ 0x43b
    }

    temp = BSP_TSENSOR_ReadTemp();
 800171e:	f003 fb03 	bl	8004d28 <BSP_TSENSOR_ReadTemp>
 8001722:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8001726:	ed83 0a00 	vstr	s0, [r3]
    temp_int = (int16_t) (temp*10);
 800172a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800172e:	edd3 7a00 	vldr	s15, [r3]
 8001732:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001736:	ee67 7a87 	vmul.f32	s15, s15, s14
 800173a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800173e:	ee17 3a90 	vmov	r3, s15
 8001742:	f8a7 342e 	strh.w	r3, [r7, #1070]	@ 0x42e
    hum = (uint8_t) BSP_HSENSOR_ReadHumidity();
 8001746:	f003 fac5 	bl	8004cd4 <BSP_HSENSOR_ReadHumidity>
 800174a:	eef0 7a40 	vmov.f32	s15, s0
 800174e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001752:	edc7 7a00 	vstr	s15, [r7]
 8001756:	783b      	ldrb	r3, [r7, #0]
 8001758:	f887 342d 	strb.w	r3, [r7, #1069]	@ 0x42d

    if( (temp_int >= 200) && (Alert_Flag == 0) )
 800175c:	f9b7 342e 	ldrsh.w	r3, [r7, #1070]	@ 0x42e
 8001760:	2bc7      	cmp	r3, #199	@ 0xc7
 8001762:	dd1e      	ble.n	80017a2 <task_envReadFunc+0x10a>
 8001764:	4b38      	ldr	r3, [pc, #224]	@ (8001848 <task_envReadFunc+0x1b0>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d11a      	bne.n	80017a2 <task_envReadFunc+0x10a>
    {
    	Alert_Flag = 1;
 800176c:	4b36      	ldr	r3, [pc, #216]	@ (8001848 <task_envReadFunc+0x1b0>)
 800176e:	2201      	movs	r2, #1
 8001770:	701a      	strb	r2, [r3, #0]
    	snprintf(msg.topic, sizeof(msg.topic), pcAlertTopic);
 8001772:	f107 030c 	add.w	r3, r7, #12
 8001776:	4a35      	ldr	r2, [pc, #212]	@ (800184c <task_envReadFunc+0x1b4>)
 8001778:	2120      	movs	r1, #32
 800177a:	4618      	mov	r0, r3
 800177c:	f012 ff2e 	bl	80145dc <sniprintf>
    	snprintf(msg.payload, sizeof(msg.payload), "MODO::CONTINUO");
 8001780:	f107 030c 	add.w	r3, r7, #12
 8001784:	3320      	adds	r3, #32
 8001786:	4a32      	ldr	r2, [pc, #200]	@ (8001850 <task_envReadFunc+0x1b8>)
 8001788:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800178c:	4618      	mov	r0, r3
 800178e:	f012 ff25 	bl	80145dc <sniprintf>
    	osMessageQueuePut(qMqttTxHandle, &msg, 0, pdMS_TO_TICKS(100));
 8001792:	4b30      	ldr	r3, [pc, #192]	@ (8001854 <task_envReadFunc+0x1bc>)
 8001794:	6818      	ldr	r0, [r3, #0]
 8001796:	f107 010c 	add.w	r1, r7, #12
 800179a:	2364      	movs	r3, #100	@ 0x64
 800179c:	2200      	movs	r2, #0
 800179e:	f00f fa8d 	bl	8010cbc <osMessageQueuePut>
    }

    if( (temp_int < 200) && (Alert_Flag == 1) )
 80017a2:	f9b7 342e 	ldrsh.w	r3, [r7, #1070]	@ 0x42e
 80017a6:	2bc7      	cmp	r3, #199	@ 0xc7
 80017a8:	dc1e      	bgt.n	80017e8 <task_envReadFunc+0x150>
 80017aa:	4b27      	ldr	r3, [pc, #156]	@ (8001848 <task_envReadFunc+0x1b0>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d11a      	bne.n	80017e8 <task_envReadFunc+0x150>
    {
    	Alert_Flag = 0;
 80017b2:	4b25      	ldr	r3, [pc, #148]	@ (8001848 <task_envReadFunc+0x1b0>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
        snprintf(msg.topic, sizeof(msg.topic), pcAlertTopic);
 80017b8:	f107 030c 	add.w	r3, r7, #12
 80017bc:	4a23      	ldr	r2, [pc, #140]	@ (800184c <task_envReadFunc+0x1b4>)
 80017be:	2120      	movs	r1, #32
 80017c0:	4618      	mov	r0, r3
 80017c2:	f012 ff0b 	bl	80145dc <sniprintf>
        snprintf(msg.payload, sizeof(msg.payload), "MODO::NORMAL");
 80017c6:	f107 030c 	add.w	r3, r7, #12
 80017ca:	3320      	adds	r3, #32
 80017cc:	4a22      	ldr	r2, [pc, #136]	@ (8001858 <task_envReadFunc+0x1c0>)
 80017ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017d2:	4618      	mov	r0, r3
 80017d4:	f012 ff02 	bl	80145dc <sniprintf>
        osMessageQueuePut(qMqttTxHandle, &msg, 0, pdMS_TO_TICKS(100));
 80017d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001854 <task_envReadFunc+0x1bc>)
 80017da:	6818      	ldr	r0, [r3, #0]
 80017dc:	f107 010c 	add.w	r1, r7, #12
 80017e0:	2364      	movs	r3, #100	@ 0x64
 80017e2:	2200      	movs	r2, #0
 80017e4:	f00f fa6a 	bl	8010cbc <osMessageQueuePut>
    }

    snprintf(msg.topic, sizeof(msg.topic), pcTempTopic);
 80017e8:	f107 030c 	add.w	r3, r7, #12
 80017ec:	4a1b      	ldr	r2, [pc, #108]	@ (800185c <task_envReadFunc+0x1c4>)
 80017ee:	2120      	movs	r1, #32
 80017f0:	4618      	mov	r0, r3
 80017f2:	f012 fef3 	bl	80145dc <sniprintf>
    snprintf(msg.payload, sizeof(msg.payload),
 80017f6:	f897 343b 	ldrb.w	r3, [r7, #1083]	@ 0x43b
 80017fa:	f9b7 242e 	ldrsh.w	r2, [r7, #1070]	@ 0x42e
 80017fe:	f897 142d 	ldrb.w	r1, [r7, #1069]	@ 0x42d
 8001802:	f107 000c 	add.w	r0, r7, #12
 8001806:	3020      	adds	r0, #32
 8001808:	9102      	str	r1, [sp, #8]
 800180a:	9201      	str	r2, [sp, #4]
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8001812:	4a13      	ldr	r2, [pc, #76]	@ (8001860 <task_envReadFunc+0x1c8>)
 8001814:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001818:	f012 fee0 	bl	80145dc <sniprintf>
                 id_msg,
                 reason,
                 temp_int,
                 hum);
    
    osMessageQueuePut(qMqttTxHandle, &msg, 0, pdMS_TO_TICKS(100));
 800181c:	4b0d      	ldr	r3, [pc, #52]	@ (8001854 <task_envReadFunc+0x1bc>)
 800181e:	6818      	ldr	r0, [r3, #0]
 8001820:	f107 010c 	add.w	r1, r7, #12
 8001824:	2364      	movs	r3, #100	@ 0x64
 8001826:	2200      	movs	r2, #0
 8001828:	f00f fa48 	bl	8010cbc <osMessageQueuePut>
    id_msg++;
 800182c:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8001830:	3301      	adds	r3, #1
 8001832:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
    flag = osThreadFlagsWait(  NOTE_BUTTON_IRQ | FLAG_DATA_READY, osFlagsWaitAny, osWaitForever);
 8001836:	e755      	b.n	80016e4 <task_envReadFunc+0x4c>
 8001838:	080166a8 	.word	0x080166a8
 800183c:	080166dc 	.word	0x080166dc
 8001840:	08016714 	.word	0x08016714
 8001844:	08016744 	.word	0x08016744
 8001848:	200009c3 	.word	0x200009c3
 800184c:	08016624 	.word	0x08016624
 8001850:	08016778 	.word	0x08016778
 8001854:	200008ac 	.word	0x200008ac
 8001858:	08016788 	.word	0x08016788
 800185c:	08016798 	.word	0x08016798
 8001860:	080167a0 	.word	0x080167a0

08001864 <Accel_Task_Func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Accel_Task_Func */
void Accel_Task_Func(void *argument)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	f5ad 6d98 	sub.w	sp, sp, #1216	@ 0x4c0
 800186a:	af04      	add	r7, sp, #16
 800186c:	f507 6396 	add.w	r3, r7, #1200	@ 0x4b0
 8001870:	f2a3 43ac 	subw	r3, r3, #1196	@ 0x4ac
 8001874:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN Accel_Task_Func */
  printf("[ACC] Task start (FIFO)\r\n");
 8001876:	48b6      	ldr	r0, [pc, #728]	@ (8001b50 <Accel_Task_Func+0x2ec>)
 8001878:	f012 fea8 	bl	80145cc <puts>

  if (BSP_ACCELERO_Init() != ACCELERO_OK)
 800187c:	f003 f9ca 	bl	8004c14 <BSP_ACCELERO_Init>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d007      	beq.n	8001896 <Accel_Task_Func+0x32>
  {
    printf("[ACC] Init FAIL\r\n");
 8001886:	48b3      	ldr	r0, [pc, #716]	@ (8001b54 <Accel_Task_Func+0x2f0>)
 8001888:	f012 fea0 	bl	80145cc <puts>
    for(;;) osDelay(1000);
 800188c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001890:	f00f f877 	bl	8010982 <osDelay>
 8001894:	e7fa      	b.n	800188c <Accel_Task_Func+0x28>
  }
  printf("[ACC] After Init\r\n");
 8001896:	48b0      	ldr	r0, [pc, #704]	@ (8001b58 <Accel_Task_Func+0x2f4>)
 8001898:	f012 fe98 	bl	80145cc <puts>
  program_alarm_RTC();
 800189c:	f7fe febe 	bl	800061c <program_alarm_RTC>


  uint8_t continuous = 0;
 80018a0:	2300      	movs	r3, #0
 80018a2:	f887 34af 	strb.w	r3, [r7, #1199]	@ 0x4af

  /* Infinite loop */
  for (;;)
  {
    uint32_t flags = osThreadFlagsWait( NOTE_BUTTON_IRQ | NOTE_RTC_WAKEUP | NOTE_CMD_RX,
 80018a6:	f04f 32ff 	mov.w	r2, #4294967295
 80018aa:	2100      	movs	r1, #0
 80018ac:	200d      	movs	r0, #13
 80018ae:	f00e ffe7 	bl	8010880 <osThreadFlagsWait>
 80018b2:	f8c7 04a8 	str.w	r0, [r7, #1192]	@ 0x4a8
                                       osFlagsWaitAny,
                                       osWaitForever);

    if (flags & NOTE_CMD_RX)
 80018b6:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 80018ba:	f003 0304 	and.w	r3, r3, #4
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d049      	beq.n	8001956 <Accel_Task_Func+0xf2>
    {
    	SystemCommandMsg_t cmd;
    	while (osMessageQueueGet(qCmdRxHandle, &cmd, NULL, 0) == osOK)
 80018c2:	e03d      	b.n	8001940 <Accel_Task_Func+0xdc>
    	{
    	  if (cmd.type == CMD_START_CONTINUOUS) continuous = 1;
 80018c4:	f507 6396 	add.w	r3, r7, #1200	@ 0x4b0
 80018c8:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d102      	bne.n	80018d8 <Accel_Task_Func+0x74>
 80018d2:	2301      	movs	r3, #1
 80018d4:	f887 34af 	strb.w	r3, [r7, #1199]	@ 0x4af
    	  if (cmd.type == CMD_STOP_CONTINUOUS)  continuous = 0;
 80018d8:	f507 6396 	add.w	r3, r7, #1200	@ 0x4b0
 80018dc:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d102      	bne.n	80018ec <Accel_Task_Func+0x88>
 80018e6:	2300      	movs	r3, #0
 80018e8:	f887 34af 	strb.w	r3, [r7, #1199]	@ 0x4af
    	  if (cmd.type == CMD_FORCE_READ) osThreadFlagsSet(Accel_TaskHandle, NOTE_RTC_WAKEUP);
 80018ec:	f507 6396 	add.w	r3, r7, #1200	@ 0x4b0
 80018f0:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b03      	cmp	r3, #3
 80018f8:	d105      	bne.n	8001906 <Accel_Task_Func+0xa2>
 80018fa:	4b98      	ldr	r3, [pc, #608]	@ (8001b5c <Accel_Task_Func+0x2f8>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2101      	movs	r1, #1
 8001900:	4618      	mov	r0, r3
 8001902:	f00e ff31 	bl	8010768 <osThreadFlagsSet>

    	  if (cmd.type == CMD_SET_WIFI) {
 8001906:	f507 6396 	add.w	r3, r7, #1200	@ 0x4b0
 800190a:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b04      	cmp	r3, #4
 8001912:	d115      	bne.n	8001940 <Accel_Task_Func+0xdc>
    	     strncpy(g_wifi_ssid, cmd.u.wifi.ssid, WIFI_SSID_MAX);
 8001914:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001918:	3302      	adds	r3, #2
 800191a:	2220      	movs	r2, #32
 800191c:	4619      	mov	r1, r3
 800191e:	4890      	ldr	r0, [pc, #576]	@ (8001b60 <Accel_Task_Func+0x2fc>)
 8001920:	f012 fffe 	bl	8014920 <strncpy>
    	     strncpy(g_wifi_pass, cmd.u.wifi.pass, WIFI_PASS_MAX);
 8001924:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001928:	3322      	adds	r3, #34	@ 0x22
 800192a:	2240      	movs	r2, #64	@ 0x40
 800192c:	4619      	mov	r1, r3
 800192e:	488d      	ldr	r0, [pc, #564]	@ (8001b64 <Accel_Task_Func+0x300>)
 8001930:	f012 fff6 	bl	8014920 <strncpy>
    	     WIFI_IS_CONNECTED = 0;
 8001934:	4b8c      	ldr	r3, [pc, #560]	@ (8001b68 <Accel_Task_Func+0x304>)
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
    	     NET_MQTT_OK = 0;
 800193a:	4b8c      	ldr	r3, [pc, #560]	@ (8001b6c <Accel_Task_Func+0x308>)
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
    	while (osMessageQueueGet(qCmdRxHandle, &cmd, NULL, 0) == osOK)
 8001940:	4b8b      	ldr	r3, [pc, #556]	@ (8001b70 <Accel_Task_Func+0x30c>)
 8001942:	6818      	ldr	r0, [r3, #0]
 8001944:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 8001948:	2300      	movs	r3, #0
 800194a:	2200      	movs	r2, #0
 800194c:	f00f fa16 	bl	8010d7c <osMessageQueueGet>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d0b6      	beq.n	80018c4 <Accel_Task_Func+0x60>
    	  // CMD_SET_RTC lo puedes aplicar en UartCfgTask directamente o aquí.
    	}

    }

    if (flags &  NOTE_BUTTON_IRQ) {
 8001956:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 800195a:	f003 0308 	and.w	r3, r3, #8
 800195e:	2b00      	cmp	r3, #0
 8001960:	d005      	beq.n	800196e <Accel_Task_Func+0x10a>
        /* Forzar una captura igual que RTC */
        flags |= NOTE_RTC_WAKEUP;
 8001962:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	f8c7 34a8 	str.w	r3, [r7, #1192]	@ 0x4a8
    }

    if (!(flags & NOTE_RTC_WAKEUP))
 800196e:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	2b00      	cmp	r3, #0
 8001978:	f000 80e7 	beq.w	8001b4a <Accel_Task_Func+0x2e6>
        continue;

    if (flags & NOTE_RTC_WAKEUP) {
 800197c:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 8001980:	f003 0301 	and.w	r3, r3, #1
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <Accel_Task_Func+0x128>
        program_alarm_RTC();
 8001988:	f7fe fe48 	bl	800061c <program_alarm_RTC>
    }

    const uint16_t target       = continuous ? ACC_CONT_SAMPLES : ACC_BLOCK_SAMPLES; // 1024 o 64
 800198c:	f897 34af 	ldrb.w	r3, [r7, #1199]	@ 0x4af
 8001990:	2b00      	cmp	r3, #0
 8001992:	d002      	beq.n	800199a <Accel_Task_Func+0x136>
 8001994:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001998:	e000      	b.n	800199c <Accel_Task_Func+0x138>
 800199a:	2340      	movs	r3, #64	@ 0x40
 800199c:	f8a7 349e 	strh.w	r3, [r7, #1182]	@ 0x49e
    const uint16_t total_chunks = (uint16_t)(target / ACC_BLOCK_SAMPLES);            // 16 o 1
 80019a0:	f8b7 349e 	ldrh.w	r3, [r7, #1182]	@ 0x49e
 80019a4:	099b      	lsrs	r3, r3, #6
 80019a6:	f8a7 349c 	strh.w	r3, [r7, #1180]	@ 0x49c
    const uint16_t watermark_samples = ACC_BLOCK_SAMPLES;                            // 64
 80019aa:	2340      	movs	r3, #64	@ 0x40
 80019ac:	f8a7 349a 	strh.w	r3, [r7, #1178]	@ 0x49a
    const uint16_t watermark_words   = watermark_samples * 3;                        // 192 words
 80019b0:	f8b7 349a 	ldrh.w	r3, [r7, #1178]	@ 0x49a
 80019b4:	461a      	mov	r2, r3
 80019b6:	0052      	lsls	r2, r2, #1
 80019b8:	4413      	add	r3, r2
 80019ba:	f8a7 3498 	strh.w	r3, [r7, #1176]	@ 0x498

    printf("[ACC] Capture start FIFO mode=%s target=%u\r\n",
 80019be:	f897 34af 	ldrb.w	r3, [r7, #1199]	@ 0x4af
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <Accel_Task_Func+0x166>
 80019c6:	4b6b      	ldr	r3, [pc, #428]	@ (8001b74 <Accel_Task_Func+0x310>)
 80019c8:	e000      	b.n	80019cc <Accel_Task_Func+0x168>
 80019ca:	4b6b      	ldr	r3, [pc, #428]	@ (8001b78 <Accel_Task_Func+0x314>)
 80019cc:	f8b7 249e 	ldrh.w	r2, [r7, #1182]	@ 0x49e
 80019d0:	4619      	mov	r1, r3
 80019d2:	486a      	ldr	r0, [pc, #424]	@ (8001b7c <Accel_Task_Func+0x318>)
 80019d4:	f012 fd92 	bl	80144fc <iprintf>
           continuous ? "CONT" : "NORMAL", target);

    // Reconfig FIFO
    LSM6DSL_FifoReset();
 80019d8:	f002 fec6 	bl	8004768 <LSM6DSL_FifoReset>
    LSM6DSL_FifoConfig(watermark_samples);
 80019dc:	f8b7 349a 	ldrh.w	r3, [r7, #1178]	@ 0x49a
 80019e0:	4618      	mov	r0, r3
 80019e2:	f002 ff35 	bl	8004850 <LSM6DSL_FifoConfig>

    // Limpia flag viejo por si hubo un INT justo al configurar
    (void)osThreadFlagsClear(NOTE_ACCEL_FIFO);
 80019e6:	2002      	movs	r0, #2
 80019e8:	f00e ff0c 	bl	8010804 <osThreadFlagsClear>

    const uint32_t t0_ms = now_ms();
 80019ec:	f7ff fcce 	bl	800138c <now_ms>
 80019f0:	f8c7 0494 	str.w	r0, [r7, #1172]	@ 0x494

    int16_t z_block_mg[ACC_BLOCK_SAMPLES];
    uint16_t block_fill = 0;
 80019f4:	2300      	movs	r3, #0
 80019f6:	f8a7 34a6 	strh.w	r3, [r7, #1190]	@ 0x4a6
    uint16_t collected  = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	f8a7 34a4 	strh.w	r3, [r7, #1188]	@ 0x4a4
    uint16_t seq        = 0;
 8001a00:	2300      	movs	r3, #0
 8001a02:	f8a7 34a2 	strh.w	r3, [r7, #1186]	@ 0x4a2

    while (collected < target)
 8001a06:	e08e      	b.n	8001b26 <Accel_Task_Func+0x2c2>
    {
      // Espera evento FIFO… pero con fallback si se perdió el flanco
      uint32_t r = osThreadFlagsWait(NOTE_ACCEL_FIFO, osFlagsWaitAny, 1500);
 8001a08:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	2002      	movs	r0, #2
 8001a10:	f00e ff36 	bl	8010880 <osThreadFlagsWait>
 8001a14:	f8c7 0490 	str.w	r0, [r7, #1168]	@ 0x490

      // Lee nivel actual de FIFO
      uint16_t level_words = LSM6DSL_FifoGetLevelWords();
 8001a18:	f002 fecc 	bl	80047b4 <LSM6DSL_FifoGetLevelWords>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	f8a7 34a0 	strh.w	r3, [r7, #1184]	@ 0x4a0

      // Si no llegó interrupción, pero ya hay >= watermark, seguimos igual
      if (r == (uint32_t)osErrorTimeout)
 8001a22:	f8d7 3490 	ldr.w	r3, [r7, #1168]	@ 0x490
 8001a26:	f113 0f02 	cmn.w	r3, #2
 8001a2a:	d172      	bne.n	8001b12 <Accel_Task_Func+0x2ae>
      {
        if (level_words < watermark_words)
 8001a2c:	f8b7 24a0 	ldrh.w	r2, [r7, #1184]	@ 0x4a0
 8001a30:	f8b7 3498 	ldrh.w	r3, [r7, #1176]	@ 0x498
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d208      	bcs.n	8001a4a <Accel_Task_Func+0x1e6>
        {
          printf("[ACC] TIMEOUT FIFO event, level_words=%u (<%u)\r\n",
 8001a38:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	@ 0x4a0
 8001a3c:	f8b7 2498 	ldrh.w	r2, [r7, #1176]	@ 0x498
 8001a40:	4619      	mov	r1, r3
 8001a42:	484f      	ldr	r0, [pc, #316]	@ (8001b80 <Accel_Task_Func+0x31c>)
 8001a44:	f012 fd5a 	bl	80144fc <iprintf>
                 (unsigned)level_words, (unsigned)watermark_words);
          continue; // seguimos esperando (sin polling agresivo)
 8001a48:	e06d      	b.n	8001b26 <Accel_Task_Func+0x2c2>
        }
        // si >= watermark: procesamos aunque no entró ISR
        printf("[ACC] Missed INT? level_words=%u (>= watermark)\r\n",
 8001a4a:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	@ 0x4a0
 8001a4e:	4619      	mov	r1, r3
 8001a50:	484c      	ldr	r0, [pc, #304]	@ (8001b84 <Accel_Task_Func+0x320>)
 8001a52:	f012 fd53 	bl	80144fc <iprintf>
               (unsigned)level_words);
      }

      // Consumimos FIFO mientras haya al menos 1 muestra (3 words)
      while (level_words >= 3 && collected < target)
 8001a56:	e05c      	b.n	8001b12 <Accel_Task_Func+0x2ae>
      {
        int16_t x_raw, y_raw, z_raw;
        LSM6DSL_FifoReadXYZRaw(&x_raw, &y_raw, &z_raw);
 8001a58:	f507 6291 	add.w	r2, r7, #1160	@ 0x488
 8001a5c:	f207 418a 	addw	r1, r7, #1162	@ 0x48a
 8001a60:	f207 438c 	addw	r3, r7, #1164	@ 0x48c
 8001a64:	4618      	mov	r0, r3
 8001a66:	f002 fec4 	bl	80047f2 <LSM6DSL_FifoReadXYZRaw>
        level_words -= 3;
 8001a6a:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	@ 0x4a0
 8001a6e:	3b03      	subs	r3, #3
 8001a70:	f8a7 34a0 	strh.w	r3, [r7, #1184]	@ 0x4a0

        // FS=2G en tu FifoConfig -> mg = raw * 0.061
        int16_t z_mg = (int16_t)((float)z_raw * LSM6DSL_ACC_SENSITIVITY_2G);
 8001a74:	f9b7 3488 	ldrsh.w	r3, [r7, #1160]	@ 0x488
 8001a78:	ee07 3a90 	vmov	s15, r3
 8001a7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a80:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001b88 <Accel_Task_Func+0x324>
 8001a84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a8c:	ee17 3a90 	vmov	r3, s15
 8001a90:	f8a7 348e 	strh.w	r3, [r7, #1166]	@ 0x48e

        z_block_mg[block_fill++] = z_mg;
 8001a94:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 8001a98:	1c5a      	adds	r2, r3, #1
 8001a9a:	f8a7 24a6 	strh.w	r2, [r7, #1190]	@ 0x4a6
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	f507 6396 	add.w	r3, r7, #1200	@ 0x4b0
 8001aa4:	f5a3 6395 	sub.w	r3, r3, #1192	@ 0x4a8
 8001aa8:	f8b7 248e 	ldrh.w	r2, [r7, #1166]	@ 0x48e
 8001aac:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
        collected++;
 8001ab0:	f8b7 34a4 	ldrh.w	r3, [r7, #1188]	@ 0x4a4
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	f8a7 34a4 	strh.w	r3, [r7, #1188]	@ 0x4a4

        if (block_fill == ACC_BLOCK_SAMPLES)
 8001aba:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 8001abe:	2b40      	cmp	r3, #64	@ 0x40
 8001ac0:	d127      	bne.n	8001b12 <Accel_Task_Func+0x2ae>
        {
          char payload[MSG_PAYLOAD_SIZE];

          build_payload_block(payload, sizeof(payload),
 8001ac2:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 8001ac6:	2340      	movs	r3, #64	@ 0x40
 8001ac8:	9303      	str	r3, [sp, #12]
 8001aca:	f107 0308 	add.w	r3, r7, #8
 8001ace:	9302      	str	r3, [sp, #8]
 8001ad0:	f8b7 349c 	ldrh.w	r3, [r7, #1180]	@ 0x49c
 8001ad4:	9301      	str	r3, [sp, #4]
 8001ad6:	f8b7 34a2 	ldrh.w	r3, [r7, #1186]	@ 0x4a2
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	2334      	movs	r3, #52	@ 0x34
 8001ade:	f8d7 2494 	ldr.w	r2, [r7, #1172]	@ 0x494
 8001ae2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ae6:	f7ff fca3 	bl	8001430 <build_payload_block>
                              t0_ms, ACC_FS_HZ,
                              seq, total_chunks,
                              z_block_mg, ACC_BLOCK_SAMPLES);

          printf("[ACC][JSON] %s\r\n", payload);
 8001aea:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001aee:	4619      	mov	r1, r3
 8001af0:	4826      	ldr	r0, [pc, #152]	@ (8001b8c <Accel_Task_Func+0x328>)
 8001af2:	f012 fd03 	bl	80144fc <iprintf>

          send_mqtt_msg(TOPIC_PUB_ACCEL_PREFIX, payload);
 8001af6:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001afa:	4619      	mov	r1, r3
 8001afc:	4824      	ldr	r0, [pc, #144]	@ (8001b90 <Accel_Task_Func+0x32c>)
 8001afe:	f7ff fc4d 	bl	800139c <send_mqtt_msg>

          seq++;
 8001b02:	f8b7 34a2 	ldrh.w	r3, [r7, #1186]	@ 0x4a2
 8001b06:	3301      	adds	r3, #1
 8001b08:	f8a7 34a2 	strh.w	r3, [r7, #1186]	@ 0x4a2
          block_fill = 0;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	f8a7 34a6 	strh.w	r3, [r7, #1190]	@ 0x4a6
      while (level_words >= 3 && collected < target)
 8001b12:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	@ 0x4a0
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d905      	bls.n	8001b26 <Accel_Task_Func+0x2c2>
 8001b1a:	f8b7 24a4 	ldrh.w	r2, [r7, #1188]	@ 0x4a4
 8001b1e:	f8b7 349e 	ldrh.w	r3, [r7, #1182]	@ 0x49e
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d398      	bcc.n	8001a58 <Accel_Task_Func+0x1f4>
    while (collected < target)
 8001b26:	f8b7 24a4 	ldrh.w	r2, [r7, #1188]	@ 0x4a4
 8001b2a:	f8b7 349e 	ldrh.w	r3, [r7, #1182]	@ 0x49e
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	f4ff af6a 	bcc.w	8001a08 <Accel_Task_Func+0x1a4>
        }
      }
    }

    LSM6DSL_FifoReset();
 8001b34:	f002 fe18 	bl	8004768 <LSM6DSL_FifoReset>
    printf("[ACC] Done FIFO. collected=%u chunks=%u\r\n",
 8001b38:	f8b7 34a4 	ldrh.w	r3, [r7, #1188]	@ 0x4a4
 8001b3c:	f8b7 24a2 	ldrh.w	r2, [r7, #1186]	@ 0x4a2
 8001b40:	4619      	mov	r1, r3
 8001b42:	4814      	ldr	r0, [pc, #80]	@ (8001b94 <Accel_Task_Func+0x330>)
 8001b44:	f012 fcda 	bl	80144fc <iprintf>
 8001b48:	e6ad      	b.n	80018a6 <Accel_Task_Func+0x42>
        continue;
 8001b4a:	bf00      	nop
  {
 8001b4c:	e6ab      	b.n	80018a6 <Accel_Task_Func+0x42>
 8001b4e:	bf00      	nop
 8001b50:	080167d8 	.word	0x080167d8
 8001b54:	080167f4 	.word	0x080167f4
 8001b58:	08016808 	.word	0x08016808
 8001b5c:	200008a4 	.word	0x200008a4
 8001b60:	20000000 	.word	0x20000000
 8001b64:	20000020 	.word	0x20000020
 8001b68:	200009c1 	.word	0x200009c1
 8001b6c:	200009c2 	.word	0x200009c2
 8001b70:	200008b0 	.word	0x200008b0
 8001b74:	0801681c 	.word	0x0801681c
 8001b78:	08016824 	.word	0x08016824
 8001b7c:	0801682c 	.word	0x0801682c
 8001b80:	0801685c 	.word	0x0801685c
 8001b84:	08016890 	.word	0x08016890
 8001b88:	3d79db23 	.word	0x3d79db23
 8001b8c:	080168c4 	.word	0x080168c4
 8001b90:	080168d8 	.word	0x080168d8
 8001b94:	080168e8 	.word	0x080168e8

08001b98 <UartCfgTask_Func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UartCfgTask_Func */
void UartCfgTask_Func(void *argument)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b0b4      	sub	sp, #208	@ 0xd0
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  for (;;)
  {
    osThreadFlagsWait(NOTE_UART_LINE, osFlagsWaitAny, osWaitForever);
 8001ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	2010      	movs	r0, #16
 8001ba8:	f00e fe6a 	bl	8010880 <osThreadFlagsWait>

    if (!uart_line_has_ready) continue;
 8001bac:	4b42      	ldr	r3, [pc, #264]	@ (8001cb8 <UartCfgTask_Func+0x120>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d07d      	beq.n	8001cb2 <UartCfgTask_Func+0x11a>
    uart_line_has_ready = 0;
 8001bb6:	4b40      	ldr	r3, [pc, #256]	@ (8001cb8 <UartCfgTask_Func+0x120>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	701a      	strb	r2, [r3, #0]

    printf("[UART] LINE: '%s'\r\n", uart_line_ready);
 8001bbc:	493f      	ldr	r1, [pc, #252]	@ (8001cbc <UartCfgTask_Func+0x124>)
 8001bbe:	4840      	ldr	r0, [pc, #256]	@ (8001cc0 <UartCfgTask_Func+0x128>)
 8001bc0:	f012 fc9c 	bl	80144fc <iprintf>
    // ejemplo: "CONT ON" / "CONT OFF" / "READ"
    SystemCommandMsg_t cmd;
    memset(&cmd, 0, sizeof(cmd));
 8001bc4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001bc8:	2262      	movs	r2, #98	@ 0x62
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f012 fe8d 	bl	80148ec <memset>

    if (strcmp(uart_line_ready, "CONT ON") == 0) {
 8001bd2:	493c      	ldr	r1, [pc, #240]	@ (8001cc4 <UartCfgTask_Func+0x12c>)
 8001bd4:	4839      	ldr	r0, [pc, #228]	@ (8001cbc <UartCfgTask_Func+0x124>)
 8001bd6:	f7fe fafb 	bl	80001d0 <strcmp>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d103      	bne.n	8001be8 <UartCfgTask_Func+0x50>
      cmd.type = CMD_START_CONTINUOUS;
 8001be0:	2301      	movs	r3, #1
 8001be2:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
 8001be6:	e055      	b.n	8001c94 <UartCfgTask_Func+0xfc>
    } else if (strcmp(uart_line_ready, "CONT OFF") == 0) {
 8001be8:	4937      	ldr	r1, [pc, #220]	@ (8001cc8 <UartCfgTask_Func+0x130>)
 8001bea:	4834      	ldr	r0, [pc, #208]	@ (8001cbc <UartCfgTask_Func+0x124>)
 8001bec:	f7fe faf0 	bl	80001d0 <strcmp>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d103      	bne.n	8001bfe <UartCfgTask_Func+0x66>
      cmd.type = CMD_STOP_CONTINUOUS;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
 8001bfc:	e04a      	b.n	8001c94 <UartCfgTask_Func+0xfc>
    } else if (strcmp(uart_line_ready, "READ") == 0) {
 8001bfe:	4933      	ldr	r1, [pc, #204]	@ (8001ccc <UartCfgTask_Func+0x134>)
 8001c00:	482e      	ldr	r0, [pc, #184]	@ (8001cbc <UartCfgTask_Func+0x124>)
 8001c02:	f7fe fae5 	bl	80001d0 <strcmp>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d103      	bne.n	8001c14 <UartCfgTask_Func+0x7c>
      cmd.type = CMD_FORCE_READ;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
 8001c12:	e03f      	b.n	8001c94 <UartCfgTask_Func+0xfc>
    } else if (strncmp(uart_line_ready, "WIFI ", 5) == 0) {
 8001c14:	2205      	movs	r2, #5
 8001c16:	492e      	ldr	r1, [pc, #184]	@ (8001cd0 <UartCfgTask_Func+0x138>)
 8001c18:	4828      	ldr	r0, [pc, #160]	@ (8001cbc <UartCfgTask_Func+0x124>)
 8001c1a:	f012 fe6f 	bl	80148fc <strncmp>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d132      	bne.n	8001c8a <UartCfgTask_Func+0xf2>
      // WIFI <ssid> <pass>
      cmd.type = CMD_SET_WIFI;
 8001c24:	2304      	movs	r3, #4
 8001c26:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
      char ssid[WIFI_SSID_MAX] = {0};
 8001c2a:	f107 030c 	add.w	r3, r7, #12
 8001c2e:	2220      	movs	r2, #32
 8001c30:	2100      	movs	r1, #0
 8001c32:	4618      	mov	r0, r3
 8001c34:	f012 fe5a 	bl	80148ec <memset>
      char pass[WIFI_PASS_MAX] = {0};
 8001c38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c3c:	2240      	movs	r2, #64	@ 0x40
 8001c3e:	2100      	movs	r1, #0
 8001c40:	4618      	mov	r0, r3
 8001c42:	f012 fe53 	bl	80148ec <memset>
      if (sscanf(uart_line_ready + 5, "%31s %63s", ssid, pass) == 2) {
 8001c46:	4823      	ldr	r0, [pc, #140]	@ (8001cd4 <UartCfgTask_Func+0x13c>)
 8001c48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c4c:	f107 020c 	add.w	r2, r7, #12
 8001c50:	4921      	ldr	r1, [pc, #132]	@ (8001cd8 <UartCfgTask_Func+0x140>)
 8001c52:	f012 fd1b 	bl	801468c <siscanf>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d112      	bne.n	8001c82 <UartCfgTask_Func+0xea>
        strncpy(cmd.u.wifi.ssid, ssid, WIFI_SSID_MAX);
 8001c5c:	f107 010c 	add.w	r1, r7, #12
 8001c60:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001c64:	3302      	adds	r3, #2
 8001c66:	2220      	movs	r2, #32
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f012 fe59 	bl	8014920 <strncpy>
        strncpy(cmd.u.wifi.pass, pass, WIFI_PASS_MAX);
 8001c6e:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001c72:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001c76:	3322      	adds	r3, #34	@ 0x22
 8001c78:	2240      	movs	r2, #64	@ 0x40
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f012 fe50 	bl	8014920 <strncpy>
 8001c80:	e008      	b.n	8001c94 <UartCfgTask_Func+0xfc>
      } else {
        printf("[UART] uso: WIFI <ssid> <pass>\r\n");
 8001c82:	4816      	ldr	r0, [pc, #88]	@ (8001cdc <UartCfgTask_Func+0x144>)
 8001c84:	f012 fca2 	bl	80145cc <puts>
 8001c88:	e78a      	b.n	8001ba0 <UartCfgTask_Func+0x8>
        continue;
      }
    } else {
      printf("[UART] cmd desconocido: %s\r\n", uart_line_ready);
 8001c8a:	490c      	ldr	r1, [pc, #48]	@ (8001cbc <UartCfgTask_Func+0x124>)
 8001c8c:	4814      	ldr	r0, [pc, #80]	@ (8001ce0 <UartCfgTask_Func+0x148>)
 8001c8e:	f012 fc35 	bl	80144fc <iprintf>
      continue;
 8001c92:	e00f      	b.n	8001cb4 <UartCfgTask_Func+0x11c>
    }

    osMessageQueuePut(qCmdRxHandle, &cmd, 0, pdMS_TO_TICKS(50));
 8001c94:	4b13      	ldr	r3, [pc, #76]	@ (8001ce4 <UartCfgTask_Func+0x14c>)
 8001c96:	6818      	ldr	r0, [r3, #0]
 8001c98:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 8001c9c:	2332      	movs	r3, #50	@ 0x32
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f00f f80c 	bl	8010cbc <osMessageQueuePut>
    osThreadFlagsSet(Accel_TaskHandle, NOTE_CMD_RX);
 8001ca4:	4b10      	ldr	r3, [pc, #64]	@ (8001ce8 <UartCfgTask_Func+0x150>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2104      	movs	r1, #4
 8001caa:	4618      	mov	r0, r3
 8001cac:	f00e fd5c 	bl	8010768 <osThreadFlagsSet>
 8001cb0:	e776      	b.n	8001ba0 <UartCfgTask_Func+0x8>
    if (!uart_line_has_ready) continue;
 8001cb2:	bf00      	nop
  {
 8001cb4:	e774      	b.n	8001ba0 <UartCfgTask_Func+0x8>
 8001cb6:	bf00      	nop
 8001cb8:	200009c0 	.word	0x200009c0
 8001cbc:	20000940 	.word	0x20000940
 8001cc0:	08016914 	.word	0x08016914
 8001cc4:	08016928 	.word	0x08016928
 8001cc8:	08016930 	.word	0x08016930
 8001ccc:	0801693c 	.word	0x0801693c
 8001cd0:	08016944 	.word	0x08016944
 8001cd4:	20000945 	.word	0x20000945
 8001cd8:	0801694c 	.word	0x0801694c
 8001cdc:	08016958 	.word	0x08016958
 8001ce0:	08016978 	.word	0x08016978
 8001ce4:	200008b0 	.word	0x200008b0
 8001ce8:	200008a4 	.word	0x200008a4

08001cec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a04      	ldr	r2, [pc, #16]	@ (8001d0c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d101      	bne.n	8001d02 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001cfe:	f003 f8f3 	bl	8004ee8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d02:	bf00      	nop
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40001000 	.word	0x40001000

08001d10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d14:	b672      	cpsid	i
}
 8001d16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <Error_Handler+0x8>

08001d1c <prvConnectToServer>:
 */
static uint32_t ulGlobalEntryTimeMs;


TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af02      	add	r7, sp, #8
 8001d22:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus;
   uint8_t ret;
   uint8_t ipaddr[4]=MQTT_BROKER_ENDPOINT_IP;
 8001d24:	4b1e      	ldr	r3, [pc, #120]	@ (8001da0 <prvConnectToServer+0x84>)
 8001d26:	60bb      	str	r3, [r7, #8]

    /* Attempt to connect to MQTT broker. */
    do
    {
        /* Establish a TCP connection with the MQTT broker. */
        LOG( ( "Create a TCP connection to %s:%d.\n",
 8001d28:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001d2c:	491d      	ldr	r1, [pc, #116]	@ (8001da4 <prvConnectToServer+0x88>)
 8001d2e:	481e      	ldr	r0, [pc, #120]	@ (8001da8 <prvConnectToServer+0x8c>)
 8001d30:	f012 fbe4 	bl	80144fc <iprintf>
                   MQTT_BROKER_ENDPOINT,
                   MQTT_BROKER_PORT ) );
        ret=WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , MQTT_BROKER_PORT, 0);
 8001d34:	f107 0308 	add.w	r3, r7, #8
 8001d38:	2200      	movs	r2, #0
 8001d3a:	9201      	str	r2, [sp, #4]
 8001d3c:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001d40:	9200      	str	r2, [sp, #0]
 8001d42:	4a1a      	ldr	r2, [pc, #104]	@ (8001dac <prvConnectToServer+0x90>)
 8001d44:	2100      	movs	r1, #0
 8001d46:	2000      	movs	r0, #0
 8001d48:	f003 f87c 	bl	8004e44 <WIFI_OpenClientConnection>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	73bb      	strb	r3, [r7, #14]
        if((ret != WIFI_STATUS_OK) && (ret != 1)) {
 8001d50:	7bbb      	ldrb	r3, [r7, #14]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d00c      	beq.n	8001d70 <prvConnectToServer+0x54>
 8001d56:	7bbb      	ldrb	r3, [r7, #14]
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d009      	beq.n	8001d70 <prvConnectToServer+0x54>
            LOG(("Error in opening MQTT connection: %d\n",ret));
 8001d5c:	7bbb      	ldrb	r3, [r7, #14]
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4813      	ldr	r0, [pc, #76]	@ (8001db0 <prvConnectToServer+0x94>)
 8001d62:	f012 fbcb 	bl	80144fc <iprintf>
            osDelay(pdMS_TO_TICKS(10000));
 8001d66:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001d6a:	f00e fe0a 	bl	8010982 <osDelay>
 8001d6e:	e00f      	b.n	8001d90 <prvConnectToServer+0x74>
		} else {
	        pxNetworkContext->socket = SOCKET;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open=1;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2201      	movs	r2, #1
 8001d7a:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr,ipaddr,4*sizeof(uint8_t));
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	3302      	adds	r3, #2
 8001d80:	68ba      	ldr	r2, [r7, #8]
 8001d82:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port=MQTT_BROKER_PORT;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001d8a:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	73fb      	strb	r3, [r7, #15]
		}


    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 8001d90:	7bfb      	ldrb	r3, [r7, #15]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d1c8      	bne.n	8001d28 <prvConnectToServer+0xc>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 8001d96:	2301      	movs	r3, #1
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	31b22436 	.word	0x31b22436
 8001da4:	080169a0 	.word	0x080169a0
 8001da8:	080169b4 	.word	0x080169b4
 8001dac:	080169d8 	.word	0x080169d8
 8001db0:	080169e0 	.word	0x080169e0

08001db4 <prvCreateMQTTConnectionWithBroker>:

void prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext,
                                               NetworkContext_t * pxNetworkContext )
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b094      	sub	sp, #80	@ 0x50
 8001db8:	af02      	add	r7, sp, #8
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
    MQTTStatus_t xResult;
    MQTTConnectInfo_t xConnectInfo;
    bool xSessionPresent;
    TransportInterface_t xTransport;
    HAL_Delay(50);
 8001dbe:	2032      	movs	r0, #50	@ 0x32
 8001dc0:	f003 f8b2 	bl	8004f28 <HAL_Delay>

    /* Fill in Transport Interface send and receive function pointers. */
    init_transport_from_socket( pxNetworkContext->socket, 1,
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	7818      	ldrb	r0, [r3, #0]
 8001dc8:	f107 030c 	add.w	r3, r7, #12
 8001dcc:	683a      	ldr	r2, [r7, #0]
 8001dce:	2101      	movs	r1, #1
 8001dd0:	f00e fb84 	bl	80104dc <init_transport_from_socket>
                                     pxNetworkContext,
                                     &xTransport );
    /* Initialize MQTT library. */
    xResult = MQTT_Init( pxMQTTContext,
 8001dd4:	f107 010c 	add.w	r1, r7, #12
 8001dd8:	4b30      	ldr	r3, [pc, #192]	@ (8001e9c <prvCreateMQTTConnectionWithBroker+0xe8>)
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	4b30      	ldr	r3, [pc, #192]	@ (8001ea0 <prvCreateMQTTConnectionWithBroker+0xec>)
 8001dde:	4a31      	ldr	r2, [pc, #196]	@ (8001ea4 <prvCreateMQTTConnectionWithBroker+0xf0>)
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f00c f8a5 	bl	800df30 <MQTT_Init>
 8001de6:	4603      	mov	r3, r0
 8001de8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                         &xTransport,
                         prvGetTimeMs,
                         prvEventCallback,
                         &xBuffer );

    configASSERT( xResult == MQTTSuccess );
 8001dec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d00b      	beq.n	8001e0c <prvCreateMQTTConnectionWithBroker+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001df8:	f383 8811 	msr	BASEPRI, r3
 8001dfc:	f3bf 8f6f 	isb	sy
 8001e00:	f3bf 8f4f 	dsb	sy
 8001e04:	643b      	str	r3, [r7, #64]	@ 0x40
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001e06:	bf00      	nop
 8001e08:	bf00      	nop
 8001e0a:	e7fd      	b.n	8001e08 <prvCreateMQTTConnectionWithBroker+0x54>
    LOG(("MQTT initialized\n"));
 8001e0c:	4826      	ldr	r0, [pc, #152]	@ (8001ea8 <prvCreateMQTTConnectionWithBroker+0xf4>)
 8001e0e:	f012 fbdd 	bl	80145cc <puts>

    /* Many fields not used in this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 8001e12:	f107 0320 	add.w	r3, r7, #32
 8001e16:	221c      	movs	r2, #28
 8001e18:	2100      	movs	r1, #0
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f012 fd66 	bl	80148ec <memset>

    /* Start with a clean session i.e. direct the MQTT broker to discard any
     * previous session data. Also, establishing a connection with clean
     * session will ensure that the broker does not store any data when this
     * client gets disconnected. */
    xConnectInfo.cleanSession = true;
 8001e20:	2301      	movs	r3, #1
 8001e22:	f887 3020 	strb.w	r3, [r7, #32]

    /* The client identifier is used to uniquely identify this MQTT client to
     * the MQTT broker. In a production device the identifier can be something
     * unique, such as a device serial number. */
    xConnectInfo.pClientIdentifier = MQTTCLIENT_IDENTIFIER;
 8001e26:	4b21      	ldr	r3, [pc, #132]	@ (8001eac <prvCreateMQTTConnectionWithBroker+0xf8>)
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen(
 8001e2a:	2317      	movs	r3, #23
 8001e2c:	853b      	strh	r3, [r7, #40]	@ 0x28
                                                  MQTTCLIENT_IDENTIFIER );
    xConnectInfo.pUserName=mqttUserName;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    xConnectInfo.userNameLength=strlen(mqttUserName);
 8001e32:	2000      	movs	r0, #0
 8001e34:	f7fe f9d6 	bl	80001e4 <strlen>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	863b      	strh	r3, [r7, #48]	@ 0x30
    xConnectInfo.pPassword=mqttPass;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	637b      	str	r3, [r7, #52]	@ 0x34
    xConnectInfo.passwordLength=strlen(mqttPass);
 8001e42:	2000      	movs	r0, #0
 8001e44:	f7fe f9ce 	bl	80001e4 <strlen>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	873b      	strh	r3, [r7, #56]	@ 0x38

    /* Set MQTT keep-alive period. It is the responsibility of the application
     * to ensure that the interval between Control Packets being sent does not
     * exceed the Keep Alive value.  In the absence of sending any other
     * Control Packets, the Client MUST send a PINGREQ Packet. */
    xConnectInfo.keepAliveSeconds = 60U;
 8001e4e:	233c      	movs	r3, #60	@ 0x3c
 8001e50:	847b      	strh	r3, [r7, #34]	@ 0x22

    /* Send MQTT CONNECT packet to broker. LWT is not used in this demo, so it
     * is passed as NULL. */
    xResult = MQTT_Connect( pxMQTTContext,
 8001e52:	f107 0120 	add.w	r1, r7, #32
 8001e56:	f107 031f 	add.w	r3, r7, #31
 8001e5a:	9300      	str	r3, [sp, #0]
 8001e5c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001e60:	2200      	movs	r2, #0
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f00c f8b9 	bl	800dfda <MQTT_Connect>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                            &xConnectInfo,
                            NULL,
                            10000U,
                            &xSessionPresent );
    configASSERT( xResult == MQTTSuccess );
 8001e6e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d00b      	beq.n	8001e8e <prvCreateMQTTConnectionWithBroker+0xda>
	__asm volatile
 8001e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e7a:	f383 8811 	msr	BASEPRI, r3
 8001e7e:	f3bf 8f6f 	isb	sy
 8001e82:	f3bf 8f4f 	dsb	sy
 8001e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
}
 8001e88:	bf00      	nop
 8001e8a:	bf00      	nop
 8001e8c:	e7fd      	b.n	8001e8a <prvCreateMQTTConnectionWithBroker+0xd6>
    LOG(("MQTT connected to broker\n"));
 8001e8e:	4808      	ldr	r0, [pc, #32]	@ (8001eb0 <prvCreateMQTTConnectionWithBroker+0xfc>)
 8001e90:	f012 fb9c 	bl	80145cc <puts>

}
 8001e94:	bf00      	nop
 8001e96:	3748      	adds	r7, #72	@ 0x48
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20000060 	.word	0x20000060
 8001ea0:	080021ad 	.word	0x080021ad
 8001ea4:	0800217d 	.word	0x0800217d
 8001ea8:	08016a08 	.word	0x08016a08
 8001eac:	08016a1c 	.word	0x08016a1c
 8001eb0:	08016a34 	.word	0x08016a34

08001eb4 <prvMQTTPublishToTopic>:

void prvMQTTPublishToTopic( MQTTContext_t * pxMQTTContext, char * topic, void * payload )
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	@ 0x28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
    MQTTStatus_t xResult;
    MQTTPublishInfo_t xMQTTPublishInfo;

    /* Some fields are not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTPublishInfo, 0x00, sizeof(
 8001ec0:	f107 0310 	add.w	r3, r7, #16
 8001ec4:	2214      	movs	r2, #20
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f012 fd0f 	bl	80148ec <memset>
                                                        xMQTTPublishInfo ) );

    /* This demo uses QoS0. */
    xMQTTPublishInfo.qos = MQTTQoS0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	743b      	strb	r3, [r7, #16]
    xMQTTPublishInfo.retain = false;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	747b      	strb	r3, [r7, #17]
    xMQTTPublishInfo.pTopicName = topic;
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	617b      	str	r3, [r7, #20]
    xMQTTPublishInfo.topicNameLength = ( uint16_t ) strlen( topic );
 8001eda:	68b8      	ldr	r0, [r7, #8]
 8001edc:	f7fe f982 	bl	80001e4 <strlen>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	833b      	strh	r3, [r7, #24]
    xMQTTPublishInfo.pPayload = payload;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	61fb      	str	r3, [r7, #28]
    xMQTTPublishInfo.payloadLength = strlen( payload );
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7fe f97a 	bl	80001e4 <strlen>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	623b      	str	r3, [r7, #32]

    /* Send PUBLISH packet. Packet ID is not used for a QoS0 publish. */
    xResult = MQTT_Publish( pxMQTTContext, &xMQTTPublishInfo, 0U );
 8001ef4:	f107 0310 	add.w	r3, r7, #16
 8001ef8:	2200      	movs	r2, #0
 8001efa:	4619      	mov	r1, r3
 8001efc:	68f8      	ldr	r0, [r7, #12]
 8001efe:	f00c f968 	bl	800e1d2 <MQTT_Publish>
 8001f02:	4603      	mov	r3, r0
 8001f04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if(xResult==MQTTSuccess) LOG(("Published to topic %s: %s\n",topic,payload));
 8001f08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d104      	bne.n	8001f1a <prvMQTTPublishToTopic+0x66>
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	68b9      	ldr	r1, [r7, #8]
 8001f14:	4803      	ldr	r0, [pc, #12]	@ (8001f24 <prvMQTTPublishToTopic+0x70>)
 8001f16:	f012 faf1 	bl	80144fc <iprintf>
    //configASSERT( xResult == MQTTSuccess );
}
 8001f1a:	bf00      	nop
 8001f1c:	3728      	adds	r7, #40	@ 0x28
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	08016a50 	.word	0x08016a50

08001f28 <prvMQTTSubscribeToTopic>:

void prvMQTTSubscribeToTopic( MQTTContext_t * pxMQTTContext, char * topic )
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
    MQTTStatus_t xResult = MQTTSuccess;
 8001f32:	2300      	movs	r3, #0
 8001f34:	75fb      	strb	r3, [r7, #23]
    MQTTSubscribeInfo_t xMQTTSubscription[ TOPIC_COUNT ];
    bool xFailedSubscribeToTopic = false;
 8001f36:	2300      	movs	r3, #0
 8001f38:	75bb      	strb	r3, [r7, #22]

    /* Some fields not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTSubscription, 0x00, sizeof( xMQTTSubscription ) );
 8001f3a:	f107 0308 	add.w	r3, r7, #8
 8001f3e:	220c      	movs	r2, #12
 8001f40:	2100      	movs	r1, #0
 8001f42:	4618      	mov	r0, r3
 8001f44:	f012 fcd2 	bl	80148ec <memset>

    /* Each packet requires a unique ID. */
    usSubscribePacketIdentifier = MQTT_GetPacketId( pxMQTTContext );
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f00c fa71 	bl	800e430 <MQTT_GetPacketId>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	461a      	mov	r2, r3
 8001f52:	4b1e      	ldr	r3, [pc, #120]	@ (8001fcc <prvMQTTSubscribeToTopic+0xa4>)
 8001f54:	801a      	strh	r2, [r3, #0]

    /* Subscribe to the pcExampleTopic topic filter. This example subscribes
     * to only one topic and uses QoS0. */
    xMQTTSubscription[ 0 ].qos = MQTTQoS0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	723b      	strb	r3, [r7, #8]
    xMQTTSubscription[ 0 ].pTopicFilter = topic;
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	60fb      	str	r3, [r7, #12]
    xMQTTSubscription[ 0 ].topicFilterLength = strlen( topic );
 8001f5e:	6838      	ldr	r0, [r7, #0]
 8001f60:	f7fe f940 	bl	80001e4 <strlen>
 8001f64:	4603      	mov	r3, r0
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	823b      	strh	r3, [r7, #16]
    do
    {
        /* The client is already connected to the broker. Subscribe to the topic
         * as specified in pcExampleTopic by sending a subscribe packet then
         * waiting for a subscribe acknowledgment (SUBACK). */
        xResult = MQTT_Subscribe( pxMQTTContext,
 8001f6a:	4b18      	ldr	r3, [pc, #96]	@ (8001fcc <prvMQTTSubscribeToTopic+0xa4>)
 8001f6c:	881b      	ldrh	r3, [r3, #0]
 8001f6e:	f107 0108 	add.w	r1, r7, #8
 8001f72:	2201      	movs	r2, #1
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f00c f8e8 	bl	800e14a <MQTT_Subscribe>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	75fb      	strb	r3, [r7, #23]
                                  xMQTTSubscription,
                                  1, /* Only subscribing to one topic. */
                                  usSubscribePacketIdentifier );
        if(xResult==MQTTSuccess) LOG(("Subscription to %s, result: %d, success\n",topic,xResult));
 8001f7e:	7dfb      	ldrb	r3, [r7, #23]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d106      	bne.n	8001f92 <prvMQTTSubscribeToTopic+0x6a>
 8001f84:	7dfb      	ldrb	r3, [r7, #23]
 8001f86:	461a      	mov	r2, r3
 8001f88:	6839      	ldr	r1, [r7, #0]
 8001f8a:	4811      	ldr	r0, [pc, #68]	@ (8001fd0 <prvMQTTSubscribeToTopic+0xa8>)
 8001f8c:	f012 fab6 	bl	80144fc <iprintf>
 8001f90:	e005      	b.n	8001f9e <prvMQTTSubscribeToTopic+0x76>
        else LOG(("Subscription to %s, result: %d, failed\n",topic,xResult));
 8001f92:	7dfb      	ldrb	r3, [r7, #23]
 8001f94:	461a      	mov	r2, r3
 8001f96:	6839      	ldr	r1, [r7, #0]
 8001f98:	480e      	ldr	r0, [pc, #56]	@ (8001fd4 <prvMQTTSubscribeToTopic+0xac>)
 8001f9a:	f012 faaf 	bl	80144fc <iprintf>
         * packet.  This demo uses the generic packet processing function
         * everywhere to highlight this fact. Note there is a separate demo that
         * shows how to use coreMQTT in a thread safe way – in which case the
         * MQTT protocol runs in the background and this call is not required. */
        /* For version 1.1.0: xResult = MQTT_ProcessLoop( pxMQTTContext, 1000 ); */
        xResult = MQTT_ProcessLoop( pxMQTTContext );
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f00c fa26 	bl	800e3f0 <MQTT_ProcessLoop>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	75fb      	strb	r3, [r7, #23]
        //configASSERT( xResult == MQTTSuccess );

        /* Reset flag before checking suback responses. */
        xFailedSubscribeToTopic = false;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	75bb      	strb	r3, [r7, #22]
         * #xTopicFilterContext is updated in the event callback (shown in a
         * code block below) to reflect the status of the SUBACK sent by the
         * broker. It represents either the QoS level granted by the server upon
         * subscription, or acknowledgment of server rejection of the
         * subscription request. */
        if( xTopicFilterContext[0].xSubAckStatus == MQTTSubAckFailure )
 8001fac:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd8 <prvMQTTSubscribeToTopic+0xb0>)
 8001fae:	791b      	ldrb	r3, [r3, #4]
 8001fb0:	2b80      	cmp	r3, #128	@ 0x80
 8001fb2:	d102      	bne.n	8001fba <prvMQTTSubscribeToTopic+0x92>
        {
            xFailedSubscribeToTopic = true;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	75bb      	strb	r3, [r7, #22]
            break;
 8001fb8:	e003      	b.n	8001fc2 <prvMQTTSubscribeToTopic+0x9a>
        }

    } while( xFailedSubscribeToTopic == true  );
 8001fba:	7dbb      	ldrb	r3, [r7, #22]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d1d4      	bne.n	8001f6a <prvMQTTSubscribeToTopic+0x42>
}
 8001fc0:	bf00      	nop
 8001fc2:	bf00      	nop
 8001fc4:	3718      	adds	r7, #24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000db0 	.word	0x20000db0
 8001fd0:	08016a6c 	.word	0x08016a6c
 8001fd4:	08016a98 	.word	0x08016a98
 8001fd8:	20000068 	.word	0x20000068

08001fdc <prvMQTTProcessIncomingPublish>:
//	if(buffer1[0]=='0') BSP_LED_Off(LED2);
//
//}

void prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo )
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b0c6      	sub	sp, #280	@ 0x118
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001fe6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001fea:	6018      	str	r0, [r3, #0]
    char buffer1[128];
    char buffer2[128];

    size_t nPayload = ( pxPublishInfo->payloadLength < ( sizeof(buffer1) - 1 ) )
 8001fec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001ff0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	691b      	ldr	r3, [r3, #16]
 8001ff8:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ffa:	bf28      	it	cs
 8001ffc:	237f      	movcs	r3, #127	@ 0x7f
 8001ffe:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
                        ? pxPublishInfo->payloadLength
                        : ( sizeof(buffer1) - 1 );

    size_t nTopic = ( pxPublishInfo->topicNameLength < ( sizeof(buffer2) - 1 ) )
 8002002:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002006:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	891b      	ldrh	r3, [r3, #8]
                        ? pxPublishInfo->topicNameLength
                        : ( sizeof(buffer2) - 1 );
 800200e:	2b7f      	cmp	r3, #127	@ 0x7f
 8002010:	bf28      	it	cs
 8002012:	237f      	movcs	r3, #127	@ 0x7f
 8002014:	b29b      	uxth	r3, r3
    size_t nTopic = ( pxPublishInfo->topicNameLength < ( sizeof(buffer2) - 1 ) )
 8002016:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

    memcpy( buffer1, pxPublishInfo->pPayload, nPayload );
 800201a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800201e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68d9      	ldr	r1, [r3, #12]
 8002026:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800202a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800202e:	4618      	mov	r0, r3
 8002030:	f012 fdcd 	bl	8014bce <memcpy>
    buffer1[nPayload] = '\0';
 8002034:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8002038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800203c:	4413      	add	r3, r2
 800203e:	2200      	movs	r2, #0
 8002040:	701a      	strb	r2, [r3, #0]

    memcpy( buffer2, pxPublishInfo->pTopicName, nTopic );
 8002042:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002046:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	6859      	ldr	r1, [r3, #4]
 800204e:	f107 0310 	add.w	r3, r7, #16
 8002052:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8002056:	4618      	mov	r0, r3
 8002058:	f012 fdb9 	bl	8014bce <memcpy>
    buffer2[nTopic] = '\0';
 800205c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002060:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8002064:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002068:	4413      	add	r3, r2
 800206a:	2200      	movs	r2, #0
 800206c:	701a      	strb	r2, [r3, #0]

    LOG(("Topic \"%s\": publicado \"%s\"\n", buffer2, buffer1));
 800206e:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8002072:	f107 0310 	add.w	r3, r7, #16
 8002076:	4619      	mov	r1, r3
 8002078:	4838      	ldr	r0, [pc, #224]	@ (800215c <prvMQTTProcessIncomingPublish+0x180>)
 800207a:	f012 fa3f 	bl	80144fc <iprintf>

    /* LED opcional */
    if( buffer1[0] == '1' ) BSP_LED_On(LED2);
 800207e:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002082:	2b31      	cmp	r3, #49	@ 0x31
 8002084:	d102      	bne.n	800208c <prvMQTTProcessIncomingPublish+0xb0>
 8002086:	2000      	movs	r0, #0
 8002088:	f002 fc48 	bl	800491c <BSP_LED_On>
    if( buffer1[0] == '0' ) BSP_LED_Off(LED2);
 800208c:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002090:	2b30      	cmp	r3, #48	@ 0x30
 8002092:	d102      	bne.n	800209a <prvMQTTProcessIncomingPublish+0xbe>
 8002094:	2000      	movs	r0, #0
 8002096:	f002 fc57 	bl	8004948 <BSP_LED_Off>

    /* ===== Control por MQTT: SCF/control => comandos a qCmdRx ===== */
    if (strcmp(buffer2, pcAlertTopic) == 0)   /* pcAlertTopic = "SCF/control" */
 800209a:	f107 0310 	add.w	r3, r7, #16
 800209e:	4930      	ldr	r1, [pc, #192]	@ (8002160 <prvMQTTProcessIncomingPublish+0x184>)
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7fe f895 	bl	80001d0 <strcmp>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d152      	bne.n	8002152 <prvMQTTProcessIncomingPublish+0x176>
    {
#if NODE_ID == NODE_ID_ACCEL
        SystemCommand_t cmd = CMD_NOP;
 80020ac:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020b0:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80020b4:	2200      	movs	r2, #0
 80020b6:	701a      	strb	r2, [r3, #0]

        if (strstr(buffer1, "MODO::CONTINUO") != NULL)
 80020b8:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80020bc:	4929      	ldr	r1, [pc, #164]	@ (8002164 <prvMQTTProcessIncomingPublish+0x188>)
 80020be:	4618      	mov	r0, r3
 80020c0:	f012 fc9e 	bl	8014a00 <strstr>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d006      	beq.n	80020d8 <prvMQTTProcessIncomingPublish+0xfc>
            cmd = CMD_START_CONTINUOUS;
 80020ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020ce:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80020d2:	2201      	movs	r2, #1
 80020d4:	701a      	strb	r2, [r3, #0]
 80020d6:	e01e      	b.n	8002116 <prvMQTTProcessIncomingPublish+0x13a>
        else if (strstr(buffer1, "MODO::NORMAL") != NULL)
 80020d8:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80020dc:	4922      	ldr	r1, [pc, #136]	@ (8002168 <prvMQTTProcessIncomingPublish+0x18c>)
 80020de:	4618      	mov	r0, r3
 80020e0:	f012 fc8e 	bl	8014a00 <strstr>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d006      	beq.n	80020f8 <prvMQTTProcessIncomingPublish+0x11c>
            cmd = CMD_STOP_CONTINUOUS;
 80020ea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020ee:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80020f2:	2202      	movs	r2, #2
 80020f4:	701a      	strb	r2, [r3, #0]
 80020f6:	e00e      	b.n	8002116 <prvMQTTProcessIncomingPublish+0x13a>
        else if (strstr(buffer1, "ACC::READ") != NULL)
 80020f8:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80020fc:	491b      	ldr	r1, [pc, #108]	@ (800216c <prvMQTTProcessIncomingPublish+0x190>)
 80020fe:	4618      	mov	r0, r3
 8002100:	f012 fc7e 	bl	8014a00 <strstr>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d005      	beq.n	8002116 <prvMQTTProcessIncomingPublish+0x13a>
            cmd = CMD_FORCE_READ;
 800210a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800210e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002112:	2203      	movs	r2, #3
 8002114:	701a      	strb	r2, [r3, #0]

        if (cmd != CMD_NOP)
 8002116:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800211a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d016      	beq.n	8002152 <prvMQTTProcessIncomingPublish+0x176>
        {
            (void)osMessageQueuePut(qCmdRxHandle, &cmd, 0, 0);     /* no bloquear */
 8002124:	4b12      	ldr	r3, [pc, #72]	@ (8002170 <prvMQTTProcessIncomingPublish+0x194>)
 8002126:	6818      	ldr	r0, [r3, #0]
 8002128:	f107 010f 	add.w	r1, r7, #15
 800212c:	2300      	movs	r3, #0
 800212e:	2200      	movs	r2, #0
 8002130:	f00e fdc4 	bl	8010cbc <osMessageQueuePut>
            (void)osThreadFlagsSet(Accel_TaskHandle, NOTE_CMD_RX); /* despertar ACCEL */
 8002134:	4b0f      	ldr	r3, [pc, #60]	@ (8002174 <prvMQTTProcessIncomingPublish+0x198>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2104      	movs	r1, #4
 800213a:	4618      	mov	r0, r3
 800213c:	f00e fb14 	bl	8010768 <osThreadFlagsSet>
            LOG(("[CTRL] CMD encolado: %d\r\n", (int)cmd));
 8002140:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002144:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	4619      	mov	r1, r3
 800214c:	480a      	ldr	r0, [pc, #40]	@ (8002178 <prvMQTTProcessIncomingPublish+0x19c>)
 800214e:	f012 f9d5 	bl	80144fc <iprintf>
        }
#endif
    }
}
 8002152:	bf00      	nop
 8002154:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	08016ac0 	.word	0x08016ac0
 8002160:	08016adc 	.word	0x08016adc
 8002164:	08016ae8 	.word	0x08016ae8
 8002168:	08016af8 	.word	0x08016af8
 800216c:	08016b08 	.word	0x08016b08
 8002170:	200008b0 	.word	0x200008b0
 8002174:	200008a4 	.word	0x200008a4
 8002178:	08016b14 	.word	0x08016b14

0800217c <prvGetTimeMs>:


uint32_t prvGetTimeMs( void )
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
#define MILLISECONDS_PER_TICK                             ( 1000 / configTICK_RATE_HZ )
    TickType_t xTickCount = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	607b      	str	r3, [r7, #4]
    uint32_t ulTimeMs = 0UL;
 8002186:	2300      	movs	r3, #0
 8002188:	603b      	str	r3, [r7, #0]

    /* Get the current tick count. */
    xTickCount = xTaskGetTickCount();
 800218a:	f010 f9e5 	bl	8012558 <xTaskGetTickCount>
 800218e:	6078      	str	r0, [r7, #4]

    /* Convert the ticks to milliseconds. */
    ulTimeMs = ( uint32_t ) xTickCount * MILLISECONDS_PER_TICK;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	603b      	str	r3, [r7, #0]

    /* Reduce ulGlobalEntryTimeMs from obtained time so as to always return the
     * elapsed time in the application. */
    ulTimeMs = ( uint32_t ) ( ulTimeMs - ulGlobalEntryTimeMs );
 8002194:	4b04      	ldr	r3, [pc, #16]	@ (80021a8 <prvGetTimeMs+0x2c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	603b      	str	r3, [r7, #0]

    return ulTimeMs;
 800219e:	683b      	ldr	r3, [r7, #0]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20000db4 	.word	0x20000db4

080021ac <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext,
                              MQTTPacketInfo_t * pxPacketInfo,
                              MQTTDeserializedInfo_t * pxDeserializedInfo )
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
    /* The MQTT context is not used for this demo. */
    ( void ) pxMQTTContext;

    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021c0:	2b30      	cmp	r3, #48	@ 0x30
 80021c2:	d104      	bne.n	80021ce <prvEventCallback+0x22>
    {
    	// procesar un paquete PUBLISH recibido,
    	//por ejemplo llamando a la función prvMQTTProcessIncomingPublish, que hay que desarrollar
      prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ff07 	bl	8001fdc <prvMQTTProcessIncomingPublish>
    {
       // también se podría hacer algo con otros paquetes si fuera necesario
    	 //prvMQTTProcessResponse( pxPacketInfo, pxDeserializedInfo->packetIdentifier );
    }

}
 80021ce:	bf00      	nop
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021de:	4b11      	ldr	r3, [pc, #68]	@ (8002224 <HAL_MspInit+0x4c>)
 80021e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021e2:	4a10      	ldr	r2, [pc, #64]	@ (8002224 <HAL_MspInit+0x4c>)
 80021e4:	f043 0301 	orr.w	r3, r3, #1
 80021e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80021ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002224 <HAL_MspInit+0x4c>)
 80021ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	607b      	str	r3, [r7, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002224 <HAL_MspInit+0x4c>)
 80021f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002224 <HAL_MspInit+0x4c>)
 80021fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002200:	6593      	str	r3, [r2, #88]	@ 0x58
 8002202:	4b08      	ldr	r3, [pc, #32]	@ (8002224 <HAL_MspInit+0x4c>)
 8002204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800220a:	603b      	str	r3, [r7, #0]
 800220c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800220e:	2200      	movs	r2, #0
 8002210:	210f      	movs	r1, #15
 8002212:	f06f 0001 	mvn.w	r0, #1
 8002216:	f002 ff87 	bl	8005128 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800221a:	bf00      	nop
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40021000 	.word	0x40021000

08002228 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b0ac      	sub	sp, #176	@ 0xb0
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002230:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002240:	f107 0314 	add.w	r3, r7, #20
 8002244:	2288      	movs	r2, #136	@ 0x88
 8002246:	2100      	movs	r1, #0
 8002248:	4618      	mov	r0, r3
 800224a:	f012 fb4f 	bl	80148ec <memset>
  if(DFSDM1_Init == 0)
 800224e:	4b25      	ldr	r3, [pc, #148]	@ (80022e4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d142      	bne.n	80022dc <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8002256:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800225a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800225c:	2300      	movs	r3, #0
 800225e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002262:	f107 0314 	add.w	r3, r7, #20
 8002266:	4618      	mov	r0, r3
 8002268:	f005 fb00 	bl	800786c <HAL_RCCEx_PeriphCLKConfig>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8002272:	f7ff fd4d 	bl	8001d10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8002276:	4b1c      	ldr	r3, [pc, #112]	@ (80022e8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002278:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800227a:	4a1b      	ldr	r2, [pc, #108]	@ (80022e8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800227c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002280:	6613      	str	r3, [r2, #96]	@ 0x60
 8002282:	4b19      	ldr	r3, [pc, #100]	@ (80022e8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002286:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800228a:	613b      	str	r3, [r7, #16]
 800228c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800228e:	4b16      	ldr	r3, [pc, #88]	@ (80022e8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002292:	4a15      	ldr	r2, [pc, #84]	@ (80022e8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002294:	f043 0310 	orr.w	r3, r3, #16
 8002298:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800229a:	4b13      	ldr	r3, [pc, #76]	@ (80022e8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800229c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800229e:	f003 0310 	and.w	r3, r3, #16
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80022a6:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80022aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ae:	2302      	movs	r3, #2
 80022b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ba:	2300      	movs	r3, #0
 80022bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80022c0:	2306      	movs	r3, #6
 80022c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022c6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80022ca:	4619      	mov	r1, r3
 80022cc:	4807      	ldr	r0, [pc, #28]	@ (80022ec <HAL_DFSDM_ChannelMspInit+0xc4>)
 80022ce:	f003 f8f1 	bl	80054b4 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 80022d2:	4b04      	ldr	r3, [pc, #16]	@ (80022e4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	3301      	adds	r3, #1
 80022d8:	4a02      	ldr	r2, [pc, #8]	@ (80022e4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80022da:	6013      	str	r3, [r2, #0]
  }

}
 80022dc:	bf00      	nop
 80022de:	37b0      	adds	r7, #176	@ 0xb0
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000db8 	.word	0x20000db8
 80022e8:	40021000 	.word	0x40021000
 80022ec:	48001000 	.word	0x48001000

080022f0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b0ac      	sub	sp, #176	@ 0xb0
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002308:	f107 0314 	add.w	r3, r7, #20
 800230c:	2288      	movs	r2, #136	@ 0x88
 800230e:	2100      	movs	r1, #0
 8002310:	4618      	mov	r0, r3
 8002312:	f012 faeb 	bl	80148ec <memset>
  if(hi2c->Instance==I2C2)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a21      	ldr	r2, [pc, #132]	@ (80023a0 <HAL_I2C_MspInit+0xb0>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d13b      	bne.n	8002398 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002320:	2380      	movs	r3, #128	@ 0x80
 8002322:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002324:	2300      	movs	r3, #0
 8002326:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002328:	f107 0314 	add.w	r3, r7, #20
 800232c:	4618      	mov	r0, r3
 800232e:	f005 fa9d 	bl	800786c <HAL_RCCEx_PeriphCLKConfig>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002338:	f7ff fcea 	bl	8001d10 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800233c:	4b19      	ldr	r3, [pc, #100]	@ (80023a4 <HAL_I2C_MspInit+0xb4>)
 800233e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002340:	4a18      	ldr	r2, [pc, #96]	@ (80023a4 <HAL_I2C_MspInit+0xb4>)
 8002342:	f043 0302 	orr.w	r3, r3, #2
 8002346:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002348:	4b16      	ldr	r3, [pc, #88]	@ (80023a4 <HAL_I2C_MspInit+0xb4>)
 800234a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800234c:	f003 0302 	and.w	r3, r3, #2
 8002350:	613b      	str	r3, [r7, #16]
 8002352:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8002354:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002358:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800235c:	2312      	movs	r3, #18
 800235e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002362:	2301      	movs	r3, #1
 8002364:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002368:	2303      	movs	r3, #3
 800236a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800236e:	2304      	movs	r3, #4
 8002370:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002374:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002378:	4619      	mov	r1, r3
 800237a:	480b      	ldr	r0, [pc, #44]	@ (80023a8 <HAL_I2C_MspInit+0xb8>)
 800237c:	f003 f89a 	bl	80054b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002380:	4b08      	ldr	r3, [pc, #32]	@ (80023a4 <HAL_I2C_MspInit+0xb4>)
 8002382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002384:	4a07      	ldr	r2, [pc, #28]	@ (80023a4 <HAL_I2C_MspInit+0xb4>)
 8002386:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800238a:	6593      	str	r3, [r2, #88]	@ 0x58
 800238c:	4b05      	ldr	r3, [pc, #20]	@ (80023a4 <HAL_I2C_MspInit+0xb4>)
 800238e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002390:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002398:	bf00      	nop
 800239a:	37b0      	adds	r7, #176	@ 0xb0
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40005800 	.word	0x40005800
 80023a4:	40021000 	.word	0x40021000
 80023a8:	48000400 	.word	0x48000400

080023ac <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a0b      	ldr	r2, [pc, #44]	@ (80023e8 <HAL_I2C_MspDeInit+0x3c>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d10f      	bne.n	80023de <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80023be:	4b0b      	ldr	r3, [pc, #44]	@ (80023ec <HAL_I2C_MspDeInit+0x40>)
 80023c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c2:	4a0a      	ldr	r2, [pc, #40]	@ (80023ec <HAL_I2C_MspDeInit+0x40>)
 80023c4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80023c8:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 80023ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80023ce:	4808      	ldr	r0, [pc, #32]	@ (80023f0 <HAL_I2C_MspDeInit+0x44>)
 80023d0:	f003 fa1a 	bl	8005808 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 80023d4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80023d8:	4805      	ldr	r0, [pc, #20]	@ (80023f0 <HAL_I2C_MspDeInit+0x44>)
 80023da:	f003 fa15 	bl	8005808 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80023de:	bf00      	nop
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40005800 	.word	0x40005800
 80023ec:	40021000 	.word	0x40021000
 80023f0:	48000400 	.word	0x48000400

080023f4 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08a      	sub	sp, #40	@ 0x28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fc:	f107 0314 	add.w	r3, r7, #20
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a17      	ldr	r2, [pc, #92]	@ (8002470 <HAL_QSPI_MspInit+0x7c>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d128      	bne.n	8002468 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002416:	4b17      	ldr	r3, [pc, #92]	@ (8002474 <HAL_QSPI_MspInit+0x80>)
 8002418:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800241a:	4a16      	ldr	r2, [pc, #88]	@ (8002474 <HAL_QSPI_MspInit+0x80>)
 800241c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002420:	6513      	str	r3, [r2, #80]	@ 0x50
 8002422:	4b14      	ldr	r3, [pc, #80]	@ (8002474 <HAL_QSPI_MspInit+0x80>)
 8002424:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002426:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800242e:	4b11      	ldr	r3, [pc, #68]	@ (8002474 <HAL_QSPI_MspInit+0x80>)
 8002430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002432:	4a10      	ldr	r2, [pc, #64]	@ (8002474 <HAL_QSPI_MspInit+0x80>)
 8002434:	f043 0310 	orr.w	r3, r3, #16
 8002438:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800243a:	4b0e      	ldr	r3, [pc, #56]	@ (8002474 <HAL_QSPI_MspInit+0x80>)
 800243c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800243e:	f003 0310 	and.w	r3, r3, #16
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8002446:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800244a:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244c:	2302      	movs	r3, #2
 800244e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002450:	2300      	movs	r3, #0
 8002452:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002454:	2303      	movs	r3, #3
 8002456:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002458:	230a      	movs	r3, #10
 800245a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800245c:	f107 0314 	add.w	r3, r7, #20
 8002460:	4619      	mov	r1, r3
 8002462:	4805      	ldr	r0, [pc, #20]	@ (8002478 <HAL_QSPI_MspInit+0x84>)
 8002464:	f003 f826 	bl	80054b4 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8002468:	bf00      	nop
 800246a:	3728      	adds	r7, #40	@ 0x28
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	a0001000 	.word	0xa0001000
 8002474:	40021000 	.word	0x40021000
 8002478:	48001000 	.word	0x48001000

0800247c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b0a4      	sub	sp, #144	@ 0x90
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002484:	f107 0308 	add.w	r3, r7, #8
 8002488:	2288      	movs	r2, #136	@ 0x88
 800248a:	2100      	movs	r1, #0
 800248c:	4618      	mov	r0, r3
 800248e:	f012 fa2d 	bl	80148ec <memset>
  if(hrtc->Instance==RTC)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a14      	ldr	r2, [pc, #80]	@ (80024e8 <HAL_RTC_MspInit+0x6c>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d120      	bne.n	80024de <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800249c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024a0:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80024a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024aa:	f107 0308 	add.w	r3, r7, #8
 80024ae:	4618      	mov	r0, r3
 80024b0:	f005 f9dc 	bl	800786c <HAL_RCCEx_PeriphCLKConfig>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80024ba:	f7ff fc29 	bl	8001d10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80024be:	4b0b      	ldr	r3, [pc, #44]	@ (80024ec <HAL_RTC_MspInit+0x70>)
 80024c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c4:	4a09      	ldr	r2, [pc, #36]	@ (80024ec <HAL_RTC_MspInit+0x70>)
 80024c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 80024ce:	2200      	movs	r2, #0
 80024d0:	2105      	movs	r1, #5
 80024d2:	2029      	movs	r0, #41	@ 0x29
 80024d4:	f002 fe28 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80024d8:	2029      	movs	r0, #41	@ 0x29
 80024da:	f002 fe41 	bl	8005160 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80024de:	bf00      	nop
 80024e0:	3790      	adds	r7, #144	@ 0x90
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	40002800 	.word	0x40002800
 80024ec:	40021000 	.word	0x40021000

080024f0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b08a      	sub	sp, #40	@ 0x28
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f8:	f107 0314 	add.w	r3, r7, #20
 80024fc:	2200      	movs	r2, #0
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	605a      	str	r2, [r3, #4]
 8002502:	609a      	str	r2, [r3, #8]
 8002504:	60da      	str	r2, [r3, #12]
 8002506:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a1b      	ldr	r2, [pc, #108]	@ (800257c <HAL_SPI_MspInit+0x8c>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d130      	bne.n	8002574 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002512:	4b1b      	ldr	r3, [pc, #108]	@ (8002580 <HAL_SPI_MspInit+0x90>)
 8002514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002516:	4a1a      	ldr	r2, [pc, #104]	@ (8002580 <HAL_SPI_MspInit+0x90>)
 8002518:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800251c:	6593      	str	r3, [r2, #88]	@ 0x58
 800251e:	4b18      	ldr	r3, [pc, #96]	@ (8002580 <HAL_SPI_MspInit+0x90>)
 8002520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002522:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002526:	613b      	str	r3, [r7, #16]
 8002528:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800252a:	4b15      	ldr	r3, [pc, #84]	@ (8002580 <HAL_SPI_MspInit+0x90>)
 800252c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800252e:	4a14      	ldr	r2, [pc, #80]	@ (8002580 <HAL_SPI_MspInit+0x90>)
 8002530:	f043 0304 	orr.w	r3, r3, #4
 8002534:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002536:	4b12      	ldr	r3, [pc, #72]	@ (8002580 <HAL_SPI_MspInit+0x90>)
 8002538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800253a:	f003 0304 	and.w	r3, r3, #4
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8002542:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002546:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002548:	2302      	movs	r3, #2
 800254a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002550:	2303      	movs	r3, #3
 8002552:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002554:	2306      	movs	r3, #6
 8002556:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002558:	f107 0314 	add.w	r3, r7, #20
 800255c:	4619      	mov	r1, r3
 800255e:	4809      	ldr	r0, [pc, #36]	@ (8002584 <HAL_SPI_MspInit+0x94>)
 8002560:	f002 ffa8 	bl	80054b4 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002564:	2200      	movs	r2, #0
 8002566:	2105      	movs	r1, #5
 8002568:	2033      	movs	r0, #51	@ 0x33
 800256a:	f002 fddd 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800256e:	2033      	movs	r0, #51	@ 0x33
 8002570:	f002 fdf6 	bl	8005160 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002574:	bf00      	nop
 8002576:	3728      	adds	r7, #40	@ 0x28
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	40003c00 	.word	0x40003c00
 8002580:	40021000 	.word	0x40021000
 8002584:	48000800 	.word	0x48000800

08002588 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a0a      	ldr	r2, [pc, #40]	@ (80025c0 <HAL_SPI_MspDeInit+0x38>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d10d      	bne.n	80025b6 <HAL_SPI_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN SPI3_MspDeInit 0 */

    /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 800259a:	4b0a      	ldr	r3, [pc, #40]	@ (80025c4 <HAL_SPI_MspDeInit+0x3c>)
 800259c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800259e:	4a09      	ldr	r2, [pc, #36]	@ (80025c4 <HAL_SPI_MspDeInit+0x3c>)
 80025a0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80025a4:	6593      	str	r3, [r2, #88]	@ 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 80025a6:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 80025aa:	4807      	ldr	r0, [pc, #28]	@ (80025c8 <HAL_SPI_MspDeInit+0x40>)
 80025ac:	f003 f92c 	bl	8005808 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 80025b0:	2033      	movs	r0, #51	@ 0x33
 80025b2:	f002 fde3 	bl	800517c <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SPI3_MspDeInit 1 */

    /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40003c00 	.word	0x40003c00
 80025c4:	40021000 	.word	0x40021000
 80025c8:	48000800 	.word	0x48000800

080025cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b0ae      	sub	sp, #184	@ 0xb8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	605a      	str	r2, [r3, #4]
 80025de:	609a      	str	r2, [r3, #8]
 80025e0:	60da      	str	r2, [r3, #12]
 80025e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025e4:	f107 031c 	add.w	r3, r7, #28
 80025e8:	2288      	movs	r2, #136	@ 0x88
 80025ea:	2100      	movs	r1, #0
 80025ec:	4618      	mov	r0, r3
 80025ee:	f012 f97d 	bl	80148ec <memset>
  if(huart->Instance==USART1)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a46      	ldr	r2, [pc, #280]	@ (8002710 <HAL_UART_MspInit+0x144>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d13b      	bne.n	8002674 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80025fc:	2301      	movs	r3, #1
 80025fe:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002600:	2300      	movs	r3, #0
 8002602:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002604:	f107 031c 	add.w	r3, r7, #28
 8002608:	4618      	mov	r0, r3
 800260a:	f005 f92f 	bl	800786c <HAL_RCCEx_PeriphCLKConfig>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002614:	f7ff fb7c 	bl	8001d10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002618:	4b3e      	ldr	r3, [pc, #248]	@ (8002714 <HAL_UART_MspInit+0x148>)
 800261a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800261c:	4a3d      	ldr	r2, [pc, #244]	@ (8002714 <HAL_UART_MspInit+0x148>)
 800261e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002622:	6613      	str	r3, [r2, #96]	@ 0x60
 8002624:	4b3b      	ldr	r3, [pc, #236]	@ (8002714 <HAL_UART_MspInit+0x148>)
 8002626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002628:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800262c:	61bb      	str	r3, [r7, #24]
 800262e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002630:	4b38      	ldr	r3, [pc, #224]	@ (8002714 <HAL_UART_MspInit+0x148>)
 8002632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002634:	4a37      	ldr	r2, [pc, #220]	@ (8002714 <HAL_UART_MspInit+0x148>)
 8002636:	f043 0302 	orr.w	r3, r3, #2
 800263a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800263c:	4b35      	ldr	r3, [pc, #212]	@ (8002714 <HAL_UART_MspInit+0x148>)
 800263e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002640:	f003 0302 	and.w	r3, r3, #2
 8002644:	617b      	str	r3, [r7, #20]
 8002646:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8002648:	23c0      	movs	r3, #192	@ 0xc0
 800264a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264e:	2302      	movs	r3, #2
 8002650:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002654:	2300      	movs	r3, #0
 8002656:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800265a:	2303      	movs	r3, #3
 800265c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002660:	2307      	movs	r3, #7
 8002662:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002666:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800266a:	4619      	mov	r1, r3
 800266c:	482a      	ldr	r0, [pc, #168]	@ (8002718 <HAL_UART_MspInit+0x14c>)
 800266e:	f002 ff21 	bl	80054b4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002672:	e048      	b.n	8002706 <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART3)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a28      	ldr	r2, [pc, #160]	@ (800271c <HAL_UART_MspInit+0x150>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d143      	bne.n	8002706 <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800267e:	2304      	movs	r3, #4
 8002680:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002682:	2300      	movs	r3, #0
 8002684:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002686:	f107 031c 	add.w	r3, r7, #28
 800268a:	4618      	mov	r0, r3
 800268c:	f005 f8ee 	bl	800786c <HAL_RCCEx_PeriphCLKConfig>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <HAL_UART_MspInit+0xce>
      Error_Handler();
 8002696:	f7ff fb3b 	bl	8001d10 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800269a:	4b1e      	ldr	r3, [pc, #120]	@ (8002714 <HAL_UART_MspInit+0x148>)
 800269c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800269e:	4a1d      	ldr	r2, [pc, #116]	@ (8002714 <HAL_UART_MspInit+0x148>)
 80026a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80026a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002714 <HAL_UART_MspInit+0x148>)
 80026a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026ae:	613b      	str	r3, [r7, #16]
 80026b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026b2:	4b18      	ldr	r3, [pc, #96]	@ (8002714 <HAL_UART_MspInit+0x148>)
 80026b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b6:	4a17      	ldr	r2, [pc, #92]	@ (8002714 <HAL_UART_MspInit+0x148>)
 80026b8:	f043 0308 	orr.w	r3, r3, #8
 80026bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026be:	4b15      	ldr	r3, [pc, #84]	@ (8002714 <HAL_UART_MspInit+0x148>)
 80026c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c2:	f003 0308 	and.w	r3, r3, #8
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80026ca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d2:	2302      	movs	r3, #2
 80026d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d8:	2300      	movs	r3, #0
 80026da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026de:	2303      	movs	r3, #3
 80026e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026e4:	2307      	movs	r3, #7
 80026e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026ea:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80026ee:	4619      	mov	r1, r3
 80026f0:	480b      	ldr	r0, [pc, #44]	@ (8002720 <HAL_UART_MspInit+0x154>)
 80026f2:	f002 fedf 	bl	80054b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2105      	movs	r1, #5
 80026fa:	2027      	movs	r0, #39	@ 0x27
 80026fc:	f002 fd14 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002700:	2027      	movs	r0, #39	@ 0x27
 8002702:	f002 fd2d 	bl	8005160 <HAL_NVIC_EnableIRQ>
}
 8002706:	bf00      	nop
 8002708:	37b8      	adds	r7, #184	@ 0xb8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40013800 	.word	0x40013800
 8002714:	40021000 	.word	0x40021000
 8002718:	48000400 	.word	0x48000400
 800271c:	40004800 	.word	0x40004800
 8002720:	48000c00 	.word	0x48000c00

08002724 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b0ac      	sub	sp, #176	@ 0xb0
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	605a      	str	r2, [r3, #4]
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	60da      	str	r2, [r3, #12]
 800273a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800273c:	f107 0314 	add.w	r3, r7, #20
 8002740:	2288      	movs	r2, #136	@ 0x88
 8002742:	2100      	movs	r1, #0
 8002744:	4618      	mov	r0, r3
 8002746:	f012 f8d1 	bl	80148ec <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002752:	d17c      	bne.n	800284e <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002754:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002758:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800275a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800275e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002762:	2301      	movs	r3, #1
 8002764:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002766:	2301      	movs	r3, #1
 8002768:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800276a:	2318      	movs	r3, #24
 800276c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800276e:	2307      	movs	r3, #7
 8002770:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002772:	2302      	movs	r3, #2
 8002774:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002776:	2302      	movs	r3, #2
 8002778:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800277a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800277e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002780:	f107 0314 	add.w	r3, r7, #20
 8002784:	4618      	mov	r0, r3
 8002786:	f005 f871 	bl	800786c <HAL_RCCEx_PeriphCLKConfig>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8002790:	f7ff fabe 	bl	8001d10 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002794:	4b30      	ldr	r3, [pc, #192]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 8002796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002798:	4a2f      	ldr	r2, [pc, #188]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 800279a:	f043 0301 	orr.w	r3, r3, #1
 800279e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 80027a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027a4:	f003 0301 	and.w	r3, r3, #1
 80027a8:	613b      	str	r3, [r7, #16]
 80027aa:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80027ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027b4:	2300      	movs	r3, #0
 80027b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80027c0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80027c4:	4619      	mov	r1, r3
 80027c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027ca:	f002 fe73 	bl	80054b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80027ce:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80027d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d6:	2302      	movs	r3, #2
 80027d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027dc:	2300      	movs	r3, #0
 80027de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e2:	2303      	movs	r3, #3
 80027e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80027e8:	230a      	movs	r3, #10
 80027ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ee:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80027f2:	4619      	mov	r1, r3
 80027f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027f8:	f002 fe5c 	bl	80054b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80027fc:	4b16      	ldr	r3, [pc, #88]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 80027fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002800:	4a15      	ldr	r2, [pc, #84]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 8002802:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002806:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002808:	4b13      	ldr	r3, [pc, #76]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 800280a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800280c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002810:	60fb      	str	r3, [r7, #12]
 8002812:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002814:	4b10      	ldr	r3, [pc, #64]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 8002816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002818:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d114      	bne.n	800284a <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002820:	4b0d      	ldr	r3, [pc, #52]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 8002822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002824:	4a0c      	ldr	r2, [pc, #48]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 8002826:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800282a:	6593      	str	r3, [r2, #88]	@ 0x58
 800282c:	4b0a      	ldr	r3, [pc, #40]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 800282e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002830:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8002838:	f004 f91a 	bl	8006a70 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800283c:	4b06      	ldr	r3, [pc, #24]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 800283e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002840:	4a05      	ldr	r2, [pc, #20]	@ (8002858 <HAL_PCD_MspInit+0x134>)
 8002842:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002846:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002848:	e001      	b.n	800284e <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 800284a:	f004 f911 	bl	8006a70 <HAL_PWREx_EnableVddUSB>
}
 800284e:	bf00      	nop
 8002850:	37b0      	adds	r7, #176	@ 0xb0
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40021000 	.word	0x40021000

0800285c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b08e      	sub	sp, #56	@ 0x38
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002864:	2300      	movs	r3, #0
 8002866:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800286a:	4b34      	ldr	r3, [pc, #208]	@ (800293c <HAL_InitTick+0xe0>)
 800286c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800286e:	4a33      	ldr	r2, [pc, #204]	@ (800293c <HAL_InitTick+0xe0>)
 8002870:	f043 0310 	orr.w	r3, r3, #16
 8002874:	6593      	str	r3, [r2, #88]	@ 0x58
 8002876:	4b31      	ldr	r3, [pc, #196]	@ (800293c <HAL_InitTick+0xe0>)
 8002878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800287a:	f003 0310 	and.w	r3, r3, #16
 800287e:	60fb      	str	r3, [r7, #12]
 8002880:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002882:	f107 0210 	add.w	r2, r7, #16
 8002886:	f107 0314 	add.w	r3, r7, #20
 800288a:	4611      	mov	r1, r2
 800288c:	4618      	mov	r0, r3
 800288e:	f004 ff5b 	bl	8007748 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002892:	6a3b      	ldr	r3, [r7, #32]
 8002894:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002898:	2b00      	cmp	r3, #0
 800289a:	d103      	bne.n	80028a4 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800289c:	f004 ff28 	bl	80076f0 <HAL_RCC_GetPCLK1Freq>
 80028a0:	6378      	str	r0, [r7, #52]	@ 0x34
 80028a2:	e004      	b.n	80028ae <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80028a4:	f004 ff24 	bl	80076f0 <HAL_RCC_GetPCLK1Freq>
 80028a8:	4603      	mov	r3, r0
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80028ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028b0:	4a23      	ldr	r2, [pc, #140]	@ (8002940 <HAL_InitTick+0xe4>)
 80028b2:	fba2 2303 	umull	r2, r3, r2, r3
 80028b6:	0c9b      	lsrs	r3, r3, #18
 80028b8:	3b01      	subs	r3, #1
 80028ba:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80028bc:	4b21      	ldr	r3, [pc, #132]	@ (8002944 <HAL_InitTick+0xe8>)
 80028be:	4a22      	ldr	r2, [pc, #136]	@ (8002948 <HAL_InitTick+0xec>)
 80028c0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80028c2:	4b20      	ldr	r3, [pc, #128]	@ (8002944 <HAL_InitTick+0xe8>)
 80028c4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80028c8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80028ca:	4a1e      	ldr	r2, [pc, #120]	@ (8002944 <HAL_InitTick+0xe8>)
 80028cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028ce:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80028d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002944 <HAL_InitTick+0xe8>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002944 <HAL_InitTick+0xe8>)
 80028d8:	2200      	movs	r2, #0
 80028da:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028dc:	4b19      	ldr	r3, [pc, #100]	@ (8002944 <HAL_InitTick+0xe8>)
 80028de:	2200      	movs	r2, #0
 80028e0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80028e2:	4818      	ldr	r0, [pc, #96]	@ (8002944 <HAL_InitTick+0xe8>)
 80028e4:	f007 fd07 	bl	800a2f6 <HAL_TIM_Base_Init>
 80028e8:	4603      	mov	r3, r0
 80028ea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80028ee:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d11b      	bne.n	800292e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80028f6:	4813      	ldr	r0, [pc, #76]	@ (8002944 <HAL_InitTick+0xe8>)
 80028f8:	f007 fd5e 	bl	800a3b8 <HAL_TIM_Base_Start_IT>
 80028fc:	4603      	mov	r3, r0
 80028fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002902:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002906:	2b00      	cmp	r3, #0
 8002908:	d111      	bne.n	800292e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800290a:	2036      	movs	r0, #54	@ 0x36
 800290c:	f002 fc28 	bl	8005160 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b0f      	cmp	r3, #15
 8002914:	d808      	bhi.n	8002928 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002916:	2200      	movs	r2, #0
 8002918:	6879      	ldr	r1, [r7, #4]
 800291a:	2036      	movs	r0, #54	@ 0x36
 800291c:	f002 fc04 	bl	8005128 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002920:	4a0a      	ldr	r2, [pc, #40]	@ (800294c <HAL_InitTick+0xf0>)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6013      	str	r3, [r2, #0]
 8002926:	e002      	b.n	800292e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800292e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002932:	4618      	mov	r0, r3
 8002934:	3738      	adds	r7, #56	@ 0x38
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	40021000 	.word	0x40021000
 8002940:	431bde83 	.word	0x431bde83
 8002944:	20000dbc 	.word	0x20000dbc
 8002948:	40001000 	.word	0x40001000
 800294c:	200000c8 	.word	0x200000c8

08002950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002954:	bf00      	nop
 8002956:	e7fd      	b.n	8002954 <NMI_Handler+0x4>

08002958 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800295c:	bf00      	nop
 800295e:	e7fd      	b.n	800295c <HardFault_Handler+0x4>

08002960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <MemManage_Handler+0x4>

08002968 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800296c:	bf00      	nop
 800296e:	e7fd      	b.n	800296c <BusFault_Handler+0x4>

08002970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002974:	bf00      	nop
 8002976:	e7fd      	b.n	8002974 <UsageFault_Handler+0x4>

08002978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800297c:	bf00      	nop
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr

08002986 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 800298a:	2002      	movs	r0, #2
 800298c:	f003 f860 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002990:	bf00      	nop
 8002992:	bd80      	pop	{r7, pc}

08002994 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002998:	2020      	movs	r0, #32
 800299a:	f003 f859 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 800299e:	2040      	movs	r0, #64	@ 0x40
 80029a0:	f003 f856 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80029a4:	2080      	movs	r0, #128	@ 0x80
 80029a6:	f003 f853 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80029aa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80029ae:	f003 f84f 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80029b2:	bf00      	nop
 80029b4:	bd80      	pop	{r7, pc}
	...

080029b8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80029bc:	4802      	ldr	r0, [pc, #8]	@ (80029c8 <USART3_IRQHandler+0x10>)
 80029be:	f008 f887 	bl	800aad0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	2000032c 	.word	0x2000032c

080029cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 80029d0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80029d4:	f003 f83c 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80029d8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80029dc:	f003 f838 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BOTON_Pin);
 80029e0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80029e4:	f003 f834 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80029e8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80029ec:	f003 f830 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80029f0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80029f4:	f003 f82c 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80029f8:	bf00      	nop
 80029fa:	bd80      	pop	{r7, pc}

080029fc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002a00:	4802      	ldr	r0, [pc, #8]	@ (8002a0c <RTC_Alarm_IRQHandler+0x10>)
 8002a02:	f006 f825 	bl	8008a50 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	2000021c 	.word	0x2000021c

08002a10 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002a14:	4802      	ldr	r0, [pc, #8]	@ (8002a20 <TIM6_DAC_IRQHandler+0x10>)
 8002a16:	f007 fd3f 	bl	800a498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002a1a:	bf00      	nop
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	20000dbc 	.word	0x20000dbc

08002a24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  return 1;
 8002a28:	2301      	movs	r3, #1
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <_kill>:

int _kill(int pid, int sig)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a3e:	f012 f899 	bl	8014b74 <__errno>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2216      	movs	r2, #22
 8002a46:	601a      	str	r2, [r3, #0]
  return -1;
 8002a48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <_exit>:

void _exit (int status)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f7ff ffe7 	bl	8002a34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a66:	bf00      	nop
 8002a68:	e7fd      	b.n	8002a66 <_exit+0x12>

08002a6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b086      	sub	sp, #24
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	60f8      	str	r0, [r7, #12]
 8002a72:	60b9      	str	r1, [r7, #8]
 8002a74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a76:	2300      	movs	r3, #0
 8002a78:	617b      	str	r3, [r7, #20]
 8002a7a:	e00a      	b.n	8002a92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a7c:	f3af 8000 	nop.w
 8002a80:	4601      	mov	r1, r0
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	1c5a      	adds	r2, r3, #1
 8002a86:	60ba      	str	r2, [r7, #8]
 8002a88:	b2ca      	uxtb	r2, r1
 8002a8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	dbf0      	blt.n	8002a7c <_read+0x12>
  }

  return len;
 8002a9a:	687b      	ldr	r3, [r7, #4]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3718      	adds	r7, #24
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002aac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002acc:	605a      	str	r2, [r3, #4]
  return 0;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <_isatty>:

int _isatty(int file)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ae4:	2301      	movs	r3, #1
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b085      	sub	sp, #20
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	60f8      	str	r0, [r7, #12]
 8002afa:	60b9      	str	r1, [r7, #8]
 8002afc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b14:	4a14      	ldr	r2, [pc, #80]	@ (8002b68 <_sbrk+0x5c>)
 8002b16:	4b15      	ldr	r3, [pc, #84]	@ (8002b6c <_sbrk+0x60>)
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b20:	4b13      	ldr	r3, [pc, #76]	@ (8002b70 <_sbrk+0x64>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d102      	bne.n	8002b2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b28:	4b11      	ldr	r3, [pc, #68]	@ (8002b70 <_sbrk+0x64>)
 8002b2a:	4a12      	ldr	r2, [pc, #72]	@ (8002b74 <_sbrk+0x68>)
 8002b2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b2e:	4b10      	ldr	r3, [pc, #64]	@ (8002b70 <_sbrk+0x64>)
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4413      	add	r3, r2
 8002b36:	693a      	ldr	r2, [r7, #16]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d207      	bcs.n	8002b4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b3c:	f012 f81a 	bl	8014b74 <__errno>
 8002b40:	4603      	mov	r3, r0
 8002b42:	220c      	movs	r2, #12
 8002b44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b46:	f04f 33ff 	mov.w	r3, #4294967295
 8002b4a:	e009      	b.n	8002b60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b4c:	4b08      	ldr	r3, [pc, #32]	@ (8002b70 <_sbrk+0x64>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b52:	4b07      	ldr	r3, [pc, #28]	@ (8002b70 <_sbrk+0x64>)
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4413      	add	r3, r2
 8002b5a:	4a05      	ldr	r2, [pc, #20]	@ (8002b70 <_sbrk+0x64>)
 8002b5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3718      	adds	r7, #24
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	20018000 	.word	0x20018000
 8002b6c:	00000400 	.word	0x00000400
 8002b70:	20000e08 	.word	0x20000e08
 8002b74:	20009248 	.word	0x20009248

08002b78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002b7c:	4b06      	ldr	r3, [pc, #24]	@ (8002b98 <SystemInit+0x20>)
 8002b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b82:	4a05      	ldr	r2, [pc, #20]	@ (8002b98 <SystemInit+0x20>)
 8002b84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002b8c:	bf00      	nop
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	e000ed00 	.word	0xe000ed00

08002b9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002b9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bd4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ba0:	f7ff ffea 	bl	8002b78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ba4:	480c      	ldr	r0, [pc, #48]	@ (8002bd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ba6:	490d      	ldr	r1, [pc, #52]	@ (8002bdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8002be0 <LoopForever+0xe>)
  movs r3, #0
 8002baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bac:	e002      	b.n	8002bb4 <LoopCopyDataInit>

08002bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bb2:	3304      	adds	r3, #4

08002bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bb8:	d3f9      	bcc.n	8002bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bba:	4a0a      	ldr	r2, [pc, #40]	@ (8002be4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002bbc:	4c0a      	ldr	r4, [pc, #40]	@ (8002be8 <LoopForever+0x16>)
  movs r3, #0
 8002bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bc0:	e001      	b.n	8002bc6 <LoopFillZerobss>

08002bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bc4:	3204      	adds	r2, #4

08002bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bc8:	d3fb      	bcc.n	8002bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bca:	f011 ffd9 	bl	8014b80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002bce:	f7fd fe1f 	bl	8000810 <main>

08002bd2 <LoopForever>:

LoopForever:
    b LoopForever
 8002bd2:	e7fe      	b.n	8002bd2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002bd4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002bd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bdc:	20000130 	.word	0x20000130
  ldr r2, =_sidata
 8002be0:	0801820c 	.word	0x0801820c
  ldr r2, =_sbss
 8002be4:	20000130 	.word	0x20000130
  ldr r4, =_ebss
 8002be8:	20009248 	.word	0x20009248

08002bec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002bec:	e7fe      	b.n	8002bec <ADC1_2_IRQHandler>

08002bee <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	b083      	sub	sp, #12
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8002bf8:	79fb      	ldrb	r3, [r7, #7]
 8002bfa:	2b2f      	cmp	r3, #47	@ 0x2f
 8002bfc:	d906      	bls.n	8002c0c <Hex2Num+0x1e>
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	2b39      	cmp	r3, #57	@ 0x39
 8002c02:	d803      	bhi.n	8002c0c <Hex2Num+0x1e>
        return a - '0';
 8002c04:	79fb      	ldrb	r3, [r7, #7]
 8002c06:	3b30      	subs	r3, #48	@ 0x30
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	e014      	b.n	8002c36 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8002c0c:	79fb      	ldrb	r3, [r7, #7]
 8002c0e:	2b60      	cmp	r3, #96	@ 0x60
 8002c10:	d906      	bls.n	8002c20 <Hex2Num+0x32>
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	2b66      	cmp	r3, #102	@ 0x66
 8002c16:	d803      	bhi.n	8002c20 <Hex2Num+0x32>
        return (a - 'a') + 10;
 8002c18:	79fb      	ldrb	r3, [r7, #7]
 8002c1a:	3b57      	subs	r3, #87	@ 0x57
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	e00a      	b.n	8002c36 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	2b40      	cmp	r3, #64	@ 0x40
 8002c24:	d906      	bls.n	8002c34 <Hex2Num+0x46>
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	2b46      	cmp	r3, #70	@ 0x46
 8002c2a:	d803      	bhi.n	8002c34 <Hex2Num+0x46>
        return (a - 'A') + 10;
 8002c2c:	79fb      	ldrb	r3, [r7, #7]
 8002c2e:	3b37      	subs	r3, #55	@ 0x37
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	e000      	b.n	8002c36 <Hex2Num+0x48>
    }

    return 0;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b084      	sub	sp, #16
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
 8002c4a:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8002c50:	2300      	movs	r3, #0
 8002c52:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8002c54:	e012      	b.n	8002c7c <ParseHexNumber+0x3a>
        sum <<= 4;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	011b      	lsls	r3, r3, #4
 8002c5a:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff ffc4 	bl	8002bee <Hex2Num>
 8002c66:	4603      	mov	r3, r0
 8002c68:	461a      	mov	r2, r3
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	60fb      	str	r3, [r7, #12]
        ptr++;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	3301      	adds	r3, #1
 8002c74:	607b      	str	r3, [r7, #4]
        i++;
 8002c76:	7afb      	ldrb	r3, [r7, #11]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b2f      	cmp	r3, #47	@ 0x2f
 8002c82:	d903      	bls.n	8002c8c <ParseHexNumber+0x4a>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b39      	cmp	r3, #57	@ 0x39
 8002c8a:	d9e4      	bls.n	8002c56 <ParseHexNumber+0x14>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	2b60      	cmp	r3, #96	@ 0x60
 8002c92:	d903      	bls.n	8002c9c <ParseHexNumber+0x5a>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	2b66      	cmp	r3, #102	@ 0x66
 8002c9a:	d9dc      	bls.n	8002c56 <ParseHexNumber+0x14>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b40      	cmp	r3, #64	@ 0x40
 8002ca2:	d903      	bls.n	8002cac <ParseHexNumber+0x6a>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b46      	cmp	r3, #70	@ 0x46
 8002caa:	d9d4      	bls.n	8002c56 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d002      	beq.n	8002cb8 <ParseHexNumber+0x76>
        *cnt = i;
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	7afa      	ldrb	r2, [r7, #11]
 8002cb6:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8002cb8:	68fb      	ldr	r3, [r7, #12]
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b085      	sub	sp, #20
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
 8002cca:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	73fb      	strb	r3, [r7, #15]
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b2d      	cmp	r3, #45	@ 0x2d
 8002cde:	d119      	bne.n	8002d14 <ParseNumber+0x52>
        minus = 1;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	607b      	str	r3, [r7, #4]
        i++;
 8002cea:	7bbb      	ldrb	r3, [r7, #14]
 8002cec:	3301      	adds	r3, #1
 8002cee:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8002cf0:	e010      	b.n	8002d14 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8002cf2:	68ba      	ldr	r2, [r7, #8]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	4413      	add	r3, r2
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	3b30      	subs	r3, #48	@ 0x30
 8002d04:	4413      	add	r3, r2
 8002d06:	60bb      	str	r3, [r7, #8]
        ptr++;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	607b      	str	r3, [r7, #4]
        i++;
 8002d0e:	7bbb      	ldrb	r3, [r7, #14]
 8002d10:	3301      	adds	r3, #1
 8002d12:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b2f      	cmp	r3, #47	@ 0x2f
 8002d1a:	d903      	bls.n	8002d24 <ParseNumber+0x62>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b39      	cmp	r3, #57	@ 0x39
 8002d22:	d9e6      	bls.n	8002cf2 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d002      	beq.n	8002d30 <ParseNumber+0x6e>
        *cnt = i;
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	7bba      	ldrb	r2, [r7, #14]
 8002d2e:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8002d30:	7bfb      	ldrb	r3, [r7, #15]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d002      	beq.n	8002d3c <ParseNumber+0x7a>
        return 0 - sum;
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	425b      	negs	r3, r3
 8002d3a:	e000      	b.n	8002d3e <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8002d3c:	68bb      	ldr	r3, [r7, #8]
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3714      	adds	r7, #20
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b084      	sub	sp, #16
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
 8002d52:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8002d54:	2300      	movs	r3, #0
 8002d56:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8002d58:	e019      	b.n	8002d8e <ParseMAC+0x44>
    hexcnt = 1;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	2b3a      	cmp	r3, #58	@ 0x3a
 8002d64:	d00e      	beq.n	8002d84 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 8002d66:	f107 030e 	add.w	r3, r7, #14
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f7ff ff68 	bl	8002c42 <ParseHexNumber>
 8002d72:	4601      	mov	r1, r0
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
 8002d76:	1c5a      	adds	r2, r3, #1
 8002d78:	73fa      	strb	r2, [r7, #15]
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	4413      	add	r3, r2
 8002d80:	b2ca      	uxtb	r2, r1
 8002d82:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8002d84:	7bbb      	ldrb	r3, [r7, #14]
 8002d86:	461a      	mov	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4413      	add	r3, r2
 8002d8c:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1e1      	bne.n	8002d5a <ParseMAC+0x10>
  }
}
 8002d96:	bf00      	nop
 8002d98:	bf00      	nop
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8002daa:	2300      	movs	r3, #0
 8002dac:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8002dae:	e019      	b.n	8002de4 <ParseIP+0x44>
    hexcnt = 1;
 8002db0:	2301      	movs	r3, #1
 8002db2:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	2b2e      	cmp	r3, #46	@ 0x2e
 8002dba:	d00e      	beq.n	8002dda <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8002dbc:	f107 030e 	add.w	r3, r7, #14
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f7ff ff7d 	bl	8002cc2 <ParseNumber>
 8002dc8:	4601      	mov	r1, r0
 8002dca:	7bfb      	ldrb	r3, [r7, #15]
 8002dcc:	1c5a      	adds	r2, r3, #1
 8002dce:	73fa      	strb	r2, [r7, #15]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	b2ca      	uxtb	r2, r1
 8002dd8:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8002dda:	7bbb      	ldrb	r3, [r7, #14]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4413      	add	r3, r2
 8002de2:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d1e1      	bne.n	8002db0 <ParseIP+0x10>
  }
}
 8002dec:	bf00      	nop
 8002dee:	bf00      	nop
 8002df0:	3710      	adds	r7, #16
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
	...

08002df8 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8002e02:	2300      	movs	r3, #0
 8002e04:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	3302      	adds	r3, #2
 8002e0a:	4934      	ldr	r1, [pc, #208]	@ (8002edc <AT_ParseInfo+0xe4>)
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f011 fd9b 	bl	8014948 <strtok>
 8002e12:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8002e14:	e05a      	b.n	8002ecc <AT_ParseInfo+0xd4>
    switch (num++) {
 8002e16:	7afb      	ldrb	r3, [r7, #11]
 8002e18:	1c5a      	adds	r2, r3, #1
 8002e1a:	72fa      	strb	r2, [r7, #11]
 8002e1c:	2b06      	cmp	r3, #6
 8002e1e:	d84f      	bhi.n	8002ec0 <AT_ParseInfo+0xc8>
 8002e20:	a201      	add	r2, pc, #4	@ (adr r2, 8002e28 <AT_ParseInfo+0x30>)
 8002e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e26:	bf00      	nop
 8002e28:	08002e45 	.word	0x08002e45
 8002e2c:	08002e53 	.word	0x08002e53
 8002e30:	08002e63 	.word	0x08002e63
 8002e34:	08002e73 	.word	0x08002e73
 8002e38:	08002e83 	.word	0x08002e83
 8002e3c:	08002e93 	.word	0x08002e93
 8002e40:	08002ea7 	.word	0x08002ea7
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2220      	movs	r2, #32
 8002e48:	68f9      	ldr	r1, [r7, #12]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f011 fd68 	bl	8014920 <strncpy>
      break;
 8002e50:	e037      	b.n	8002ec2 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	3320      	adds	r3, #32
 8002e56:	2218      	movs	r2, #24
 8002e58:	68f9      	ldr	r1, [r7, #12]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f011 fd60 	bl	8014920 <strncpy>
      break;
 8002e60:	e02f      	b.n	8002ec2 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	3338      	adds	r3, #56	@ 0x38
 8002e66:	2210      	movs	r2, #16
 8002e68:	68f9      	ldr	r1, [r7, #12]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f011 fd58 	bl	8014920 <strncpy>
      break;
 8002e70:	e027      	b.n	8002ec2 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3348      	adds	r3, #72	@ 0x48
 8002e76:	2210      	movs	r2, #16
 8002e78:	68f9      	ldr	r1, [r7, #12]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f011 fd50 	bl	8014920 <strncpy>
      break;
 8002e80:	e01f      	b.n	8002ec2 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	3358      	adds	r3, #88	@ 0x58
 8002e86:	2210      	movs	r2, #16
 8002e88:	68f9      	ldr	r1, [r7, #12]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f011 fd48 	bl	8014920 <strncpy>
      break;
 8002e90:	e017      	b.n	8002ec2 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8002e92:	2100      	movs	r1, #0
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f7ff ff14 	bl	8002cc2 <ParseNumber>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8002ea4:	e00d      	b.n	8002ec2 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 8002ea6:	490e      	ldr	r1, [pc, #56]	@ (8002ee0 <AT_ParseInfo+0xe8>)
 8002ea8:	68f8      	ldr	r0, [r7, #12]
 8002eaa:	f011 fd4d 	bl	8014948 <strtok>
 8002eae:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	3368      	adds	r3, #104	@ 0x68
 8002eb4:	2220      	movs	r2, #32
 8002eb6:	68f9      	ldr	r1, [r7, #12]
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f011 fd31 	bl	8014920 <strncpy>
      break;
 8002ebe:	e000      	b.n	8002ec2 <AT_ParseInfo+0xca>

    default: break;
 8002ec0:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8002ec2:	4906      	ldr	r1, [pc, #24]	@ (8002edc <AT_ParseInfo+0xe4>)
 8002ec4:	2000      	movs	r0, #0
 8002ec6:	f011 fd3f 	bl	8014948 <strtok>
 8002eca:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1a1      	bne.n	8002e16 <AT_ParseInfo+0x1e>
  }
}
 8002ed2:	bf00      	nop
 8002ed4:	bf00      	nop
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	08016c1c 	.word	0x08016c1c
 8002ee0:	08016c20 	.word	0x08016c20

08002ee4 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	3302      	adds	r3, #2
 8002ef6:	4952      	ldr	r1, [pc, #328]	@ (8003040 <AT_ParseConnSettings+0x15c>)
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f011 fd25 	bl	8014948 <strtok>
 8002efe:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8002f00:	e095      	b.n	800302e <AT_ParseConnSettings+0x14a>
    switch (num++) {
 8002f02:	7bfb      	ldrb	r3, [r7, #15]
 8002f04:	1c5a      	adds	r2, r3, #1
 8002f06:	73fa      	strb	r2, [r7, #15]
 8002f08:	2b0b      	cmp	r3, #11
 8002f0a:	d87f      	bhi.n	800300c <AT_ParseConnSettings+0x128>
 8002f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8002f14 <AT_ParseConnSettings+0x30>)
 8002f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f12:	bf00      	nop
 8002f14:	08002f45 	.word	0x08002f45
 8002f18:	08002f53 	.word	0x08002f53
 8002f1c:	08002f63 	.word	0x08002f63
 8002f20:	08002f77 	.word	0x08002f77
 8002f24:	08002f8b 	.word	0x08002f8b
 8002f28:	08002f9f 	.word	0x08002f9f
 8002f2c:	08002fad 	.word	0x08002fad
 8002f30:	08002fbb 	.word	0x08002fbb
 8002f34:	08002fc9 	.word	0x08002fc9
 8002f38:	08002fd7 	.word	0x08002fd7
 8002f3c:	08002fe5 	.word	0x08002fe5
 8002f40:	08002ff9 	.word	0x08002ff9
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	2221      	movs	r2, #33	@ 0x21
 8002f48:	68b9      	ldr	r1, [r7, #8]
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f011 fce8 	bl	8014920 <strncpy>
      break;
 8002f50:	e05d      	b.n	800300e <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	3321      	adds	r3, #33	@ 0x21
 8002f56:	2221      	movs	r2, #33	@ 0x21
 8002f58:	68b9      	ldr	r1, [r7, #8]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f011 fce0 	bl	8014920 <strncpy>
      break;
 8002f60:	e055      	b.n	800300e <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8002f62:	2100      	movs	r1, #0
 8002f64:	68b8      	ldr	r0, [r7, #8]
 8002f66:	f7ff feac 	bl	8002cc2 <ParseNumber>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8002f74:	e04b      	b.n	800300e <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8002f76:	2100      	movs	r1, #0
 8002f78:	68b8      	ldr	r0, [r7, #8]
 8002f7a:	f7ff fea2 	bl	8002cc2 <ParseNumber>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8002f88:	e041      	b.n	800300e <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	68b8      	ldr	r0, [r7, #8]
 8002f8e:	f7ff fe98 	bl	8002cc2 <ParseNumber>
 8002f92:	4603      	mov	r3, r0
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8002f9c:	e037      	b.n	800300e <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	3348      	adds	r3, #72	@ 0x48
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	68b8      	ldr	r0, [r7, #8]
 8002fa6:	f7ff fefb 	bl	8002da0 <ParseIP>
      break;
 8002faa:	e030      	b.n	800300e <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	334c      	adds	r3, #76	@ 0x4c
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	68b8      	ldr	r0, [r7, #8]
 8002fb4:	f7ff fef4 	bl	8002da0 <ParseIP>
      break;
 8002fb8:	e029      	b.n	800300e <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	3350      	adds	r3, #80	@ 0x50
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	68b8      	ldr	r0, [r7, #8]
 8002fc2:	f7ff feed 	bl	8002da0 <ParseIP>
      break;
 8002fc6:	e022      	b.n	800300e <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	3354      	adds	r3, #84	@ 0x54
 8002fcc:	4619      	mov	r1, r3
 8002fce:	68b8      	ldr	r0, [r7, #8]
 8002fd0:	f7ff fee6 	bl	8002da0 <ParseIP>
      break;
 8002fd4:	e01b      	b.n	800300e <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	3358      	adds	r3, #88	@ 0x58
 8002fda:	4619      	mov	r1, r3
 8002fdc:	68b8      	ldr	r0, [r7, #8]
 8002fde:	f7ff fedf 	bl	8002da0 <ParseIP>
      break;
 8002fe2:	e014      	b.n	800300e <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	68b8      	ldr	r0, [r7, #8]
 8002fe8:	f7ff fe6b 	bl	8002cc2 <ParseNumber>
 8002fec:	4603      	mov	r3, r0
 8002fee:	b2da      	uxtb	r2, r3
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 8002ff6:	e00a      	b.n	800300e <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	68b8      	ldr	r0, [r7, #8]
 8002ffc:	f7ff fe61 	bl	8002cc2 <ParseNumber>
 8003000:	4603      	mov	r3, r0
 8003002:	b2da      	uxtb	r2, r3
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 800300a:	e000      	b.n	800300e <AT_ParseConnSettings+0x12a>

    default:
      break;
 800300c:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800300e:	490c      	ldr	r1, [pc, #48]	@ (8003040 <AT_ParseConnSettings+0x15c>)
 8003010:	2000      	movs	r0, #0
 8003012:	f011 fc99 	bl	8014948 <strtok>
 8003016:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d007      	beq.n	800302e <AT_ParseConnSettings+0x14a>
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	3b01      	subs	r3, #1
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	2b2c      	cmp	r3, #44	@ 0x2c
 8003026:	d102      	bne.n	800302e <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8003028:	7bfb      	ldrb	r3, [r7, #15]
 800302a:	3301      	adds	r3, #1
 800302c:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	2b00      	cmp	r3, #0
 8003032:	f47f af66 	bne.w	8002f02 <AT_ParseConnSettings+0x1e>
    }
  }
}
 8003036:	bf00      	nop
 8003038:	bf00      	nop
 800303a:	3710      	adds	r7, #16
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	08016c1c 	.word	0x08016c1c

08003044 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	3302      	adds	r3, #2
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b31      	cmp	r3, #49	@ 0x31
 8003056:	bf0c      	ite	eq
 8003058:	2301      	moveq	r3, #1
 800305a:	2300      	movne	r3, #0
 800305c:	b2db      	uxtb	r3, r3
 800305e:	461a      	mov	r2, r3
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	701a      	strb	r2, [r3, #0]
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8003070:	b590      	push	{r4, r7, lr}
 8003072:	b087      	sub	sp, #28
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
  int ret = 0;
 800307c:	2300      	movs	r3, #0
 800307e:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8003080:	2300      	movs	r3, #0
 8003082:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 800308a:	68b8      	ldr	r0, [r7, #8]
 800308c:	f7fd f8aa 	bl	80001e4 <strlen>
 8003090:	4603      	mov	r3, r0
 8003092:	b299      	uxth	r1, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 800309a:	461a      	mov	r2, r3
 800309c:	68b8      	ldr	r0, [r7, #8]
 800309e:	47a0      	blx	r4
 80030a0:	4603      	mov	r3, r0
 80030a2:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	dd3e      	ble.n	8003128 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80030b0:	68fa      	ldr	r2, [r7, #12]
 80030b2:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 80030b6:	f44f 61af 	mov.w	r1, #1400	@ 0x578
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	4798      	blx	r3
 80030be:	4603      	mov	r3, r0
 80030c0:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 80030c2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	dd27      	ble.n	800311a <AT_ExecuteCommand+0xaa>
 80030ca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80030ce:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 80030d2:	dc22      	bgt.n	800311a <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 80030d4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80030d8:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 80030dc:	d105      	bne.n	80030ea <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 80030de:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	3b01      	subs	r3, #1
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 80030ea:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	4413      	add	r3, r2
 80030f2:	2200      	movs	r2, #0
 80030f4:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 80030f6:	490f      	ldr	r1, [pc, #60]	@ (8003134 <AT_ExecuteCommand+0xc4>)
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f011 fc81 	bl	8014a00 <strstr>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8003104:	2300      	movs	r3, #0
 8003106:	e010      	b.n	800312a <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8003108:	490b      	ldr	r1, [pc, #44]	@ (8003138 <AT_ExecuteCommand+0xc8>)
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f011 fc78 	bl	8014a00 <strstr>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8003116:	2305      	movs	r3, #5
 8003118:	e007      	b.n	800312a <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800311a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800311e:	f113 0f04 	cmn.w	r3, #4
 8003122:	d101      	bne.n	8003128 <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8003124:	2306      	movs	r3, #6
 8003126:	e000      	b.n	800312a <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8003128:	2304      	movs	r3, #4
}
 800312a:	4618      	mov	r0, r3
 800312c:	371c      	adds	r7, #28
 800312e:	46bd      	mov	sp, r7
 8003130:	bd90      	pop	{r4, r7, pc}
 8003132:	bf00      	nop
 8003134:	08016c30 	.word	0x08016c30
 8003138:	08016c3c 	.word	0x08016c3c

0800313c <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]
 8003148:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 800314a:	2300      	movs	r3, #0
 800314c:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 800314e:	2300      	movs	r3, #0
 8003150:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8003152:	2300      	movs	r3, #0
 8003154:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 8003156:	68b8      	ldr	r0, [r7, #8]
 8003158:	f7fd f844 	bl	80001e4 <strlen>
 800315c:	4603      	mov	r3, r0
 800315e:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8003160:	8a7b      	ldrh	r3, [r7, #18]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <AT_RequestSendData+0x32>
 800316a:	2302      	movs	r3, #2
 800316c:	e053      	b.n	8003216 <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8003174:	68fa      	ldr	r2, [r7, #12]
 8003176:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 800317a:	8a79      	ldrh	r1, [r7, #18]
 800317c:	68b8      	ldr	r0, [r7, #8]
 800317e:	4798      	blx	r3
 8003180:	4603      	mov	r3, r0
 8003182:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8003184:	8a3a      	ldrh	r2, [r7, #16]
 8003186:	8a7b      	ldrh	r3, [r7, #18]
 8003188:	429a      	cmp	r2, r3
 800318a:	d143      	bne.n	8003214 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8003198:	8879      	ldrh	r1, [r7, #2]
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	4798      	blx	r3
 800319e:	4603      	mov	r3, r0
 80031a0:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 80031a2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80031a6:	887b      	ldrh	r3, [r7, #2]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d131      	bne.n	8003210 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 80031b8:	2100      	movs	r1, #0
 80031ba:	6a38      	ldr	r0, [r7, #32]
 80031bc:	4798      	blx	r3
 80031be:	4603      	mov	r3, r0
 80031c0:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 80031c2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	dd19      	ble.n	80031fe <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 80031ca:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80031ce:	6a3a      	ldr	r2, [r7, #32]
 80031d0:	4413      	add	r3, r2
 80031d2:	2200      	movs	r2, #0
 80031d4:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 80031d6:	4912      	ldr	r1, [pc, #72]	@ (8003220 <AT_RequestSendData+0xe4>)
 80031d8:	6a38      	ldr	r0, [r7, #32]
 80031da:	f011 fc11 	bl	8014a00 <strstr>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d001      	beq.n	80031e8 <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 80031e4:	2300      	movs	r3, #0
 80031e6:	e016      	b.n	8003216 <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 80031e8:	490e      	ldr	r1, [pc, #56]	@ (8003224 <AT_RequestSendData+0xe8>)
 80031ea:	6a38      	ldr	r0, [r7, #32]
 80031ec:	f011 fc08 	bl	8014a00 <strstr>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80031f6:	2305      	movs	r3, #5
 80031f8:	e00d      	b.n	8003216 <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 80031fa:	2302      	movs	r3, #2
 80031fc:	e00b      	b.n	8003216 <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80031fe:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003202:	f113 0f04 	cmn.w	r3, #4
 8003206:	d101      	bne.n	800320c <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8003208:	2306      	movs	r3, #6
 800320a:	e004      	b.n	8003216 <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 800320c:	2302      	movs	r3, #2
 800320e:	e002      	b.n	8003216 <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8003210:	2302      	movs	r3, #2
 8003212:	e000      	b.n	8003216 <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8003214:	2304      	movs	r3, #4
}
 8003216:	4618      	mov	r0, r3
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	08016c30 	.word	0x08016c30
 8003224:	08016c3c 	.word	0x08016c3c

08003228 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8003228:	b590      	push	{r4, r7, lr}
 800322a:	b087      	sub	sp, #28
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
 8003234:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800323c:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8003244:	68b8      	ldr	r0, [r7, #8]
 8003246:	f7fc ffcd 	bl	80001e4 <strlen>
 800324a:	4603      	mov	r3, r0
 800324c:	b299      	uxth	r1, r3
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 8003254:	461a      	mov	r2, r3
 8003256:	68b8      	ldr	r0, [r7, #8]
 8003258:	47a0      	blx	r4
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	dd6f      	ble.n	8003340 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 800326c:	2100      	movs	r1, #0
 800326e:	6938      	ldr	r0, [r7, #16]
 8003270:	4798      	blx	r3
 8003272:	4603      	mov	r3, r0
 8003274:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	2b0d      	cmp	r3, #13
 800327c:	d104      	bne.n	8003288 <AT_RequestReceiveData+0x60>
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	3301      	adds	r3, #1
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	2b0a      	cmp	r3, #10
 8003286:	d001      	beq.n	800328c <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 8003288:	2304      	movs	r3, #4
 800328a:	e05a      	b.n	8003342 <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	3b02      	subs	r3, #2
 8003290:	617b      	str	r3, [r7, #20]
    p+=2;
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	3302      	adds	r3, #2
 8003296:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	2b07      	cmp	r3, #7
 800329c:	d94a      	bls.n	8003334 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 800329e:	e002      	b.n	80032a6 <AT_RequestReceiveData+0x7e>
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	3b01      	subs	r3, #1
 80032a4:	617b      	str	r3, [r7, #20]
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d006      	beq.n	80032ba <AT_RequestReceiveData+0x92>
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	3b01      	subs	r3, #1
 80032b0:	693a      	ldr	r2, [r7, #16]
 80032b2:	4413      	add	r3, r2
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	2b15      	cmp	r3, #21
 80032b8:	d0f2      	beq.n	80032a0 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	693a      	ldr	r2, [r7, #16]
 80032be:	4413      	add	r3, r2
 80032c0:	2200      	movs	r2, #0
 80032c2:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	3b08      	subs	r3, #8
 80032c8:	693a      	ldr	r2, [r7, #16]
 80032ca:	4413      	add	r3, r2
 80032cc:	491f      	ldr	r1, [pc, #124]	@ (800334c <AT_RequestReceiveData+0x124>)
 80032ce:	4618      	mov	r0, r3
 80032d0:	f011 fb96 	bl	8014a00 <strstr>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d016      	beq.n	8003308 <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	b29b      	uxth	r3, r3
 80032de:	3b08      	subs	r3, #8
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032e4:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 80032e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032e8:	881b      	ldrh	r3, [r3, #0]
 80032ea:	887a      	ldrh	r2, [r7, #2]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d202      	bcs.n	80032f6 <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 80032f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f2:	887a      	ldrh	r2, [r7, #2]
 80032f4:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 80032f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f8:	881b      	ldrh	r3, [r3, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	6939      	ldr	r1, [r7, #16]
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f011 fc65 	bl	8014bce <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	e01c      	b.n	8003342 <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	3b04      	subs	r3, #4
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	4413      	add	r3, r2
 8003310:	2204      	movs	r2, #4
 8003312:	490f      	ldr	r1, [pc, #60]	@ (8003350 <AT_RequestReceiveData+0x128>)
 8003314:	4618      	mov	r0, r3
 8003316:	f011 fabf 	bl	8014898 <memcmp>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d104      	bne.n	800332a <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 8003320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003322:	2200      	movs	r2, #0
 8003324:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8003326:	2305      	movs	r3, #5
 8003328:	e00b      	b.n	8003342 <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 800332a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800332c:	2200      	movs	r2, #0
 800332e:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8003330:	2305      	movs	r3, #5
 8003332:	e006      	b.n	8003342 <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	f113 0f04 	cmn.w	r3, #4
 800333a:	d101      	bne.n	8003340 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 800333c:	2306      	movs	r3, #6
 800333e:	e000      	b.n	8003342 <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8003340:	2304      	movs	r3, #4
}
 8003342:	4618      	mov	r0, r3
 8003344:	371c      	adds	r7, #28
 8003346:	46bd      	mov	sp, r7
 8003348:	bd90      	pop	{r4, r7, pc}
 800334a:	bf00      	nop
 800334c:	08016c30 	.word	0x08016c30
 8003350:	08016c44 	.word	0x08016c44

08003354 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800335c:	2302      	movs	r3, #2
 800335e:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003366:	f8c3 26a0 	str.w	r2, [r3, #1696]	@ 0x6a0

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003370:	2000      	movs	r0, #0
 8003372:	4798      	blx	r3
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d113      	bne.n	80033a2 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003380:	461a      	mov	r2, r3
 8003382:	490a      	ldr	r1, [pc, #40]	@ (80033ac <ES_WIFI_Init+0x58>)
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f7ff fe73 	bl	8003070 <AT_ExecuteCommand>
 800338a:	4603      	mov	r3, r0
 800338c:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 800338e:	7bfb      	ldrb	r3, [r7, #15]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d106      	bne.n	80033a2 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800339a:	4619      	mov	r1, r3
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7ff fd2b 	bl	8002df8 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 80033a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	08016c4c 	.word	0x08016c4c

080033b0 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
 80033bc:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00b      	beq.n	80033dc <ES_WIFI_RegisterBusIO+0x2c>
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d008      	beq.n	80033dc <ES_WIFI_RegisterBusIO+0x2c>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d005      	beq.n	80033dc <ES_WIFI_RegisterBusIO+0x2c>
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d002      	beq.n	80033dc <ES_WIFI_RegisterBusIO+0x2c>
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d101      	bne.n	80033e0 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 80033dc:	2302      	movs	r3, #2
 80033de:	e014      	b.n	800340a <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	68ba      	ldr	r2, [r7, #8]
 80033e4:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	69fa      	ldr	r2, [r7, #28]
 80033fc:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3714      	adds	r7, #20
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
	...

08003418 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
 8003424:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	4932      	ldr	r1, [pc, #200]	@ (80034f8 <ES_WIFI_Connect+0xe0>)
 8003430:	4618      	mov	r0, r3
 8003432:	f011 f909 	bl	8014648 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003442:	461a      	mov	r2, r3
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	f7ff fe13 	bl	8003070 <AT_ExecuteCommand>
 800344a:	4603      	mov	r3, r0
 800344c:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 800344e:	7dfb      	ldrb	r3, [r7, #23]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d14b      	bne.n	80034ec <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	4927      	ldr	r1, [pc, #156]	@ (80034fc <ES_WIFI_Connect+0xe4>)
 800345e:	4618      	mov	r0, r3
 8003460:	f011 f8f2 	bl	8014648 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003470:	461a      	mov	r2, r3
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	f7ff fdfc 	bl	8003070 <AT_ExecuteCommand>
 8003478:	4603      	mov	r3, r0
 800347a:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 800347c:	7dfb      	ldrb	r3, [r7, #23]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d134      	bne.n	80034ec <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	78fa      	ldrb	r2, [r7, #3]
 8003486:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003490:	78fa      	ldrb	r2, [r7, #3]
 8003492:	491b      	ldr	r1, [pc, #108]	@ (8003500 <ES_WIFI_Connect+0xe8>)
 8003494:	4618      	mov	r0, r3
 8003496:	f011 f8d7 	bl	8014648 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034a6:	461a      	mov	r2, r3
 80034a8:	68f8      	ldr	r0, [r7, #12]
 80034aa:	f7ff fde1 	bl	8003070 <AT_ExecuteCommand>
 80034ae:	4603      	mov	r3, r0
 80034b0:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 80034b2:	7dfb      	ldrb	r3, [r7, #23]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d119      	bne.n	80034ec <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034be:	4911      	ldr	r1, [pc, #68]	@ (8003504 <ES_WIFI_Connect+0xec>)
 80034c0:	4618      	mov	r0, r3
 80034c2:	f011 f8c1 	bl	8014648 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034d2:	461a      	mov	r2, r3
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f7ff fdcb 	bl	8003070 <AT_ExecuteCommand>
 80034da:	4603      	mov	r3, r0
 80034dc:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 80034de:	7dfb      	ldrb	r3, [r7, #23]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d103      	bne.n	80034ec <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 80034ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3718      	adds	r7, #24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	08016c64 	.word	0x08016c64
 80034fc:	08016c6c 	.word	0x08016c6c
 8003500:	08016c74 	.word	0x08016c74
 8003504:	08016c7c 	.word	0x08016c7c

08003508 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003516:	4911      	ldr	r1, [pc, #68]	@ (800355c <ES_WIFI_IsConnected+0x54>)
 8003518:	4618      	mov	r0, r3
 800351a:	f011 f895 	bl	8014648 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800352a:	461a      	mov	r2, r3
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f7ff fd9f 	bl	8003070 <AT_ExecuteCommand>
 8003532:	4603      	mov	r3, r0
 8003534:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8003536:	7bfb      	ldrb	r3, [r7, #15]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d108      	bne.n	800354e <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	33d2      	adds	r3, #210	@ 0xd2
 8003546:	4619      	mov	r1, r3
 8003548:	4610      	mov	r0, r2
 800354a:	f7ff fd7b 	bl	8003044 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8003554:	4618      	mov	r0, r3
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}
 800355c:	08016c80 	.word	0x08016c80

08003560 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800356e:	4910      	ldr	r1, [pc, #64]	@ (80035b0 <ES_WIFI_GetNetworkSettings+0x50>)
 8003570:	4618      	mov	r0, r3
 8003572:	f011 f869 	bl	8014648 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003582:	461a      	mov	r2, r3
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f7ff fd73 	bl	8003070 <AT_ExecuteCommand>
 800358a:	4603      	mov	r3, r0
 800358c:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 800358e:	7bfb      	ldrb	r3, [r7, #15]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d108      	bne.n	80035a6 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	338d      	adds	r3, #141	@ 0x8d
 800359e:	4619      	mov	r1, r3
 80035a0:	4610      	mov	r0, r2
 80035a2:	f7ff fc9f 	bl	8002ee4 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 80035a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3710      	adds	r7, #16
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	08016c88 	.word	0x08016c88

080035b4 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80035c4:	4912      	ldr	r1, [pc, #72]	@ (8003610 <ES_WIFI_GetMACAddress+0x5c>)
 80035c6:	4618      	mov	r0, r3
 80035c8:	f011 f83e 	bl	8014648 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80035d8:	461a      	mov	r2, r3
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f7ff fd48 	bl	8003070 <AT_ExecuteCommand>
 80035e0:	4603      	mov	r3, r0
 80035e2:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d10c      	bne.n	8003604 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80035f0:	3302      	adds	r3, #2
 80035f2:	4908      	ldr	r1, [pc, #32]	@ (8003614 <ES_WIFI_GetMACAddress+0x60>)
 80035f4:	4618      	mov	r0, r3
 80035f6:	f011 f9a7 	bl	8014948 <strtok>
 80035fa:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 80035fc:	6839      	ldr	r1, [r7, #0]
 80035fe:	68b8      	ldr	r0, [r7, #8]
 8003600:	f7ff fba3 	bl	8002d4a <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 8003604:	7bfb      	ldrb	r3, [r7, #15]
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	08016cd8 	.word	0x08016cd8
 8003614:	08016cdc 	.word	0x08016cdc

08003618 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8003618:	b590      	push	{r4, r7, lr}
 800361a:	b087      	sub	sp, #28
 800361c:	af02      	add	r7, sp, #8
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d003      	beq.n	8003636 <ES_WIFI_StartClientConnection+0x1e>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2b03      	cmp	r3, #3
 8003634:	d105      	bne.n	8003642 <ES_WIFI_StartClientConnection+0x2a>
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	885b      	ldrh	r3, [r3, #2]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d101      	bne.n	8003642 <ES_WIFI_StartClientConnection+0x2a>
 800363e:	2302      	movs	r3, #2
 8003640:	e0c1      	b.n	80037c6 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	785b      	ldrb	r3, [r3, #1]
 800364c:	461a      	mov	r2, r3
 800364e:	4960      	ldr	r1, [pc, #384]	@ (80037d0 <ES_WIFI_StartClientConnection+0x1b8>)
 8003650:	f010 fffa 	bl	8014648 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003660:	461a      	mov	r2, r3
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f7ff fd04 	bl	8003070 <AT_ExecuteCommand>
 8003668:	4603      	mov	r3, r0
 800366a:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 800366c:	7bfb      	ldrb	r3, [r7, #15]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d114      	bne.n	800369c <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	461a      	mov	r2, r3
 800367e:	4955      	ldr	r1, [pc, #340]	@ (80037d4 <ES_WIFI_StartClientConnection+0x1bc>)
 8003680:	f010 ffe2 	bl	8014648 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003690:	461a      	mov	r2, r3
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7ff fcec 	bl	8003070 <AT_ExecuteCommand>
 8003698:	4603      	mov	r3, r0
 800369a:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 800369c:	7bfb      	ldrb	r3, [r7, #15]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d114      	bne.n	80036cc <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	889b      	ldrh	r3, [r3, #4]
 80036ac:	461a      	mov	r2, r3
 80036ae:	494a      	ldr	r1, [pc, #296]	@ (80037d8 <ES_WIFI_StartClientConnection+0x1c0>)
 80036b0:	f010 ffca 	bl	8014648 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80036c0:	461a      	mov	r2, r3
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f7ff fcd4 	bl	8003070 <AT_ExecuteCommand>
 80036c8:	4603      	mov	r3, r0
 80036ca:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 80036cc:	7bfb      	ldrb	r3, [r7, #15]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d11c      	bne.n	800370c <ES_WIFI_StartClientConnection+0xf4>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	781b      	ldrb	r3, [r3, #0]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d003      	beq.n	80036e2 <ES_WIFI_StartClientConnection+0xca>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	2b03      	cmp	r3, #3
 80036e0:	d114      	bne.n	800370c <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	885b      	ldrh	r3, [r3, #2]
 80036ec:	461a      	mov	r2, r3
 80036ee:	493b      	ldr	r1, [pc, #236]	@ (80037dc <ES_WIFI_StartClientConnection+0x1c4>)
 80036f0:	f010 ffaa 	bl	8014648 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003700:	461a      	mov	r2, r3
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7ff fcb4 	bl	8003070 <AT_ExecuteCommand>
 8003708:	4603      	mov	r3, r0
 800370a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800370c:	7bfb      	ldrb	r3, [r7, #15]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d128      	bne.n	8003764 <ES_WIFI_StartClientConnection+0x14c>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d003      	beq.n	8003722 <ES_WIFI_StartClientConnection+0x10a>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	2b03      	cmp	r3, #3
 8003720:	d120      	bne.n	8003764 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	799b      	ldrb	r3, [r3, #6]
 800372c:	4619      	mov	r1, r3
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	79db      	ldrb	r3, [r3, #7]
 8003732:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8003738:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800373e:	9301      	str	r3, [sp, #4]
 8003740:	9200      	str	r2, [sp, #0]
 8003742:	4623      	mov	r3, r4
 8003744:	460a      	mov	r2, r1
 8003746:	4926      	ldr	r1, [pc, #152]	@ (80037e0 <ES_WIFI_StartClientConnection+0x1c8>)
 8003748:	f010 ff7e 	bl	8014648 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003758:	461a      	mov	r2, r3
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f7ff fc88 	bl	8003070 <AT_ExecuteCommand>
 8003760:	4603      	mov	r3, r0
 8003762:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8003764:	7bfb      	ldrb	r3, [r7, #15]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d116      	bne.n	8003798 <ES_WIFI_StartClientConnection+0x180>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	2b03      	cmp	r3, #3
 8003770:	d112      	bne.n	8003798 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003778:	491a      	ldr	r1, [pc, #104]	@ (80037e4 <ES_WIFI_StartClientConnection+0x1cc>)
 800377a:	4618      	mov	r0, r3
 800377c:	f010 ff64 	bl	8014648 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800378c:	461a      	mov	r2, r3
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f7ff fc6e 	bl	8003070 <AT_ExecuteCommand>
 8003794:	4603      	mov	r3, r0
 8003796:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8003798:	7bfb      	ldrb	r3, [r7, #15]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d112      	bne.n	80037c4 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80037a4:	4910      	ldr	r1, [pc, #64]	@ (80037e8 <ES_WIFI_StartClientConnection+0x1d0>)
 80037a6:	4618      	mov	r0, r3
 80037a8:	f010 ff4e 	bl	8014648 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80037b8:	461a      	mov	r2, r3
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7ff fc58 	bl	8003070 <AT_ExecuteCommand>
 80037c0:	4603      	mov	r3, r0
 80037c2:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 80037c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3714      	adds	r7, #20
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd90      	pop	{r4, r7, pc}
 80037ce:	bf00      	nop
 80037d0:	08016d40 	.word	0x08016d40
 80037d4:	08016d48 	.word	0x08016d48
 80037d8:	08016d50 	.word	0x08016d50
 80037dc:	08016d58 	.word	0x08016d58
 80037e0:	08016d60 	.word	0x08016d60
 80037e4:	08016d70 	.word	0x08016d70
 80037e8:	08016d78 	.word	0x08016d78

080037ec <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b088      	sub	sp, #32
 80037f0:	af02      	add	r7, sp, #8
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	607a      	str	r2, [r7, #4]
 80037f6:	461a      	mov	r2, r3
 80037f8:	460b      	mov	r3, r1
 80037fa:	72fb      	strb	r3, [r7, #11]
 80037fc:	4613      	mov	r3, r2
 80037fe:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8003800:	2302      	movs	r3, #2
 8003802:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8003804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003806:	2b00      	cmp	r3, #0
 8003808:	d102      	bne.n	8003810 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 800380a:	2301      	movs	r3, #1
 800380c:	617b      	str	r3, [r7, #20]
 800380e:	e001      	b.n	8003814 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8003810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003812:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 8003814:	893b      	ldrh	r3, [r7, #8]
 8003816:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800381a:	d302      	bcc.n	8003822 <ES_WIFI_SendData+0x36>
 800381c:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8003820:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 8003822:	6a3b      	ldr	r3, [r7, #32]
 8003824:	893a      	ldrh	r2, [r7, #8]
 8003826:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800382e:	7afa      	ldrb	r2, [r7, #11]
 8003830:	4942      	ldr	r1, [pc, #264]	@ (800393c <ES_WIFI_SendData+0x150>)
 8003832:	4618      	mov	r0, r3
 8003834:	f010 ff08 	bl	8014648 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003844:	461a      	mov	r2, r3
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f7ff fc12 	bl	8003070 <AT_ExecuteCommand>
 800384c:	4603      	mov	r3, r0
 800384e:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 8003850:	7cfb      	ldrb	r3, [r7, #19]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d15e      	bne.n	8003914 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800385c:	697a      	ldr	r2, [r7, #20]
 800385e:	4938      	ldr	r1, [pc, #224]	@ (8003940 <ES_WIFI_SendData+0x154>)
 8003860:	4618      	mov	r0, r3
 8003862:	f010 fef1 	bl	8014648 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003872:	461a      	mov	r2, r3
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	f7ff fbfb 	bl	8003070 <AT_ExecuteCommand>
 800387a:	4603      	mov	r3, r0
 800387c:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 800387e:	7cfb      	ldrb	r3, [r7, #19]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d13d      	bne.n	8003900 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800388a:	893a      	ldrh	r2, [r7, #8]
 800388c:	492d      	ldr	r1, [pc, #180]	@ (8003944 <ES_WIFI_SendData+0x158>)
 800388e:	4618      	mov	r0, r3
 8003890:	f010 feda 	bl	8014648 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80038a0:	893a      	ldrh	r2, [r7, #8]
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	4613      	mov	r3, r2
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f7ff fc47 	bl	800313c <AT_RequestSendData>
 80038ae:	4603      	mov	r3, r0
 80038b0:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 80038b2:	7cfb      	ldrb	r3, [r7, #19]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d119      	bne.n	80038ec <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80038be:	4922      	ldr	r1, [pc, #136]	@ (8003948 <ES_WIFI_SendData+0x15c>)
 80038c0:	4618      	mov	r0, r3
 80038c2:	f011 f89d 	bl	8014a00 <strstr>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d02c      	beq.n	8003926 <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 80038cc:	f640 024c 	movw	r2, #2124	@ 0x84c
 80038d0:	491e      	ldr	r1, [pc, #120]	@ (800394c <ES_WIFI_SendData+0x160>)
 80038d2:	481f      	ldr	r0, [pc, #124]	@ (8003950 <ES_WIFI_SendData+0x164>)
 80038d4:	f010 fe12 	bl	80144fc <iprintf>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80038de:	4619      	mov	r1, r3
 80038e0:	481c      	ldr	r0, [pc, #112]	@ (8003954 <ES_WIFI_SendData+0x168>)
 80038e2:	f010 fe0b 	bl	80144fc <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 80038e6:	2302      	movs	r3, #2
 80038e8:	74fb      	strb	r3, [r7, #19]
 80038ea:	e01c      	b.n	8003926 <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 80038ec:	f640 0252 	movw	r2, #2130	@ 0x852
 80038f0:	4916      	ldr	r1, [pc, #88]	@ (800394c <ES_WIFI_SendData+0x160>)
 80038f2:	4817      	ldr	r0, [pc, #92]	@ (8003950 <ES_WIFI_SendData+0x164>)
 80038f4:	f010 fe02 	bl	80144fc <iprintf>
 80038f8:	4817      	ldr	r0, [pc, #92]	@ (8003958 <ES_WIFI_SendData+0x16c>)
 80038fa:	f010 fe67 	bl	80145cc <puts>
 80038fe:	e012      	b.n	8003926 <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8003900:	f640 0257 	movw	r2, #2135	@ 0x857
 8003904:	4911      	ldr	r1, [pc, #68]	@ (800394c <ES_WIFI_SendData+0x160>)
 8003906:	4812      	ldr	r0, [pc, #72]	@ (8003950 <ES_WIFI_SendData+0x164>)
 8003908:	f010 fdf8 	bl	80144fc <iprintf>
 800390c:	4813      	ldr	r0, [pc, #76]	@ (800395c <ES_WIFI_SendData+0x170>)
 800390e:	f010 fe5d 	bl	80145cc <puts>
 8003912:	e008      	b.n	8003926 <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8003914:	f640 025c 	movw	r2, #2140	@ 0x85c
 8003918:	490c      	ldr	r1, [pc, #48]	@ (800394c <ES_WIFI_SendData+0x160>)
 800391a:	480d      	ldr	r0, [pc, #52]	@ (8003950 <ES_WIFI_SendData+0x164>)
 800391c:	f010 fdee 	bl	80144fc <iprintf>
 8003920:	480f      	ldr	r0, [pc, #60]	@ (8003960 <ES_WIFI_SendData+0x174>)
 8003922:	f010 fe53 	bl	80145cc <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8003926:	7cfb      	ldrb	r3, [r7, #19]
 8003928:	2b02      	cmp	r3, #2
 800392a:	d102      	bne.n	8003932 <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	2200      	movs	r2, #0
 8003930:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 8003932:	7cfb      	ldrb	r3, [r7, #19]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3718      	adds	r7, #24
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	08016d40 	.word	0x08016d40
 8003940:	08016efc 	.word	0x08016efc
 8003944:	08016f04 	.word	0x08016f04
 8003948:	08016f10 	.word	0x08016f10
 800394c:	08016dd0 	.word	0x08016dd0
 8003950:	08016df0 	.word	0x08016df0
 8003954:	08016f18 	.word	0x08016f18
 8003958:	08016f34 	.word	0x08016f34
 800395c:	08016f50 	.word	0x08016f50
 8003960:	08016f64 	.word	0x08016f64

08003964 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b088      	sub	sp, #32
 8003968:	af02      	add	r7, sp, #8
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	607a      	str	r2, [r7, #4]
 800396e:	461a      	mov	r2, r3
 8003970:	460b      	mov	r3, r1
 8003972:	72fb      	strb	r3, [r7, #11]
 8003974:	4613      	mov	r3, r2
 8003976:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8003978:	2302      	movs	r3, #2
 800397a:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 800397c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397e:	2b00      	cmp	r3, #0
 8003980:	d102      	bne.n	8003988 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 8003982:	2301      	movs	r3, #1
 8003984:	617b      	str	r3, [r7, #20]
 8003986:	e001      	b.n	800398c <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8003988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398a:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 800398c:	893b      	ldrh	r3, [r7, #8]
 800398e:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8003992:	f200 808b 	bhi.w	8003aac <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800399c:	7afa      	ldrb	r2, [r7, #11]
 800399e:	4946      	ldr	r1, [pc, #280]	@ (8003ab8 <ES_WIFI_ReceiveData+0x154>)
 80039a0:	4618      	mov	r0, r3
 80039a2:	f010 fe51 	bl	8014648 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80039b2:	461a      	mov	r2, r3
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f7ff fb5b 	bl	8003070 <AT_ExecuteCommand>
 80039ba:	4603      	mov	r3, r0
 80039bc:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 80039be:	7cfb      	ldrb	r3, [r7, #19]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d165      	bne.n	8003a90 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80039ca:	893a      	ldrh	r2, [r7, #8]
 80039cc:	493b      	ldr	r1, [pc, #236]	@ (8003abc <ES_WIFI_ReceiveData+0x158>)
 80039ce:	4618      	mov	r0, r3
 80039d0:	f010 fe3a 	bl	8014648 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80039e0:	461a      	mov	r2, r3
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f7ff fb44 	bl	8003070 <AT_ExecuteCommand>
 80039e8:	4603      	mov	r3, r0
 80039ea:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 80039ec:	7cfb      	ldrb	r3, [r7, #19]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d141      	bne.n	8003a76 <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80039f8:	697a      	ldr	r2, [r7, #20]
 80039fa:	4931      	ldr	r1, [pc, #196]	@ (8003ac0 <ES_WIFI_ReceiveData+0x15c>)
 80039fc:	4618      	mov	r0, r3
 80039fe:	f010 fe23 	bl	8014648 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a0e:	461a      	mov	r2, r3
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f7ff fb2d 	bl	8003070 <AT_ExecuteCommand>
 8003a16:	4603      	mov	r3, r0
 8003a18:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 8003a1a:	7cfb      	ldrb	r3, [r7, #19]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d120      	bne.n	8003a62 <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a26:	4927      	ldr	r1, [pc, #156]	@ (8003ac4 <ES_WIFI_ReceiveData+0x160>)
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f010 fe0d 	bl	8014648 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003a34:	893a      	ldrh	r2, [r7, #8]
 8003a36:	6a3b      	ldr	r3, [r7, #32]
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f7ff fbf2 	bl	8003228 <AT_RequestReceiveData>
 8003a44:	4603      	mov	r3, r0
 8003a46:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8003a48:	7cfb      	ldrb	r3, [r7, #19]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d02e      	beq.n	8003aac <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 8003a4e:	f640 02ed 	movw	r2, #2285	@ 0x8ed
 8003a52:	491d      	ldr	r1, [pc, #116]	@ (8003ac8 <ES_WIFI_ReceiveData+0x164>)
 8003a54:	481d      	ldr	r0, [pc, #116]	@ (8003acc <ES_WIFI_ReceiveData+0x168>)
 8003a56:	f010 fd51 	bl	80144fc <iprintf>
 8003a5a:	481d      	ldr	r0, [pc, #116]	@ (8003ad0 <ES_WIFI_ReceiveData+0x16c>)
 8003a5c:	f010 fdb6 	bl	80145cc <puts>
 8003a60:	e024      	b.n	8003aac <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 8003a62:	f640 02f2 	movw	r2, #2290	@ 0x8f2
 8003a66:	4918      	ldr	r1, [pc, #96]	@ (8003ac8 <ES_WIFI_ReceiveData+0x164>)
 8003a68:	4818      	ldr	r0, [pc, #96]	@ (8003acc <ES_WIFI_ReceiveData+0x168>)
 8003a6a:	f010 fd47 	bl	80144fc <iprintf>
 8003a6e:	4819      	ldr	r0, [pc, #100]	@ (8003ad4 <ES_WIFI_ReceiveData+0x170>)
 8003a70:	f010 fdac 	bl	80145cc <puts>
 8003a74:	e01a      	b.n	8003aac <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 8003a76:	f640 02f7 	movw	r2, #2295	@ 0x8f7
 8003a7a:	4913      	ldr	r1, [pc, #76]	@ (8003ac8 <ES_WIFI_ReceiveData+0x164>)
 8003a7c:	4813      	ldr	r0, [pc, #76]	@ (8003acc <ES_WIFI_ReceiveData+0x168>)
 8003a7e:	f010 fd3d 	bl	80144fc <iprintf>
 8003a82:	4815      	ldr	r0, [pc, #84]	@ (8003ad8 <ES_WIFI_ReceiveData+0x174>)
 8003a84:	f010 fda2 	bl	80145cc <puts>
        *Receivedlen = 0;
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	801a      	strh	r2, [r3, #0]
 8003a8e:	e00d      	b.n	8003aac <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 8003a90:	f640 02fd 	movw	r2, #2301	@ 0x8fd
 8003a94:	490c      	ldr	r1, [pc, #48]	@ (8003ac8 <ES_WIFI_ReceiveData+0x164>)
 8003a96:	480d      	ldr	r0, [pc, #52]	@ (8003acc <ES_WIFI_ReceiveData+0x168>)
 8003a98:	f010 fd30 	bl	80144fc <iprintf>
 8003a9c:	480f      	ldr	r0, [pc, #60]	@ (8003adc <ES_WIFI_ReceiveData+0x178>)
 8003a9e:	f010 fd95 	bl	80145cc <puts>
      issue15++;
 8003aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8003ae0 <ES_WIFI_ReceiveData+0x17c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8003ae0 <ES_WIFI_ReceiveData+0x17c>)
 8003aaa:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 8003aac:	7cfb      	ldrb	r3, [r7, #19]
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	08016d40 	.word	0x08016d40
 8003abc:	08016f88 	.word	0x08016f88
 8003ac0:	08016f90 	.word	0x08016f90
 8003ac4:	08016f98 	.word	0x08016f98
 8003ac8:	08016dd0 	.word	0x08016dd0
 8003acc:	08016df0 	.word	0x08016df0
 8003ad0:	08016f9c 	.word	0x08016f9c
 8003ad4:	08016fbc 	.word	0x08016fbc
 8003ad8:	08016fd4 	.word	0x08016fd4
 8003adc:	08016ff4 	.word	0x08016ff4
 8003ae0:	20000e0c 	.word	0x20000e0c

08003ae4 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b08c      	sub	sp, #48	@ 0x30
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8003aec:	4b57      	ldr	r3, [pc, #348]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003af0:	4a56      	ldr	r2, [pc, #344]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003af2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003af6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003af8:	4b54      	ldr	r3, [pc, #336]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003afc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b00:	61bb      	str	r3, [r7, #24]
 8003b02:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b04:	4b51      	ldr	r3, [pc, #324]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003b06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b08:	4a50      	ldr	r2, [pc, #320]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003b0a:	f043 0302 	orr.w	r3, r3, #2
 8003b0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b10:	4b4e      	ldr	r3, [pc, #312]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003b12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b14:	f003 0302 	and.w	r3, r3, #2
 8003b18:	617b      	str	r3, [r7, #20]
 8003b1a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b1c:	4b4b      	ldr	r3, [pc, #300]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b20:	4a4a      	ldr	r2, [pc, #296]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003b22:	f043 0304 	orr.w	r3, r3, #4
 8003b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b28:	4b48      	ldr	r3, [pc, #288]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	613b      	str	r3, [r7, #16]
 8003b32:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b34:	4b45      	ldr	r3, [pc, #276]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003b36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b38:	4a44      	ldr	r2, [pc, #272]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003b3a:	f043 0310 	orr.w	r3, r3, #16
 8003b3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b40:	4b42      	ldr	r3, [pc, #264]	@ (8003c4c <SPI_WIFI_MspInit+0x168>)
 8003b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b44:	f003 0310 	and.w	r3, r3, #16
 8003b48:	60fb      	str	r3, [r7, #12]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003b52:	483f      	ldr	r0, [pc, #252]	@ (8003c50 <SPI_WIFI_MspInit+0x16c>)
 8003b54:	f001 ff64 	bl	8005a20 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8003b58:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003b5c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003b62:	2300      	movs	r3, #0
 8003b64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003b66:	2300      	movs	r3, #0
 8003b68:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8003b6a:	f107 031c 	add.w	r3, r7, #28
 8003b6e:	4619      	mov	r1, r3
 8003b70:	4837      	ldr	r0, [pc, #220]	@ (8003c50 <SPI_WIFI_MspInit+0x16c>)
 8003b72:	f001 fc9f 	bl	80054b4 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8003b76:	2302      	movs	r3, #2
 8003b78:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8003b7a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003b7e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003b80:	2300      	movs	r3, #0
 8003b82:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003b84:	2300      	movs	r3, #0
 8003b86:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003b88:	f107 031c 	add.w	r3, r7, #28
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	4831      	ldr	r0, [pc, #196]	@ (8003c54 <SPI_WIFI_MspInit+0x170>)
 8003b90:	f001 fc90 	bl	80054b4 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8003b94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b98:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003baa:	f107 031c 	add.w	r3, r7, #28
 8003bae:	4619      	mov	r1, r3
 8003bb0:	4828      	ldr	r0, [pc, #160]	@ (8003c54 <SPI_WIFI_MspInit+0x170>)
 8003bb2:	f001 fc7f 	bl	80054b4 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	2101      	movs	r1, #1
 8003bba:	4826      	ldr	r0, [pc, #152]	@ (8003c54 <SPI_WIFI_MspInit+0x170>)
 8003bbc:	f001 ff30 	bl	8005a20 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8003bd0:	f107 031c 	add.w	r3, r7, #28
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	481f      	ldr	r0, [pc, #124]	@ (8003c54 <SPI_WIFI_MspInit+0x170>)
 8003bd8:	f001 fc6c 	bl	80054b4 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8003bdc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003be0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003be2:	2302      	movs	r3, #2
 8003be4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003be6:	2300      	movs	r3, #0
 8003be8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003bea:	2301      	movs	r3, #1
 8003bec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003bee:	2306      	movs	r3, #6
 8003bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8003bf2:	f107 031c 	add.w	r3, r7, #28
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	4817      	ldr	r0, [pc, #92]	@ (8003c58 <SPI_WIFI_MspInit+0x174>)
 8003bfa:	f001 fc5b 	bl	80054b4 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8003bfe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c02:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003c04:	2302      	movs	r3, #2
 8003c06:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003c10:	2306      	movs	r3, #6
 8003c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8003c14:	f107 031c 	add.w	r3, r7, #28
 8003c18:	4619      	mov	r1, r3
 8003c1a:	480f      	ldr	r0, [pc, #60]	@ (8003c58 <SPI_WIFI_MspInit+0x174>)
 8003c1c:	f001 fc4a 	bl	80054b4 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8003c20:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003c24:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003c26:	2302      	movs	r3, #2
 8003c28:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003c32:	2306      	movs	r3, #6
 8003c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8003c36:	f107 031c 	add.w	r3, r7, #28
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	4806      	ldr	r0, [pc, #24]	@ (8003c58 <SPI_WIFI_MspInit+0x174>)
 8003c3e:	f001 fc39 	bl	80054b4 <HAL_GPIO_Init>
}
 8003c42:	bf00      	nop
 8003c44:	3730      	adds	r7, #48	@ 0x30
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	48000400 	.word	0x48000400
 8003c54:	48001000 	.word	0x48001000
 8003c58:	48000800 	.word	0x48000800

08003c5c <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	4603      	mov	r3, r0
 8003c64:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8003c66:	2300      	movs	r3, #0
 8003c68:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 8003c6a:	88fb      	ldrh	r3, [r7, #6]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d145      	bne.n	8003cfc <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8003c70:	4b27      	ldr	r3, [pc, #156]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003c72:	4a28      	ldr	r2, [pc, #160]	@ (8003d14 <SPI_WIFI_Init+0xb8>)
 8003c74:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8003c76:	4826      	ldr	r0, [pc, #152]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003c78:	f7ff ff34 	bl	8003ae4 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 8003c7c:	4b24      	ldr	r3, [pc, #144]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003c7e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003c82:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8003c84:	4b22      	ldr	r3, [pc, #136]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8003c8a:	4b21      	ldr	r3, [pc, #132]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003c8c:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8003c90:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8003c92:	4b1f      	ldr	r3, [pc, #124]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8003c98:	4b1d      	ldr	r3, [pc, #116]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8003c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003ca0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ca4:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8003ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003ca8:	2210      	movs	r2, #16
 8003caa:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8003cac:	4b18      	ldr	r3, [pc, #96]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8003cb2:	4b17      	ldr	r3, [pc, #92]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8003cb8:	4b15      	ldr	r3, [pc, #84]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 8003cbe:	4b14      	ldr	r3, [pc, #80]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8003cc4:	4812      	ldr	r0, [pc, #72]	@ (8003d10 <SPI_WIFI_Init+0xb4>)
 8003cc6:	f004 ffe3 	bl	8008c90 <HAL_SPI_Init>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8003cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd4:	e018      	b.n	8003d08 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, 5, 0x00);
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	2105      	movs	r1, #5
 8003cda:	2007      	movs	r0, #7
 8003cdc:	f001 fa24 	bl	8005128 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8003ce0:	2007      	movs	r0, #7
 8003ce2:	f001 fa3d 	bl	8005160 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, 5, 0);
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	2105      	movs	r1, #5
 8003cea:	2033      	movs	r0, #51	@ 0x33
 8003cec:	f001 fa1c 	bl	8005128 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8003cf0:	2033      	movs	r0, #51	@ 0x33
 8003cf2:	f001 fa35 	bl	8005160 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8003cf6:	200a      	movs	r0, #10
 8003cf8:	f000 f9fe 	bl	80040f8 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8003cfc:	f000 f80c 	bl	8003d18 <SPI_WIFI_ResetModule>
 8003d00:	4603      	mov	r3, r0
 8003d02:	73fb      	strb	r3, [r7, #15]

  return rc;
 8003d04:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	20000e10 	.word	0x20000e10
 8003d14:	40003c00 	.word	0x40003c00

08003d18 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8003d1e:	f001 f8f7 	bl	8004f10 <HAL_GetTick>
 8003d22:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8003d24:	2300      	movs	r3, #0
 8003d26:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d2e:	4830      	ldr	r0, [pc, #192]	@ (8003df0 <SPI_WIFI_ResetModule+0xd8>)
 8003d30:	f001 fe76 	bl	8005a20 <HAL_GPIO_WritePin>
 8003d34:	200a      	movs	r0, #10
 8003d36:	f001 f8f7 	bl	8004f28 <HAL_Delay>
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d40:	482b      	ldr	r0, [pc, #172]	@ (8003df0 <SPI_WIFI_ResetModule+0xd8>)
 8003d42:	f001 fe6d 	bl	8005a20 <HAL_GPIO_WritePin>
 8003d46:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003d4a:	f001 f8ed 	bl	8004f28 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 8003d4e:	2200      	movs	r2, #0
 8003d50:	2101      	movs	r1, #1
 8003d52:	4827      	ldr	r0, [pc, #156]	@ (8003df0 <SPI_WIFI_ResetModule+0xd8>)
 8003d54:	f001 fe64 	bl	8005a20 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003d58:	200f      	movs	r0, #15
 8003d5a:	f000 f9cd 	bl	80040f8 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 8003d5e:	e020      	b.n	8003da2 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
 8003d62:	463a      	mov	r2, r7
 8003d64:	18d1      	adds	r1, r2, r3
 8003d66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	4821      	ldr	r0, [pc, #132]	@ (8003df4 <SPI_WIFI_ResetModule+0xdc>)
 8003d6e:	f005 f85a 	bl	8008e26 <HAL_SPI_Receive>
 8003d72:	4603      	mov	r3, r0
 8003d74:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8003d76:	7bfb      	ldrb	r3, [r7, #15]
 8003d78:	3302      	adds	r3, #2
 8003d7a:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8003d7c:	f001 f8c8 	bl	8004f10 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d8a:	d202      	bcs.n	8003d92 <SPI_WIFI_ResetModule+0x7a>
 8003d8c:	79fb      	ldrb	r3, [r7, #7]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d007      	beq.n	8003da2 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 8003d92:	2201      	movs	r2, #1
 8003d94:	2101      	movs	r1, #1
 8003d96:	4816      	ldr	r0, [pc, #88]	@ (8003df0 <SPI_WIFI_ResetModule+0xd8>)
 8003d98:	f001 fe42 	bl	8005a20 <HAL_GPIO_WritePin>
      return -1;
 8003d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8003da0:	e021      	b.n	8003de6 <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 8003da2:	2102      	movs	r1, #2
 8003da4:	4812      	ldr	r0, [pc, #72]	@ (8003df0 <SPI_WIFI_ResetModule+0xd8>)
 8003da6:	f001 fe23 	bl	80059f0 <HAL_GPIO_ReadPin>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d0d7      	beq.n	8003d60 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 8003db0:	2201      	movs	r2, #1
 8003db2:	2101      	movs	r1, #1
 8003db4:	480e      	ldr	r0, [pc, #56]	@ (8003df0 <SPI_WIFI_ResetModule+0xd8>)
 8003db6:	f001 fe33 	bl	8005a20 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8003dba:	783b      	ldrb	r3, [r7, #0]
 8003dbc:	2b15      	cmp	r3, #21
 8003dbe:	d10e      	bne.n	8003dde <SPI_WIFI_ResetModule+0xc6>
 8003dc0:	787b      	ldrb	r3, [r7, #1]
 8003dc2:	2b15      	cmp	r3, #21
 8003dc4:	d10b      	bne.n	8003dde <SPI_WIFI_ResetModule+0xc6>
 8003dc6:	78bb      	ldrb	r3, [r7, #2]
 8003dc8:	2b0d      	cmp	r3, #13
 8003dca:	d108      	bne.n	8003dde <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8003dcc:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8003dce:	2b0a      	cmp	r3, #10
 8003dd0:	d105      	bne.n	8003dde <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8003dd2:	793b      	ldrb	r3, [r7, #4]
 8003dd4:	2b3e      	cmp	r3, #62	@ 0x3e
 8003dd6:	d102      	bne.n	8003dde <SPI_WIFI_ResetModule+0xc6>
 8003dd8:	797b      	ldrb	r3, [r7, #5]
 8003dda:	2b20      	cmp	r3, #32
 8003ddc:	d002      	beq.n	8003de4 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8003dde:	f04f 33ff 	mov.w	r3, #4294967295
 8003de2:	e000      	b.n	8003de6 <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	48001000 	.word	0x48001000
 8003df4:	20000e10 	.word	0x20000e10

08003df8 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8003dfc:	4802      	ldr	r0, [pc, #8]	@ (8003e08 <SPI_WIFI_DeInit+0x10>)
 8003dfe:	f004 ffea 	bl	8008dd6 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 8003e02:	2300      	movs	r3, #0
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	20000e10 	.word	0x20000e10

08003e0c <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8003e14:	f001 f87c 	bl	8004f10 <HAL_GetTick>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 8003e1c:	e00a      	b.n	8003e34 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003e1e:	f001 f877 	bl	8004f10 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	1ad2      	subs	r2, r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d902      	bls.n	8003e34 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8003e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e32:	e007      	b.n	8003e44 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 8003e34:	2102      	movs	r1, #2
 8003e36:	4805      	ldr	r0, [pc, #20]	@ (8003e4c <wait_cmddata_rdy_high+0x40>)
 8003e38:	f001 fdda 	bl	80059f0 <HAL_GPIO_ReadPin>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d1ed      	bne.n	8003e1e <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3710      	adds	r7, #16
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	48001000 	.word	0x48001000

08003e50 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003e58:	f001 f85a 	bl	8004f10 <HAL_GetTick>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 8003e60:	e00a      	b.n	8003e78 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003e62:	f001 f855 	bl	8004f10 <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	1ad2      	subs	r2, r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d902      	bls.n	8003e78 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8003e72:	f04f 33ff 	mov.w	r3, #4294967295
 8003e76:	e004      	b.n	8003e82 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8003e78:	4b04      	ldr	r3, [pc, #16]	@ (8003e8c <wait_cmddata_rdy_rising_event+0x3c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d0f0      	beq.n	8003e62 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8003e80:	2300      	movs	r3, #0
#endif
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	20000e7c 	.word	0x20000e7c

08003e90 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003e98:	f001 f83a 	bl	8004f10 <HAL_GetTick>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 8003ea0:	e00a      	b.n	8003eb8 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003ea2:	f001 f835 	bl	8004f10 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	1ad2      	subs	r2, r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d902      	bls.n	8003eb8 <wait_spi_rx_event+0x28>
    {
      return -1;
 8003eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb6:	e004      	b.n	8003ec2 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8003eb8:	4b04      	ldr	r3, [pc, #16]	@ (8003ecc <wait_spi_rx_event+0x3c>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d0f0      	beq.n	8003ea2 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8003ec0:	2300      	movs	r3, #0
#endif
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	20000e74 	.word	0x20000e74

08003ed0 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003ed8:	f001 f81a 	bl	8004f10 <HAL_GetTick>
 8003edc:	4603      	mov	r3, r0
 8003ede:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8003ee0:	e00a      	b.n	8003ef8 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003ee2:	f001 f815 	bl	8004f10 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	1ad2      	subs	r2, r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d902      	bls.n	8003ef8 <wait_spi_tx_event+0x28>
    {
      return -1;
 8003ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ef6:	e004      	b.n	8003f02 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 8003ef8:	4b04      	ldr	r3, [pc, #16]	@ (8003f0c <wait_spi_tx_event+0x3c>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d0f0      	beq.n	8003ee2 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8003f00:	2300      	movs	r3, #0
#endif
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20000e78 	.word	0x20000e78

08003f10 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	607a      	str	r2, [r7, #4]
 8003f1c:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 8003f22:	2201      	movs	r2, #1
 8003f24:	2101      	movs	r1, #1
 8003f26:	4834      	ldr	r0, [pc, #208]	@ (8003ff8 <SPI_WIFI_ReceiveData+0xe8>)
 8003f28:	f001 fd7a 	bl	8005a20 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8003f2c:	2003      	movs	r0, #3
 8003f2e:	f000 f8e3 	bl	80040f8 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7ff ff8b 	bl	8003e50 <wait_cmddata_rdy_rising_event>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	da02      	bge.n	8003f46 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8003f40:	f06f 0302 	mvn.w	r3, #2
 8003f44:	e054      	b.n	8003ff0 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8003f46:	2200      	movs	r2, #0
 8003f48:	2101      	movs	r1, #1
 8003f4a:	482b      	ldr	r0, [pc, #172]	@ (8003ff8 <SPI_WIFI_ReceiveData+0xe8>)
 8003f4c:	f001 fd68 	bl	8005a20 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003f50:	200f      	movs	r0, #15
 8003f52:	f000 f8d1 	bl	80040f8 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8003f56:	e03d      	b.n	8003fd4 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 8003f58:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003f5c:	897b      	ldrh	r3, [r7, #10]
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	db02      	blt.n	8003f68 <SPI_WIFI_ReceiveData+0x58>
 8003f62:	897b      	ldrh	r3, [r7, #10]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d13c      	bne.n	8003fe2 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 8003f68:	4b24      	ldr	r3, [pc, #144]	@ (8003ffc <SPI_WIFI_ReceiveData+0xec>)
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8003f6e:	f107 0314 	add.w	r3, r7, #20
 8003f72:	2201      	movs	r2, #1
 8003f74:	4619      	mov	r1, r3
 8003f76:	4822      	ldr	r0, [pc, #136]	@ (8004000 <SPI_WIFI_ReceiveData+0xf0>)
 8003f78:	f005 fb34 	bl	80095e4 <HAL_SPI_Receive_IT>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d007      	beq.n	8003f92 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8003f82:	2201      	movs	r2, #1
 8003f84:	2101      	movs	r1, #1
 8003f86:	481c      	ldr	r0, [pc, #112]	@ (8003ff8 <SPI_WIFI_ReceiveData+0xe8>)
 8003f88:	f001 fd4a 	bl	8005a20 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8003f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f90:	e02e      	b.n	8003ff0 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7ff ff7b 	bl	8003e90 <wait_spi_rx_event>

      pData[0] = tmp[0];
 8003f9a:	7d3a      	ldrb	r2, [r7, #20]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	3301      	adds	r3, #1
 8003fa4:	7d7a      	ldrb	r2, [r7, #21]
 8003fa6:	701a      	strb	r2, [r3, #0]
      length += 2;
 8003fa8:	8afb      	ldrh	r3, [r7, #22]
 8003faa:	3302      	adds	r3, #2
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	3302      	adds	r3, #2
 8003fb4:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 8003fb6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003fba:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8003fbe:	db09      	blt.n	8003fd4 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	2101      	movs	r1, #1
 8003fc4:	480c      	ldr	r0, [pc, #48]	@ (8003ff8 <SPI_WIFI_ReceiveData+0xe8>)
 8003fc6:	f001 fd2b 	bl	8005a20 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8003fca:	f7ff fea5 	bl	8003d18 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8003fce:	f06f 0303 	mvn.w	r3, #3
 8003fd2:	e00d      	b.n	8003ff0 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8003fd4:	2102      	movs	r1, #2
 8003fd6:	4808      	ldr	r0, [pc, #32]	@ (8003ff8 <SPI_WIFI_ReceiveData+0xe8>)
 8003fd8:	f001 fd0a 	bl	80059f0 <HAL_GPIO_ReadPin>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d0ba      	beq.n	8003f58 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	2101      	movs	r1, #1
 8003fe6:	4804      	ldr	r0, [pc, #16]	@ (8003ff8 <SPI_WIFI_ReceiveData+0xe8>)
 8003fe8:	f001 fd1a 	bl	8005a20 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8003fec:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	48001000 	.word	0x48001000
 8003ffc:	20000e74 	.word	0x20000e74
 8004000:	20000e10 	.word	0x20000e10

08004004 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af00      	add	r7, sp, #0
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	460b      	mov	r3, r1
 800400e:	607a      	str	r2, [r7, #4]
 8004010:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff fef9 	bl	8003e0c <wait_cmddata_rdy_high>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	da02      	bge.n	8004026 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8004020:	f04f 33ff 	mov.w	r3, #4294967295
 8004024:	e04f      	b.n	80040c6 <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 8004026:	4b2a      	ldr	r3, [pc, #168]	@ (80040d0 <SPI_WIFI_SendData+0xcc>)
 8004028:	2201      	movs	r2, #1
 800402a:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800402c:	2200      	movs	r2, #0
 800402e:	2101      	movs	r1, #1
 8004030:	4828      	ldr	r0, [pc, #160]	@ (80040d4 <SPI_WIFI_SendData+0xd0>)
 8004032:	f001 fcf5 	bl	8005a20 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8004036:	200f      	movs	r0, #15
 8004038:	f000 f85e 	bl	80040f8 <SPI_WIFI_DelayUs>
  if (len > 1)
 800403c:	897b      	ldrh	r3, [r7, #10]
 800403e:	2b01      	cmp	r3, #1
 8004040:	d919      	bls.n	8004076 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 8004042:	4b25      	ldr	r3, [pc, #148]	@ (80040d8 <SPI_WIFI_SendData+0xd4>)
 8004044:	2201      	movs	r2, #1
 8004046:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 8004048:	897b      	ldrh	r3, [r7, #10]
 800404a:	085b      	lsrs	r3, r3, #1
 800404c:	b29b      	uxth	r3, r3
 800404e:	461a      	mov	r2, r3
 8004050:	68f9      	ldr	r1, [r7, #12]
 8004052:	4822      	ldr	r0, [pc, #136]	@ (80040dc <SPI_WIFI_SendData+0xd8>)
 8004054:	f005 fa3e 	bl	80094d4 <HAL_SPI_Transmit_IT>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d007      	beq.n	800406e <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 800405e:	2201      	movs	r2, #1
 8004060:	2101      	movs	r1, #1
 8004062:	481c      	ldr	r0, [pc, #112]	@ (80040d4 <SPI_WIFI_SendData+0xd0>)
 8004064:	f001 fcdc 	bl	8005a20 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8004068:	f04f 33ff 	mov.w	r3, #4294967295
 800406c:	e02b      	b.n	80040c6 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4618      	mov	r0, r3
 8004072:	f7ff ff2d 	bl	8003ed0 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 8004076:	897b      	ldrh	r3, [r7, #10]
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	2b00      	cmp	r3, #0
 800407e:	d020      	beq.n	80040c2 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 8004080:	897b      	ldrh	r3, [r7, #10]
 8004082:	3b01      	subs	r3, #1
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	4413      	add	r3, r2
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 800408c:	230a      	movs	r3, #10
 800408e:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8004090:	4b11      	ldr	r3, [pc, #68]	@ (80040d8 <SPI_WIFI_SendData+0xd4>)
 8004092:	2201      	movs	r2, #1
 8004094:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8004096:	f107 0314 	add.w	r3, r7, #20
 800409a:	2201      	movs	r2, #1
 800409c:	4619      	mov	r1, r3
 800409e:	480f      	ldr	r0, [pc, #60]	@ (80040dc <SPI_WIFI_SendData+0xd8>)
 80040a0:	f005 fa18 	bl	80094d4 <HAL_SPI_Transmit_IT>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d007      	beq.n	80040ba <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 80040aa:	2201      	movs	r2, #1
 80040ac:	2101      	movs	r1, #1
 80040ae:	4809      	ldr	r0, [pc, #36]	@ (80040d4 <SPI_WIFI_SendData+0xd0>)
 80040b0:	f001 fcb6 	bl	8005a20 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80040b4:	f04f 33ff 	mov.w	r3, #4294967295
 80040b8:	e005      	b.n	80040c6 <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4618      	mov	r0, r3
 80040be:	f7ff ff07 	bl	8003ed0 <wait_spi_tx_event>
    
  }
  return len;
 80040c2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3718      	adds	r7, #24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	20000e7c 	.word	0x20000e7c
 80040d4:	48001000 	.word	0x48001000
 80040d8:	20000e78 	.word	0x20000e78
 80040dc:	20000e10 	.word	0x20000e10

080040e0 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 ff1d 	bl	8004f28 <HAL_Delay>
}
 80040ee:	bf00      	nop
 80040f0:	3708      	adds	r7, #8
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
	...

080040f8 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8004100:	2300      	movs	r3, #0
 8004102:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8004104:	2300      	movs	r3, #0
 8004106:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 8004108:	4b20      	ldr	r3, [pc, #128]	@ (800418c <SPI_WIFI_DelayUs+0x94>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d122      	bne.n	8004156 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 8004110:	4b1f      	ldr	r3, [pc, #124]	@ (8004190 <SPI_WIFI_DelayUs+0x98>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a1f      	ldr	r2, [pc, #124]	@ (8004194 <SPI_WIFI_DelayUs+0x9c>)
 8004116:	fba2 2303 	umull	r2, r3, r2, r3
 800411a:	099b      	lsrs	r3, r3, #6
 800411c:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 800411e:	2300      	movs	r3, #0
 8004120:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 8004126:	f000 fef3 	bl	8004f10 <HAL_GetTick>
 800412a:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 800412c:	e002      	b.n	8004134 <SPI_WIFI_DelayUs+0x3c>
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	3b01      	subs	r3, #1
 8004132:	60bb      	str	r3, [r7, #8]
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1f9      	bne.n	800412e <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 800413a:	f000 fee9 	bl	8004f10 <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	4a11      	ldr	r2, [pc, #68]	@ (800418c <SPI_WIFI_DelayUs+0x94>)
 8004146:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8004148:	4b10      	ldr	r3, [pc, #64]	@ (800418c <SPI_WIFI_DelayUs+0x94>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d102      	bne.n	8004156 <SPI_WIFI_DelayUs+0x5e>
 8004150:	4b0e      	ldr	r3, [pc, #56]	@ (800418c <SPI_WIFI_DelayUs+0x94>)
 8004152:	2201      	movs	r2, #1
 8004154:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8004156:	4b0e      	ldr	r3, [pc, #56]	@ (8004190 <SPI_WIFI_DelayUs+0x98>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a0f      	ldr	r2, [pc, #60]	@ (8004198 <SPI_WIFI_DelayUs+0xa0>)
 800415c:	fba2 2303 	umull	r2, r3, r2, r3
 8004160:	0c9a      	lsrs	r2, r3, #18
 8004162:	4b0a      	ldr	r3, [pc, #40]	@ (800418c <SPI_WIFI_DelayUs+0x94>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	fbb2 f3f3 	udiv	r3, r2, r3
 800416a:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	fb02 f303 	mul.w	r3, r2, r3
 8004174:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8004176:	e002      	b.n	800417e <SPI_WIFI_DelayUs+0x86>
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	3b01      	subs	r3, #1
 800417c:	60bb      	str	r3, [r7, #8]
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d1f9      	bne.n	8004178 <SPI_WIFI_DelayUs+0x80>
  return;
 8004184:	bf00      	nop
}
 8004186:	3718      	adds	r7, #24
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	20000e80 	.word	0x20000e80
 8004190:	20000070 	.word	0x20000070
 8004194:	10624dd3 	.word	0x10624dd3
 8004198:	431bde83 	.word	0x431bde83

0800419c <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 80041a4:	4b06      	ldr	r3, [pc, #24]	@ (80041c0 <HAL_SPI_RxCpltCallback+0x24>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 80041ac:	4b04      	ldr	r3, [pc, #16]	@ (80041c0 <HAL_SPI_RxCpltCallback+0x24>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	601a      	str	r2, [r3, #0]
  }
}
 80041b2:	bf00      	nop
 80041b4:	370c      	adds	r7, #12
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	20000e74 	.word	0x20000e74

080041c4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 80041cc:	4b06      	ldr	r3, [pc, #24]	@ (80041e8 <HAL_SPI_TxCpltCallback+0x24>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d002      	beq.n	80041da <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 80041d4:	4b04      	ldr	r3, [pc, #16]	@ (80041e8 <HAL_SPI_TxCpltCallback+0x24>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	601a      	str	r2, [r3, #0]
  }
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	20000e78 	.word	0x20000e78

080041ec <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 80041ec:	b480      	push	{r7}
 80041ee:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 80041f0:	4b05      	ldr	r3, [pc, #20]	@ (8004208 <SPI_WIFI_ISR+0x1c>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d102      	bne.n	80041fe <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 80041f8:	4b03      	ldr	r3, [pc, #12]	@ (8004208 <SPI_WIFI_ISR+0x1c>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	601a      	str	r2, [r3, #0]
   }
}
 80041fe:	bf00      	nop
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr
 8004208:	20000e7c 	.word	0x20000e7c

0800420c <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8004216:	88fb      	ldrh	r3, [r7, #6]
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2120      	movs	r1, #32
 800421c:	4618      	mov	r0, r3
 800421e:	f000 fcbd 	bl	8004b9c <SENSOR_IO_Read>
 8004222:	4603      	mov	r3, r0
 8004224:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8004226:	7bfb      	ldrb	r3, [r7, #15]
 8004228:	f023 0304 	bic.w	r3, r3, #4
 800422c:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 800422e:	7bfb      	ldrb	r3, [r7, #15]
 8004230:	f043 0304 	orr.w	r3, r3, #4
 8004234:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8004236:	7bfb      	ldrb	r3, [r7, #15]
 8004238:	f023 0303 	bic.w	r3, r3, #3
 800423c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800423e:	7bfb      	ldrb	r3, [r7, #15]
 8004240:	f043 0301 	orr.w	r3, r3, #1
 8004244:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8004246:	7bfb      	ldrb	r3, [r7, #15]
 8004248:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800424c:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800424e:	88fb      	ldrh	r3, [r7, #6]
 8004250:	b2db      	uxtb	r3, r3
 8004252:	7bfa      	ldrb	r2, [r7, #15]
 8004254:	2120      	movs	r1, #32
 8004256:	4618      	mov	r0, r3
 8004258:	f000 fc86 	bl	8004b68 <SENSOR_IO_Write>
}
 800425c:	bf00      	nop
 800425e:	3710      	adds	r7, #16
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	4603      	mov	r3, r0
 800426c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800426e:	2300      	movs	r3, #0
 8004270:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8004272:	f000 fc6f 	bl	8004b54 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8004276:	88fb      	ldrh	r3, [r7, #6]
 8004278:	b2db      	uxtb	r3, r3
 800427a:	210f      	movs	r1, #15
 800427c:	4618      	mov	r0, r3
 800427e:	f000 fc8d 	bl	8004b9c <SENSOR_IO_Read>
 8004282:	4603      	mov	r3, r0
 8004284:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8004286:	7bfb      	ldrb	r3, [r7, #15]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3710      	adds	r7, #16
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b088      	sub	sp, #32
 8004294:	af00      	add	r7, sp, #0
 8004296:	4603      	mov	r3, r0
 8004298:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800429a:	88fb      	ldrh	r3, [r7, #6]
 800429c:	b2d8      	uxtb	r0, r3
 800429e:	f107 020c 	add.w	r2, r7, #12
 80042a2:	2302      	movs	r3, #2
 80042a4:	21b0      	movs	r1, #176	@ 0xb0
 80042a6:	f000 fc97 	bl	8004bd8 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 80042aa:	7b3b      	ldrb	r3, [r7, #12]
 80042ac:	085b      	lsrs	r3, r3, #1
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 80042b2:	7b7b      	ldrb	r3, [r7, #13]
 80042b4:	085b      	lsrs	r3, r3, #1
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 80042ba:	88fb      	ldrh	r3, [r7, #6]
 80042bc:	b2d8      	uxtb	r0, r3
 80042be:	f107 020c 	add.w	r2, r7, #12
 80042c2:	2302      	movs	r3, #2
 80042c4:	21b6      	movs	r1, #182	@ 0xb6
 80042c6:	f000 fc87 	bl	8004bd8 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80042ca:	7b7b      	ldrb	r3, [r7, #13]
 80042cc:	b21b      	sxth	r3, r3
 80042ce:	021b      	lsls	r3, r3, #8
 80042d0:	b21a      	sxth	r2, r3
 80042d2:	7b3b      	ldrb	r3, [r7, #12]
 80042d4:	b21b      	sxth	r3, r3
 80042d6:	4313      	orrs	r3, r2
 80042d8:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 80042da:	88fb      	ldrh	r3, [r7, #6]
 80042dc:	b2d8      	uxtb	r0, r3
 80042de:	f107 020c 	add.w	r2, r7, #12
 80042e2:	2302      	movs	r3, #2
 80042e4:	21ba      	movs	r1, #186	@ 0xba
 80042e6:	f000 fc77 	bl	8004bd8 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80042ea:	7b7b      	ldrb	r3, [r7, #13]
 80042ec:	b21b      	sxth	r3, r3
 80042ee:	021b      	lsls	r3, r3, #8
 80042f0:	b21a      	sxth	r2, r3
 80042f2:	7b3b      	ldrb	r3, [r7, #12]
 80042f4:	b21b      	sxth	r3, r3
 80042f6:	4313      	orrs	r3, r2
 80042f8:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80042fa:	88fb      	ldrh	r3, [r7, #6]
 80042fc:	b2d8      	uxtb	r0, r3
 80042fe:	f107 020c 	add.w	r2, r7, #12
 8004302:	2302      	movs	r3, #2
 8004304:	21a8      	movs	r1, #168	@ 0xa8
 8004306:	f000 fc67 	bl	8004bd8 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800430a:	7b7b      	ldrb	r3, [r7, #13]
 800430c:	b21b      	sxth	r3, r3
 800430e:	021b      	lsls	r3, r3, #8
 8004310:	b21a      	sxth	r2, r3
 8004312:	7b3b      	ldrb	r3, [r7, #12]
 8004314:	b21b      	sxth	r3, r3
 8004316:	4313      	orrs	r3, r2
 8004318:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 800431a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800431e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	ee07 3a90 	vmov	s15, r3
 8004328:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800432c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004330:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	ee07 3a90 	vmov	s15, r3
 800433a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800433e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004342:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004346:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	ee07 3a90 	vmov	s15, r3
 8004350:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004354:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004358:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800435c:	ee07 3a90 	vmov	s15, r3
 8004360:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004368:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 800436c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004370:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004374:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004378:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800437c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004380:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80043c4 <HTS221_H_ReadHumidity+0x134>
 8004384:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800438c:	dd01      	ble.n	8004392 <HTS221_H_ReadHumidity+0x102>
 800438e:	4b0e      	ldr	r3, [pc, #56]	@ (80043c8 <HTS221_H_ReadHumidity+0x138>)
 8004390:	e00a      	b.n	80043a8 <HTS221_H_ReadHumidity+0x118>
        : tmp_f;
 8004392:	edd7 7a04 	vldr	s15, [r7, #16]
 8004396:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800439a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800439e:	d502      	bpl.n	80043a6 <HTS221_H_ReadHumidity+0x116>
 80043a0:	f04f 0300 	mov.w	r3, #0
 80043a4:	e000      	b.n	80043a8 <HTS221_H_ReadHumidity+0x118>
 80043a6:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 80043a8:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 80043aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80043ae:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80043b2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80043b6:	eef0 7a66 	vmov.f32	s15, s13
}
 80043ba:	eeb0 0a67 	vmov.f32	s0, s15
 80043be:	3720      	adds	r7, #32
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	447a0000 	.word	0x447a0000
 80043c8:	447a0000 	.word	0x447a0000

080043cc <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	4603      	mov	r3, r0
 80043d4:	6039      	str	r1, [r7, #0]
 80043d6:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80043d8:	88fb      	ldrh	r3, [r7, #6]
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	2120      	movs	r1, #32
 80043de:	4618      	mov	r0, r3
 80043e0:	f000 fbdc 	bl	8004b9c <SENSOR_IO_Read>
 80043e4:	4603      	mov	r3, r0
 80043e6:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
 80043ea:	f023 0304 	bic.w	r3, r3, #4
 80043ee:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80043f0:	7bfb      	ldrb	r3, [r7, #15]
 80043f2:	f043 0304 	orr.w	r3, r3, #4
 80043f6:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80043f8:	7bfb      	ldrb	r3, [r7, #15]
 80043fa:	f023 0303 	bic.w	r3, r3, #3
 80043fe:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8004400:	7bfb      	ldrb	r3, [r7, #15]
 8004402:	f043 0301 	orr.w	r3, r3, #1
 8004406:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8004408:	7bfb      	ldrb	r3, [r7, #15]
 800440a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800440e:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8004410:	88fb      	ldrh	r3, [r7, #6]
 8004412:	b2db      	uxtb	r3, r3
 8004414:	7bfa      	ldrb	r2, [r7, #15]
 8004416:	2120      	movs	r1, #32
 8004418:	4618      	mov	r0, r3
 800441a:	f000 fba5 	bl	8004b68 <SENSOR_IO_Write>
}
 800441e:	bf00      	nop
 8004420:	3710      	adds	r7, #16
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b088      	sub	sp, #32
 800442a:	af00      	add	r7, sp, #0
 800442c:	4603      	mov	r3, r0
 800442e:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8004430:	88fb      	ldrh	r3, [r7, #6]
 8004432:	b2d8      	uxtb	r0, r3
 8004434:	f107 0208 	add.w	r2, r7, #8
 8004438:	2302      	movs	r3, #2
 800443a:	21b2      	movs	r1, #178	@ 0xb2
 800443c:	f000 fbcc 	bl	8004bd8 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8004440:	88fb      	ldrh	r3, [r7, #6]
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2135      	movs	r1, #53	@ 0x35
 8004446:	4618      	mov	r0, r3
 8004448:	f000 fba8 	bl	8004b9c <SENSOR_IO_Read>
 800444c:	4603      	mov	r3, r0
 800444e:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8004450:	7ffb      	ldrb	r3, [r7, #31]
 8004452:	b21b      	sxth	r3, r3
 8004454:	021b      	lsls	r3, r3, #8
 8004456:	b21b      	sxth	r3, r3
 8004458:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800445c:	b21a      	sxth	r2, r3
 800445e:	7a3b      	ldrb	r3, [r7, #8]
 8004460:	b21b      	sxth	r3, r3
 8004462:	4313      	orrs	r3, r2
 8004464:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8004466:	7ffb      	ldrb	r3, [r7, #31]
 8004468:	b21b      	sxth	r3, r3
 800446a:	019b      	lsls	r3, r3, #6
 800446c:	b21b      	sxth	r3, r3
 800446e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004472:	b21a      	sxth	r2, r3
 8004474:	7a7b      	ldrb	r3, [r7, #9]
 8004476:	b21b      	sxth	r3, r3
 8004478:	4313      	orrs	r3, r2
 800447a:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 800447c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004480:	10db      	asrs	r3, r3, #3
 8004482:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8004484:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004488:	10db      	asrs	r3, r3, #3
 800448a:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 800448c:	88fb      	ldrh	r3, [r7, #6]
 800448e:	b2d8      	uxtb	r0, r3
 8004490:	f107 0208 	add.w	r2, r7, #8
 8004494:	2304      	movs	r3, #4
 8004496:	21bc      	movs	r1, #188	@ 0xbc
 8004498:	f000 fb9e 	bl	8004bd8 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800449c:	7a7b      	ldrb	r3, [r7, #9]
 800449e:	b21b      	sxth	r3, r3
 80044a0:	021b      	lsls	r3, r3, #8
 80044a2:	b21a      	sxth	r2, r3
 80044a4:	7a3b      	ldrb	r3, [r7, #8]
 80044a6:	b21b      	sxth	r3, r3
 80044a8:	4313      	orrs	r3, r2
 80044aa:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80044ac:	7afb      	ldrb	r3, [r7, #11]
 80044ae:	b21b      	sxth	r3, r3
 80044b0:	021b      	lsls	r3, r3, #8
 80044b2:	b21a      	sxth	r2, r3
 80044b4:	7abb      	ldrb	r3, [r7, #10]
 80044b6:	b21b      	sxth	r3, r3
 80044b8:	4313      	orrs	r3, r2
 80044ba:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 80044bc:	88fb      	ldrh	r3, [r7, #6]
 80044be:	b2d8      	uxtb	r0, r3
 80044c0:	f107 0208 	add.w	r2, r7, #8
 80044c4:	2302      	movs	r3, #2
 80044c6:	21aa      	movs	r1, #170	@ 0xaa
 80044c8:	f000 fb86 	bl	8004bd8 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80044cc:	7a7b      	ldrb	r3, [r7, #9]
 80044ce:	b21b      	sxth	r3, r3
 80044d0:	021b      	lsls	r3, r3, #8
 80044d2:	b21a      	sxth	r2, r3
 80044d4:	7a3b      	ldrb	r3, [r7, #8]
 80044d6:	b21b      	sxth	r3, r3
 80044d8:	4313      	orrs	r3, r2
 80044da:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80044dc:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80044e0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	ee07 3a90 	vmov	s15, r3
 80044ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80044ee:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80044f2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	ee07 3a90 	vmov	s15, r3
 80044fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004500:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004504:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004508:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	ee07 3a90 	vmov	s15, r3
 8004512:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004516:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800451a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800451e:	ee07 3a90 	vmov	s15, r3
 8004522:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004526:	ee77 7a27 	vadd.f32	s15, s14, s15
 800452a:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	ee07 3a90 	vmov	s15, r3
}
 8004534:	eeb0 0a67 	vmov.f32	s0, s15
 8004538:	3720      	adds	r7, #32
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}

0800453e <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 800453e:	b580      	push	{r7, lr}
 8004540:	b084      	sub	sp, #16
 8004542:	af00      	add	r7, sp, #0
 8004544:	4603      	mov	r3, r0
 8004546:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004548:	2300      	movs	r3, #0
 800454a:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800454c:	2110      	movs	r1, #16
 800454e:	20d4      	movs	r0, #212	@ 0xd4
 8004550:	f000 fb24 	bl	8004b9c <SENSOR_IO_Read>
 8004554:	4603      	mov	r3, r0
 8004556:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8004558:	88fb      	ldrh	r3, [r7, #6]
 800455a:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 800455c:	7bbb      	ldrb	r3, [r7, #14]
 800455e:	f003 0303 	and.w	r3, r3, #3
 8004562:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8004564:	7bba      	ldrb	r2, [r7, #14]
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	4313      	orrs	r3, r2
 800456a:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 800456c:	7bbb      	ldrb	r3, [r7, #14]
 800456e:	461a      	mov	r2, r3
 8004570:	2110      	movs	r1, #16
 8004572:	20d4      	movs	r0, #212	@ 0xd4
 8004574:	f000 faf8 	bl	8004b68 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8004578:	2112      	movs	r1, #18
 800457a:	20d4      	movs	r0, #212	@ 0xd4
 800457c:	f000 fb0e 	bl	8004b9c <SENSOR_IO_Read>
 8004580:	4603      	mov	r3, r0
 8004582:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8004584:	88fb      	ldrh	r3, [r7, #6]
 8004586:	0a1b      	lsrs	r3, r3, #8
 8004588:	b29b      	uxth	r3, r3
 800458a:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 800458c:	7bbb      	ldrb	r3, [r7, #14]
 800458e:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8004592:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8004594:	7bba      	ldrb	r2, [r7, #14]
 8004596:	7bfb      	ldrb	r3, [r7, #15]
 8004598:	4313      	orrs	r3, r2
 800459a:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800459c:	7bbb      	ldrb	r3, [r7, #14]
 800459e:	461a      	mov	r2, r3
 80045a0:	2112      	movs	r1, #18
 80045a2:	20d4      	movs	r0, #212	@ 0xd4
 80045a4:	f000 fae0 	bl	8004b68 <SENSOR_IO_Write>
}
 80045a8:	bf00      	nop
 80045aa:	3710      	adds	r7, #16
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80045b6:	2300      	movs	r3, #0
 80045b8:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80045ba:	2110      	movs	r1, #16
 80045bc:	20d4      	movs	r0, #212	@ 0xd4
 80045be:	f000 faed 	bl	8004b9c <SENSOR_IO_Read>
 80045c2:	4603      	mov	r3, r0
 80045c4:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 80045c6:	79fb      	ldrb	r3, [r7, #7]
 80045c8:	f003 030f 	and.w	r3, r3, #15
 80045cc:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80045ce:	79fb      	ldrb	r3, [r7, #7]
 80045d0:	461a      	mov	r2, r3
 80045d2:	2110      	movs	r1, #16
 80045d4:	20d4      	movs	r0, #212	@ 0xd4
 80045d6:	f000 fac7 	bl	8004b68 <SENSOR_IO_Write>
}
 80045da:	bf00      	nop
 80045dc:	3708      	adds	r7, #8
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 80045e2:	b580      	push	{r7, lr}
 80045e4:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 80045e6:	f000 fab5 	bl	8004b54 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 80045ea:	210f      	movs	r1, #15
 80045ec:	20d4      	movs	r0, #212	@ 0xd4
 80045ee:	f000 fad5 	bl	8004b9c <SENSOR_IO_Read>
 80045f2:	4603      	mov	r3, r0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	4603      	mov	r3, r0
 8004600:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004602:	2300      	movs	r3, #0
 8004604:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8004606:	2115      	movs	r1, #21
 8004608:	20d4      	movs	r0, #212	@ 0xd4
 800460a:	f000 fac7 	bl	8004b9c <SENSOR_IO_Read>
 800460e:	4603      	mov	r3, r0
 8004610:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8004612:	7bfb      	ldrb	r3, [r7, #15]
 8004614:	f023 0310 	bic.w	r3, r3, #16
 8004618:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800461a:	88fb      	ldrh	r3, [r7, #6]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d003      	beq.n	8004628 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8004620:	7bfb      	ldrb	r3, [r7, #15]
 8004622:	f043 0310 	orr.w	r3, r3, #16
 8004626:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8004628:	7bfb      	ldrb	r3, [r7, #15]
 800462a:	461a      	mov	r2, r3
 800462c:	2115      	movs	r1, #21
 800462e:	20d4      	movs	r0, #212	@ 0xd4
 8004630:	f000 fa9a 	bl	8004b68 <SENSOR_IO_Write>
}
 8004634:	bf00      	nop
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b088      	sub	sp, #32
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8004644:	2300      	movs	r3, #0
 8004646:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8004648:	2300      	movs	r3, #0
 800464a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 800464c:	f04f 0300 	mov.w	r3, #0
 8004650:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8004652:	2110      	movs	r1, #16
 8004654:	20d4      	movs	r0, #212	@ 0xd4
 8004656:	f000 faa1 	bl	8004b9c <SENSOR_IO_Read>
 800465a:	4603      	mov	r3, r0
 800465c:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 800465e:	f107 0208 	add.w	r2, r7, #8
 8004662:	2306      	movs	r3, #6
 8004664:	2128      	movs	r1, #40	@ 0x28
 8004666:	20d4      	movs	r0, #212	@ 0xd4
 8004668:	f000 fab6 	bl	8004bd8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 800466c:	2300      	movs	r3, #0
 800466e:	77fb      	strb	r3, [r7, #31]
 8004670:	e01a      	b.n	80046a8 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8004672:	7ffb      	ldrb	r3, [r7, #31]
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	3301      	adds	r3, #1
 8004678:	3320      	adds	r3, #32
 800467a:	443b      	add	r3, r7
 800467c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004680:	021b      	lsls	r3, r3, #8
 8004682:	b29b      	uxth	r3, r3
 8004684:	7ffa      	ldrb	r2, [r7, #31]
 8004686:	0052      	lsls	r2, r2, #1
 8004688:	3220      	adds	r2, #32
 800468a:	443a      	add	r2, r7
 800468c:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8004690:	4413      	add	r3, r2
 8004692:	b29a      	uxth	r2, r3
 8004694:	7ffb      	ldrb	r3, [r7, #31]
 8004696:	b212      	sxth	r2, r2
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	3320      	adds	r3, #32
 800469c:	443b      	add	r3, r7
 800469e:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80046a2:	7ffb      	ldrb	r3, [r7, #31]
 80046a4:	3301      	adds	r3, #1
 80046a6:	77fb      	strb	r3, [r7, #31]
 80046a8:	7ffb      	ldrb	r3, [r7, #31]
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d9e1      	bls.n	8004672 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80046ae:	7dfb      	ldrb	r3, [r7, #23]
 80046b0:	f003 030c 	and.w	r3, r3, #12
 80046b4:	2b0c      	cmp	r3, #12
 80046b6:	d829      	bhi.n	800470c <LSM6DSL_AccReadXYZ+0xd0>
 80046b8:	a201      	add	r2, pc, #4	@ (adr r2, 80046c0 <LSM6DSL_AccReadXYZ+0x84>)
 80046ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046be:	bf00      	nop
 80046c0:	080046f5 	.word	0x080046f5
 80046c4:	0800470d 	.word	0x0800470d
 80046c8:	0800470d 	.word	0x0800470d
 80046cc:	0800470d 	.word	0x0800470d
 80046d0:	08004707 	.word	0x08004707
 80046d4:	0800470d 	.word	0x0800470d
 80046d8:	0800470d 	.word	0x0800470d
 80046dc:	0800470d 	.word	0x0800470d
 80046e0:	080046fb 	.word	0x080046fb
 80046e4:	0800470d 	.word	0x0800470d
 80046e8:	0800470d 	.word	0x0800470d
 80046ec:	0800470d 	.word	0x0800470d
 80046f0:	08004701 	.word	0x08004701
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 80046f4:	4b18      	ldr	r3, [pc, #96]	@ (8004758 <LSM6DSL_AccReadXYZ+0x11c>)
 80046f6:	61bb      	str	r3, [r7, #24]
    break;
 80046f8:	e008      	b.n	800470c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 80046fa:	4b18      	ldr	r3, [pc, #96]	@ (800475c <LSM6DSL_AccReadXYZ+0x120>)
 80046fc:	61bb      	str	r3, [r7, #24]
    break;
 80046fe:	e005      	b.n	800470c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8004700:	4b17      	ldr	r3, [pc, #92]	@ (8004760 <LSM6DSL_AccReadXYZ+0x124>)
 8004702:	61bb      	str	r3, [r7, #24]
    break;
 8004704:	e002      	b.n	800470c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8004706:	4b17      	ldr	r3, [pc, #92]	@ (8004764 <LSM6DSL_AccReadXYZ+0x128>)
 8004708:	61bb      	str	r3, [r7, #24]
    break;    
 800470a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 800470c:	2300      	movs	r3, #0
 800470e:	77fb      	strb	r3, [r7, #31]
 8004710:	e01a      	b.n	8004748 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8004712:	7ffb      	ldrb	r3, [r7, #31]
 8004714:	005b      	lsls	r3, r3, #1
 8004716:	3320      	adds	r3, #32
 8004718:	443b      	add	r3, r7
 800471a:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800471e:	ee07 3a90 	vmov	s15, r3
 8004722:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004726:	edd7 7a06 	vldr	s15, [r7, #24]
 800472a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800472e:	7ffb      	ldrb	r3, [r7, #31]
 8004730:	005b      	lsls	r3, r3, #1
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	4413      	add	r3, r2
 8004736:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800473a:	ee17 2a90 	vmov	r2, s15
 800473e:	b212      	sxth	r2, r2
 8004740:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8004742:	7ffb      	ldrb	r3, [r7, #31]
 8004744:	3301      	adds	r3, #1
 8004746:	77fb      	strb	r3, [r7, #31]
 8004748:	7ffb      	ldrb	r3, [r7, #31]
 800474a:	2b02      	cmp	r3, #2
 800474c:	d9e1      	bls.n	8004712 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 800474e:	bf00      	nop
 8004750:	bf00      	nop
 8004752:	3720      	adds	r7, #32
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	3d79db23 	.word	0x3d79db23
 800475c:	3df9db23 	.word	0x3df9db23
 8004760:	3e79db23 	.word	0x3e79db23
 8004764:	3ef9db23 	.word	0x3ef9db23

08004768 <LSM6DSL_FifoReset>:
    pfData[i]=( float )(pnRawData[i] * sensitivity);
  }
}

void LSM6DSL_FifoReset(void)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
  /* Poner FIFO en bypass y volver a FIFO para “vaciarla” */
  uint8_t ctrl5 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5);
 800476e:	210a      	movs	r1, #10
 8004770:	20d4      	movs	r0, #212	@ 0xd4
 8004772:	f000 fa13 	bl	8004b9c <SENSOR_IO_Read>
 8004776:	4603      	mov	r3, r0
 8004778:	71fb      	strb	r3, [r7, #7]

  /* FIFO_MODE[2:0] = 000 bypass (mantén ODR bits) */
  ctrl5 &= ~0x07;
 800477a:	79fb      	ldrb	r3, [r7, #7]
 800477c:	f023 0307 	bic.w	r3, r3, #7
 8004780:	71fb      	strb	r3, [r7, #7]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5, ctrl5);
 8004782:	79fb      	ldrb	r3, [r7, #7]
 8004784:	461a      	mov	r2, r3
 8004786:	210a      	movs	r1, #10
 8004788:	20d4      	movs	r0, #212	@ 0xd4
 800478a:	f000 f9ed 	bl	8004b68 <SENSOR_IO_Write>

  /* vuelve a FIFO mode (001) */
  ctrl5 = (ctrl5 & ~0x07) | 0x01;
 800478e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004792:	f023 0307 	bic.w	r3, r3, #7
 8004796:	b25b      	sxtb	r3, r3
 8004798:	f043 0301 	orr.w	r3, r3, #1
 800479c:	b25b      	sxtb	r3, r3
 800479e:	71fb      	strb	r3, [r7, #7]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5, ctrl5);
 80047a0:	79fb      	ldrb	r3, [r7, #7]
 80047a2:	461a      	mov	r2, r3
 80047a4:	210a      	movs	r1, #10
 80047a6:	20d4      	movs	r0, #212	@ 0xd4
 80047a8:	f000 f9de 	bl	8004b68 <SENSOR_IO_Write>
}
 80047ac:	bf00      	nop
 80047ae:	3708      	adds	r7, #8
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <LSM6DSL_FifoGetLevelWords>:

uint16_t LSM6DSL_FifoGetLevelWords(void)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
  uint8_t s1 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_STATUS1);
 80047ba:	213a      	movs	r1, #58	@ 0x3a
 80047bc:	20d4      	movs	r0, #212	@ 0xd4
 80047be:	f000 f9ed 	bl	8004b9c <SENSOR_IO_Read>
 80047c2:	4603      	mov	r3, r0
 80047c4:	71fb      	strb	r3, [r7, #7]
  uint8_t s2 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_STATUS2);
 80047c6:	213b      	movs	r1, #59	@ 0x3b
 80047c8:	20d4      	movs	r0, #212	@ 0xd4
 80047ca:	f000 f9e7 	bl	8004b9c <SENSOR_IO_Read>
 80047ce:	4603      	mov	r3, r0
 80047d0:	71bb      	strb	r3, [r7, #6]
  return (uint16_t)(((uint16_t)(s2 & 0x0F) << 8) | s1);
 80047d2:	79bb      	ldrb	r3, [r7, #6]
 80047d4:	b21b      	sxth	r3, r3
 80047d6:	021b      	lsls	r3, r3, #8
 80047d8:	b21b      	sxth	r3, r3
 80047da:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80047de:	b21a      	sxth	r2, r3
 80047e0:	79fb      	ldrb	r3, [r7, #7]
 80047e2:	b21b      	sxth	r3, r3
 80047e4:	4313      	orrs	r3, r2
 80047e6:	b21b      	sxth	r3, r3
 80047e8:	b29b      	uxth	r3, r3
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3708      	adds	r7, #8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <LSM6DSL_FifoReadXYZRaw>:

void LSM6DSL_FifoReadXYZRaw(int16_t *x, int16_t *y, int16_t *z)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b086      	sub	sp, #24
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	60f8      	str	r0, [r7, #12]
 80047fa:	60b9      	str	r1, [r7, #8]
 80047fc:	607a      	str	r2, [r7, #4]
  uint8_t buf[6];

  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW,
 80047fe:	f107 0210 	add.w	r2, r7, #16
 8004802:	2306      	movs	r3, #6
 8004804:	213e      	movs	r1, #62	@ 0x3e
 8004806:	20d4      	movs	r0, #212	@ 0xd4
 8004808:	f000 f9e6 	bl	8004bd8 <SENSOR_IO_ReadMultiple>
                         LSM6DSL_ACC_GYRO_FIFO_DATA_OUT_L,
                         buf, 6);

  *x = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);
 800480c:	7c7b      	ldrb	r3, [r7, #17]
 800480e:	b21b      	sxth	r3, r3
 8004810:	021b      	lsls	r3, r3, #8
 8004812:	b21a      	sxth	r2, r3
 8004814:	7c3b      	ldrb	r3, [r7, #16]
 8004816:	b21b      	sxth	r3, r3
 8004818:	4313      	orrs	r3, r2
 800481a:	b21a      	sxth	r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	801a      	strh	r2, [r3, #0]
  *y = (int16_t)((uint16_t)buf[3] << 8 | buf[2]);
 8004820:	7cfb      	ldrb	r3, [r7, #19]
 8004822:	b21b      	sxth	r3, r3
 8004824:	021b      	lsls	r3, r3, #8
 8004826:	b21a      	sxth	r2, r3
 8004828:	7cbb      	ldrb	r3, [r7, #18]
 800482a:	b21b      	sxth	r3, r3
 800482c:	4313      	orrs	r3, r2
 800482e:	b21a      	sxth	r2, r3
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	801a      	strh	r2, [r3, #0]
  *z = (int16_t)((uint16_t)buf[5] << 8 | buf[4]);
 8004834:	7d7b      	ldrb	r3, [r7, #21]
 8004836:	b21b      	sxth	r3, r3
 8004838:	021b      	lsls	r3, r3, #8
 800483a:	b21a      	sxth	r2, r3
 800483c:	7d3b      	ldrb	r3, [r7, #20]
 800483e:	b21b      	sxth	r3, r3
 8004840:	4313      	orrs	r3, r2
 8004842:	b21a      	sxth	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	801a      	strh	r2, [r3, #0]
}
 8004848:	bf00      	nop
 800484a:	3718      	adds	r7, #24
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}

08004850 <LSM6DSL_FifoConfig>:

void LSM6DSL_FifoConfig(uint16_t samples_xyz)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	4603      	mov	r3, r0
 8004858:	80fb      	strh	r3, [r7, #6]
  uint16_t watermark_words = samples_xyz * 3; /* XYZ = 3 words */
 800485a:	88fb      	ldrh	r3, [r7, #6]
 800485c:	461a      	mov	r2, r3
 800485e:	0052      	lsls	r2, r2, #1
 8004860:	4413      	add	r3, r2
 8004862:	81fb      	strh	r3, [r7, #14]
  uint8_t wtm_l = (uint8_t)(watermark_words & 0xFF);
 8004864:	89fb      	ldrh	r3, [r7, #14]
 8004866:	737b      	strb	r3, [r7, #13]
  uint8_t wtm_h = (uint8_t)((watermark_words >> 8) & 0x0F);
 8004868:	89fb      	ldrh	r3, [r7, #14]
 800486a:	0a1b      	lsrs	r3, r3, #8
 800486c:	b29b      	uxth	r3, r3
 800486e:	b2db      	uxtb	r3, r3
 8004870:	f003 030f 	and.w	r3, r3, #15
 8004874:	733b      	strb	r3, [r7, #12]

  /* Asegura auto-increment (IF_INC) y BDU como ya haces en AccInit */
  uint8_t tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8004876:	2112      	movs	r1, #18
 8004878:	20d4      	movs	r0, #212	@ 0xd4
 800487a:	f000 f98f 	bl	8004b9c <SENSOR_IO_Read>
 800487e:	4603      	mov	r3, r0
 8004880:	72fb      	strb	r3, [r7, #11]
  tmp |= LSM6DSL_ACC_GYRO_IF_INC_ENABLED; /* 0x04 */
 8004882:	7afb      	ldrb	r3, [r7, #11]
 8004884:	f043 0304 	orr.w	r3, r3, #4
 8004888:	72fb      	strb	r3, [r7, #11]
  tmp |= LSM6DSL_BDU_BLOCK_UPDATE;        /* 0x40 */
 800488a:	7afb      	ldrb	r3, [r7, #11]
 800488c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004890:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8004892:	7afb      	ldrb	r3, [r7, #11]
 8004894:	461a      	mov	r2, r3
 8004896:	2112      	movs	r1, #18
 8004898:	20d4      	movs	r0, #212	@ 0xd4
 800489a:	f000 f965 	bl	8004b68 <SENSOR_IO_Write>

  /* Configura acelerómetro en modo normal (ej 52Hz, 2G) */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800489e:	2110      	movs	r1, #16
 80048a0:	20d4      	movs	r0, #212	@ 0xd4
 80048a2:	f000 f97b 	bl	8004b9c <SENSOR_IO_Read>
 80048a6:	4603      	mov	r3, r0
 80048a8:	72fb      	strb	r3, [r7, #11]
  tmp &= ~0xFC; /* limpia ODR+FS */
 80048aa:	7afb      	ldrb	r3, [r7, #11]
 80048ac:	f003 0303 	and.w	r3, r3, #3
 80048b0:	72fb      	strb	r3, [r7, #11]
  tmp |= (LSM6DSL_ODR_52Hz | LSM6DSL_ACC_FULLSCALE_2G);
 80048b2:	7afb      	ldrb	r3, [r7, #11]
 80048b4:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80048b8:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80048ba:	7afb      	ldrb	r3, [r7, #11]
 80048bc:	461a      	mov	r2, r3
 80048be:	2110      	movs	r1, #16
 80048c0:	20d4      	movs	r0, #212	@ 0xd4
 80048c2:	f000 f951 	bl	8004b68 <SENSOR_IO_Write>

  /* FIFO_CTRL3: mete acelerómetro en FIFO (sin decimación) */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL3, 0x01);
 80048c6:	2201      	movs	r2, #1
 80048c8:	2108      	movs	r1, #8
 80048ca:	20d4      	movs	r0, #212	@ 0xd4
 80048cc:	f000 f94c 	bl	8004b68 <SENSOR_IO_Write>

  /* Watermark */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL1, wtm_l);
 80048d0:	7b7b      	ldrb	r3, [r7, #13]
 80048d2:	461a      	mov	r2, r3
 80048d4:	2106      	movs	r1, #6
 80048d6:	20d4      	movs	r0, #212	@ 0xd4
 80048d8:	f000 f946 	bl	8004b68 <SENSOR_IO_Write>
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL2, wtm_h);
 80048dc:	7b3b      	ldrb	r3, [r7, #12]
 80048de:	461a      	mov	r2, r3
 80048e0:	2107      	movs	r1, #7
 80048e2:	20d4      	movs	r0, #212	@ 0xd4
 80048e4:	f000 f940 	bl	8004b68 <SENSOR_IO_Write>

  /* FIFO_CTRL5: ODR FIFO = 52Hz (0x30) + FIFO mode (001) */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW,
 80048e8:	2231      	movs	r2, #49	@ 0x31
 80048ea:	210a      	movs	r1, #10
 80048ec:	20d4      	movs	r0, #212	@ 0xd4
 80048ee:	f000 f93b 	bl	8004b68 <SENSOR_IO_Write>
                  LSM6DSL_ACC_GYRO_FIFO_CTRL5,
                  (uint8_t)(0x30 | 0x01));

  /* INT1_CTRL: habilita FIFO watermark en INT1 (bit3 en LSM6DSL) */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL);
 80048f2:	210d      	movs	r1, #13
 80048f4:	20d4      	movs	r0, #212	@ 0xd4
 80048f6:	f000 f951 	bl	8004b9c <SENSOR_IO_Read>
 80048fa:	4603      	mov	r3, r0
 80048fc:	72fb      	strb	r3, [r7, #11]
  tmp |= (1U << 3);
 80048fe:	7afb      	ldrb	r3, [r7, #11]
 8004900:	f043 0308 	orr.w	r3, r3, #8
 8004904:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL, tmp);
 8004906:	7afb      	ldrb	r3, [r7, #11]
 8004908:	461a      	mov	r2, r3
 800490a:	210d      	movs	r1, #13
 800490c:	20d4      	movs	r0, #212	@ 0xd4
 800490e:	f000 f92b 	bl	8004b68 <SENSOR_IO_Write>
}
 8004912:	bf00      	nop
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
	...

0800491c <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b082      	sub	sp, #8
 8004920:	af00      	add	r7, sp, #0
 8004922:	4603      	mov	r3, r0
 8004924:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8004926:	79fb      	ldrb	r3, [r7, #7]
 8004928:	4a06      	ldr	r2, [pc, #24]	@ (8004944 <BSP_LED_On+0x28>)
 800492a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800492e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004932:	b291      	uxth	r1, r2
 8004934:	2201      	movs	r2, #1
 8004936:	4618      	mov	r0, r3
 8004938:	f001 f872 	bl	8005a20 <HAL_GPIO_WritePin>
}
 800493c:	bf00      	nop
 800493e:	3708      	adds	r7, #8
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}
 8004944:	200000c4 	.word	0x200000c4

08004948 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	4603      	mov	r3, r0
 8004950:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8004952:	79fb      	ldrb	r3, [r7, #7]
 8004954:	4a06      	ldr	r2, [pc, #24]	@ (8004970 <BSP_LED_Off+0x28>)
 8004956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800495a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800495e:	b291      	uxth	r1, r2
 8004960:	2200      	movs	r2, #0
 8004962:	4618      	mov	r0, r3
 8004964:	f001 f85c 	bl	8005a20 <HAL_GPIO_WritePin>
}
 8004968:	bf00      	nop
 800496a:	3708      	adds	r7, #8
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	200000c4 	.word	0x200000c4

08004974 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b08a      	sub	sp, #40	@ 0x28
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800497c:	4b27      	ldr	r3, [pc, #156]	@ (8004a1c <I2Cx_MspInit+0xa8>)
 800497e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004980:	4a26      	ldr	r2, [pc, #152]	@ (8004a1c <I2Cx_MspInit+0xa8>)
 8004982:	f043 0302 	orr.w	r3, r3, #2
 8004986:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004988:	4b24      	ldr	r3, [pc, #144]	@ (8004a1c <I2Cx_MspInit+0xa8>)
 800498a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	613b      	str	r3, [r7, #16]
 8004992:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8004994:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004998:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800499a:	2312      	movs	r3, #18
 800499c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800499e:	2301      	movs	r3, #1
 80049a0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049a2:	2303      	movs	r3, #3
 80049a4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80049a6:	2304      	movs	r3, #4
 80049a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80049aa:	f107 0314 	add.w	r3, r7, #20
 80049ae:	4619      	mov	r1, r3
 80049b0:	481b      	ldr	r0, [pc, #108]	@ (8004a20 <I2Cx_MspInit+0xac>)
 80049b2:	f000 fd7f 	bl	80054b4 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80049b6:	f107 0314 	add.w	r3, r7, #20
 80049ba:	4619      	mov	r1, r3
 80049bc:	4818      	ldr	r0, [pc, #96]	@ (8004a20 <I2Cx_MspInit+0xac>)
 80049be:	f000 fd79 	bl	80054b4 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80049c2:	4b16      	ldr	r3, [pc, #88]	@ (8004a1c <I2Cx_MspInit+0xa8>)
 80049c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049c6:	4a15      	ldr	r2, [pc, #84]	@ (8004a1c <I2Cx_MspInit+0xa8>)
 80049c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80049cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80049ce:	4b13      	ldr	r3, [pc, #76]	@ (8004a1c <I2Cx_MspInit+0xa8>)
 80049d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049d6:	60fb      	str	r3, [r7, #12]
 80049d8:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80049da:	4b10      	ldr	r3, [pc, #64]	@ (8004a1c <I2Cx_MspInit+0xa8>)
 80049dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049de:	4a0f      	ldr	r2, [pc, #60]	@ (8004a1c <I2Cx_MspInit+0xa8>)
 80049e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80049e4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80049e6:	4b0d      	ldr	r3, [pc, #52]	@ (8004a1c <I2Cx_MspInit+0xa8>)
 80049e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ea:	4a0c      	ldr	r2, [pc, #48]	@ (8004a1c <I2Cx_MspInit+0xa8>)
 80049ec:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80049f0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80049f2:	2200      	movs	r2, #0
 80049f4:	210f      	movs	r1, #15
 80049f6:	2021      	movs	r0, #33	@ 0x21
 80049f8:	f000 fb96 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80049fc:	2021      	movs	r0, #33	@ 0x21
 80049fe:	f000 fbaf 	bl	8005160 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8004a02:	2200      	movs	r2, #0
 8004a04:	210f      	movs	r1, #15
 8004a06:	2022      	movs	r0, #34	@ 0x22
 8004a08:	f000 fb8e 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8004a0c:	2022      	movs	r0, #34	@ 0x22
 8004a0e:	f000 fba7 	bl	8005160 <HAL_NVIC_EnableIRQ>
}
 8004a12:	bf00      	nop
 8004a14:	3728      	adds	r7, #40	@ 0x28
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	48000400 	.word	0x48000400

08004a24 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4a12      	ldr	r2, [pc, #72]	@ (8004a78 <I2Cx_Init+0x54>)
 8004a30:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a11      	ldr	r2, [pc, #68]	@ (8004a7c <I2Cx_Init+0x58>)
 8004a36:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2201      	movs	r2, #1
 8004a42:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f7ff ff89 	bl	8004974 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f001 f80c 	bl	8005a80 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8004a68:	2100      	movs	r1, #0
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f001 fdc2 	bl	80065f4 <HAL_I2CEx_ConfigAnalogFilter>
}
 8004a70:	bf00      	nop
 8004a72:	3708      	adds	r7, #8
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	40005800 	.word	0x40005800
 8004a7c:	00702681 	.word	0x00702681

08004a80 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b08a      	sub	sp, #40	@ 0x28
 8004a84:	af04      	add	r7, sp, #16
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	4608      	mov	r0, r1
 8004a8a:	4611      	mov	r1, r2
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	4603      	mov	r3, r0
 8004a90:	72fb      	strb	r3, [r7, #11]
 8004a92:	460b      	mov	r3, r1
 8004a94:	813b      	strh	r3, [r7, #8]
 8004a96:	4613      	mov	r3, r2
 8004a98:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004a9e:	7afb      	ldrb	r3, [r7, #11]
 8004aa0:	b299      	uxth	r1, r3
 8004aa2:	88f8      	ldrh	r0, [r7, #6]
 8004aa4:	893a      	ldrh	r2, [r7, #8]
 8004aa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004aaa:	9302      	str	r3, [sp, #8]
 8004aac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004aae:	9301      	str	r3, [sp, #4]
 8004ab0:	6a3b      	ldr	r3, [r7, #32]
 8004ab2:	9300      	str	r3, [sp, #0]
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	68f8      	ldr	r0, [r7, #12]
 8004ab8:	f001 f9c0 	bl	8005e3c <HAL_I2C_Mem_Read>
 8004abc:	4603      	mov	r3, r0
 8004abe:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004ac0:	7dfb      	ldrb	r3, [r7, #23]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d004      	beq.n	8004ad0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004ac6:	7afb      	ldrb	r3, [r7, #11]
 8004ac8:	4619      	mov	r1, r3
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f000 f832 	bl	8004b34 <I2Cx_Error>
  }
  return status;
 8004ad0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3718      	adds	r7, #24
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}

08004ada <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8004ada:	b580      	push	{r7, lr}
 8004adc:	b08a      	sub	sp, #40	@ 0x28
 8004ade:	af04      	add	r7, sp, #16
 8004ae0:	60f8      	str	r0, [r7, #12]
 8004ae2:	4608      	mov	r0, r1
 8004ae4:	4611      	mov	r1, r2
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	4603      	mov	r3, r0
 8004aea:	72fb      	strb	r3, [r7, #11]
 8004aec:	460b      	mov	r3, r1
 8004aee:	813b      	strh	r3, [r7, #8]
 8004af0:	4613      	mov	r3, r2
 8004af2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004af4:	2300      	movs	r3, #0
 8004af6:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004af8:	7afb      	ldrb	r3, [r7, #11]
 8004afa:	b299      	uxth	r1, r3
 8004afc:	88f8      	ldrh	r0, [r7, #6]
 8004afe:	893a      	ldrh	r2, [r7, #8]
 8004b00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b04:	9302      	str	r3, [sp, #8]
 8004b06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004b08:	9301      	str	r3, [sp, #4]
 8004b0a:	6a3b      	ldr	r3, [r7, #32]
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	4603      	mov	r3, r0
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f001 f87f 	bl	8005c14 <HAL_I2C_Mem_Write>
 8004b16:	4603      	mov	r3, r0
 8004b18:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004b1a:	7dfb      	ldrb	r3, [r7, #23]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d004      	beq.n	8004b2a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004b20:	7afb      	ldrb	r3, [r7, #11]
 8004b22:	4619      	mov	r1, r3
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 f805 	bl	8004b34 <I2Cx_Error>
  }
  return status;
 8004b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3718      	adds	r7, #24
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f001 f838 	bl	8005bb6 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7ff ff6c 	bl	8004a24 <I2Cx_Init>
}
 8004b4c:	bf00      	nop
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8004b58:	4802      	ldr	r0, [pc, #8]	@ (8004b64 <SENSOR_IO_Init+0x10>)
 8004b5a:	f7ff ff63 	bl	8004a24 <I2Cx_Init>
}
 8004b5e:	bf00      	nop
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	20000e84 	.word	0x20000e84

08004b68 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af02      	add	r7, sp, #8
 8004b6e:	4603      	mov	r3, r0
 8004b70:	71fb      	strb	r3, [r7, #7]
 8004b72:	460b      	mov	r3, r1
 8004b74:	71bb      	strb	r3, [r7, #6]
 8004b76:	4613      	mov	r3, r2
 8004b78:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8004b7a:	79bb      	ldrb	r3, [r7, #6]
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	79f9      	ldrb	r1, [r7, #7]
 8004b80:	2301      	movs	r3, #1
 8004b82:	9301      	str	r3, [sp, #4]
 8004b84:	1d7b      	adds	r3, r7, #5
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	2301      	movs	r3, #1
 8004b8a:	4803      	ldr	r0, [pc, #12]	@ (8004b98 <SENSOR_IO_Write+0x30>)
 8004b8c:	f7ff ffa5 	bl	8004ada <I2Cx_WriteMultiple>
}
 8004b90:	bf00      	nop
 8004b92:	3708      	adds	r7, #8
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	20000e84 	.word	0x20000e84

08004b9c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b086      	sub	sp, #24
 8004ba0:	af02      	add	r7, sp, #8
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	460a      	mov	r2, r1
 8004ba6:	71fb      	strb	r3, [r7, #7]
 8004ba8:	4613      	mov	r3, r2
 8004baa:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8004bac:	2300      	movs	r3, #0
 8004bae:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8004bb0:	79bb      	ldrb	r3, [r7, #6]
 8004bb2:	b29a      	uxth	r2, r3
 8004bb4:	79f9      	ldrb	r1, [r7, #7]
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	9301      	str	r3, [sp, #4]
 8004bba:	f107 030f 	add.w	r3, r7, #15
 8004bbe:	9300      	str	r3, [sp, #0]
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	4804      	ldr	r0, [pc, #16]	@ (8004bd4 <SENSOR_IO_Read+0x38>)
 8004bc4:	f7ff ff5c 	bl	8004a80 <I2Cx_ReadMultiple>

  return read_value;
 8004bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	20000e84 	.word	0x20000e84

08004bd8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af02      	add	r7, sp, #8
 8004bde:	603a      	str	r2, [r7, #0]
 8004be0:	461a      	mov	r2, r3
 8004be2:	4603      	mov	r3, r0
 8004be4:	71fb      	strb	r3, [r7, #7]
 8004be6:	460b      	mov	r3, r1
 8004be8:	71bb      	strb	r3, [r7, #6]
 8004bea:	4613      	mov	r3, r2
 8004bec:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8004bee:	79bb      	ldrb	r3, [r7, #6]
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	79f9      	ldrb	r1, [r7, #7]
 8004bf4:	88bb      	ldrh	r3, [r7, #4]
 8004bf6:	9301      	str	r3, [sp, #4]
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	9300      	str	r3, [sp, #0]
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	4804      	ldr	r0, [pc, #16]	@ (8004c10 <SENSOR_IO_ReadMultiple+0x38>)
 8004c00:	f7ff ff3e 	bl	8004a80 <I2Cx_ReadMultiple>
 8004c04:	4603      	mov	r3, r0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3708      	adds	r7, #8
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	20000e84 	.word	0x20000e84

08004c14 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8004c22:	4b1a      	ldr	r3, [pc, #104]	@ (8004c8c <BSP_ACCELERO_Init+0x78>)
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	4798      	blx	r3
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b6a      	cmp	r3, #106	@ 0x6a
 8004c2c:	d002      	beq.n	8004c34 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	73fb      	strb	r3, [r7, #15]
 8004c32:	e025      	b.n	8004c80 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8004c34:	4b16      	ldr	r3, [pc, #88]	@ (8004c90 <BSP_ACCELERO_Init+0x7c>)
 8004c36:	4a15      	ldr	r2, [pc, #84]	@ (8004c8c <BSP_ACCELERO_Init+0x78>)
 8004c38:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8004c3a:	2330      	movs	r3, #48	@ 0x30
 8004c3c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8004c42:	2300      	movs	r3, #0
 8004c44:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8004c46:	2340      	movs	r3, #64	@ 0x40
 8004c48:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8004c52:	797a      	ldrb	r2, [r7, #5]
 8004c54:	7abb      	ldrb	r3, [r7, #10]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8004c5c:	7a3b      	ldrb	r3, [r7, #8]
 8004c5e:	f043 0304 	orr.w	r3, r3, #4
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	b21b      	sxth	r3, r3
 8004c66:	021b      	lsls	r3, r3, #8
 8004c68:	b21a      	sxth	r2, r3
 8004c6a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	b21b      	sxth	r3, r3
 8004c72:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8004c74:	4b06      	ldr	r3, [pc, #24]	@ (8004c90 <BSP_ACCELERO_Init+0x7c>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	89ba      	ldrh	r2, [r7, #12]
 8004c7c:	4610      	mov	r0, r2
 8004c7e:	4798      	blx	r3
  }  

  return ret;
 8004c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	20000090 	.word	0x20000090
 8004c90:	20000ed8 	.word	0x20000ed8

08004c94 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b082      	sub	sp, #8
 8004c98:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8004c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8004ccc <BSP_HSENSOR_Init+0x38>)
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	20be      	movs	r0, #190	@ 0xbe
 8004ca0:	4798      	blx	r3
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2bbc      	cmp	r3, #188	@ 0xbc
 8004ca6:	d002      	beq.n	8004cae <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	607b      	str	r3, [r7, #4]
 8004cac:	e009      	b.n	8004cc2 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8004cae:	4b08      	ldr	r3, [pc, #32]	@ (8004cd0 <BSP_HSENSOR_Init+0x3c>)
 8004cb0:	4a06      	ldr	r2, [pc, #24]	@ (8004ccc <BSP_HSENSOR_Init+0x38>)
 8004cb2:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8004cb4:	4b06      	ldr	r3, [pc, #24]	@ (8004cd0 <BSP_HSENSOR_Init+0x3c>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	20be      	movs	r0, #190	@ 0xbe
 8004cbc:	4798      	blx	r3
    ret = HSENSOR_OK;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8004cc2:	687b      	ldr	r3, [r7, #4]
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3708      	adds	r7, #8
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	20000074 	.word	0x20000074
 8004cd0:	20000edc 	.word	0x20000edc

08004cd4 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8004cd8:	4b04      	ldr	r3, [pc, #16]	@ (8004cec <BSP_HSENSOR_ReadHumidity+0x18>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	20be      	movs	r0, #190	@ 0xbe
 8004ce0:	4798      	blx	r3
 8004ce2:	eef0 7a40 	vmov.f32	s15, s0
}
 8004ce6:	eeb0 0a67 	vmov.f32	s0, s15
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	20000edc 	.word	0x20000edc

08004cf0 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8004cfa:	4b09      	ldr	r3, [pc, #36]	@ (8004d20 <BSP_TSENSOR_Init+0x30>)
 8004cfc:	4a09      	ldr	r2, [pc, #36]	@ (8004d24 <BSP_TSENSOR_Init+0x34>)
 8004cfe:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8004d00:	f7ff ff28 	bl	8004b54 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8004d04:	4b06      	ldr	r3, [pc, #24]	@ (8004d20 <BSP_TSENSOR_Init+0x30>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2100      	movs	r1, #0
 8004d0c:	20be      	movs	r0, #190	@ 0xbe
 8004d0e:	4798      	blx	r3

  ret = TSENSOR_OK;
 8004d10:	2300      	movs	r3, #0
 8004d12:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8004d14:	79fb      	ldrb	r3, [r7, #7]
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	20000ee0 	.word	0x20000ee0
 8004d24:	20000080 	.word	0x20000080

08004d28 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8004d2c:	4b04      	ldr	r3, [pc, #16]	@ (8004d40 <BSP_TSENSOR_ReadTemp+0x18>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	20be      	movs	r0, #190	@ 0xbe
 8004d34:	4798      	blx	r3
 8004d36:	eef0 7a40 	vmov.f32	s15, s0
}
 8004d3a:	eeb0 0a67 	vmov.f32	s0, s15
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	20000ee0 	.word	0x20000ee0

08004d44 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 8004d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d84 <WIFI_Init+0x40>)
 8004d50:	9301      	str	r3, [sp, #4]
 8004d52:	4b0d      	ldr	r3, [pc, #52]	@ (8004d88 <WIFI_Init+0x44>)
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	4b0d      	ldr	r3, [pc, #52]	@ (8004d8c <WIFI_Init+0x48>)
 8004d58:	4a0d      	ldr	r2, [pc, #52]	@ (8004d90 <WIFI_Init+0x4c>)
 8004d5a:	490e      	ldr	r1, [pc, #56]	@ (8004d94 <WIFI_Init+0x50>)
 8004d5c:	480e      	ldr	r0, [pc, #56]	@ (8004d98 <WIFI_Init+0x54>)
 8004d5e:	f7fe fb27 	bl	80033b0 <ES_WIFI_RegisterBusIO>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d107      	bne.n	8004d78 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8004d68:	480b      	ldr	r0, [pc, #44]	@ (8004d98 <WIFI_Init+0x54>)
 8004d6a:	f7fe faf3 	bl	8003354 <ES_WIFI_Init>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d101      	bne.n	8004d78 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8004d74:	2300      	movs	r3, #0
 8004d76:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8004d78:	79fb      	ldrb	r3, [r7, #7]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	08003f11 	.word	0x08003f11
 8004d88:	08004005 	.word	0x08004005
 8004d8c:	080040e1 	.word	0x080040e1
 8004d90:	08003df9 	.word	0x08003df9
 8004d94:	08003c5d 	.word	0x08003c5d
 8004d98:	20000ee4 	.word	0x20000ee4

08004d9c <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b086      	sub	sp, #24
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	4613      	mov	r3, r2
 8004da8:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8004dae:	79fb      	ldrb	r3, [r7, #7]
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	68f9      	ldr	r1, [r7, #12]
 8004db4:	4809      	ldr	r0, [pc, #36]	@ (8004ddc <WIFI_Connect+0x40>)
 8004db6:	f7fe fb2f 	bl	8003418 <ES_WIFI_Connect>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d107      	bne.n	8004dd0 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8004dc0:	4806      	ldr	r0, [pc, #24]	@ (8004ddc <WIFI_Connect+0x40>)
 8004dc2:	f7fe fbcd 	bl	8003560 <ES_WIFI_GetNetworkSettings>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d101      	bne.n	8004dd0 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8004dd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3718      	adds	r7, #24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	20000ee4 	.word	0x20000ee4

08004de0 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 8004dec:	6879      	ldr	r1, [r7, #4]
 8004dee:	4806      	ldr	r0, [pc, #24]	@ (8004e08 <WIFI_GetMAC_Address+0x28>)
 8004df0:	f7fe fbe0 	bl	80035b4 <ES_WIFI_GetMACAddress>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8004dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3710      	adds	r7, #16
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	20000ee4 	.word	0x20000ee4

08004e0c <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8004e18:	4809      	ldr	r0, [pc, #36]	@ (8004e40 <WIFI_GetIP_Address+0x34>)
 8004e1a:	f7fe fb75 	bl	8003508 <ES_WIFI_IsConnected>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d107      	bne.n	8004e34 <WIFI_GetIP_Address+0x28>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8004e24:	4b06      	ldr	r3, [pc, #24]	@ (8004e40 <WIFI_GetIP_Address+0x34>)
 8004e26:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 8004e30:	2300      	movs	r3, #0
 8004e32:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8004e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	20000ee4 	.word	0x20000ee4

08004e44 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b08a      	sub	sp, #40	@ 0x28
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	607a      	str	r2, [r7, #4]
 8004e4e:	603b      	str	r3, [r7, #0]
 8004e50:	460b      	mov	r3, r1
 8004e52:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 8004e60:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004e62:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 8004e64:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004e66:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8004e68:	7afb      	ldrb	r3, [r7, #11]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	bf14      	ite	ne
 8004e6e:	2301      	movne	r3, #1
 8004e70:	2300      	moveq	r3, #0
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	785b      	ldrb	r3, [r3, #1]
 8004e80:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	789b      	ldrb	r3, [r3, #2]
 8004e86:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	78db      	ldrb	r3, [r3, #3]
 8004e8c:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8004e8e:	f107 0310 	add.w	r3, r7, #16
 8004e92:	4619      	mov	r1, r3
 8004e94:	4807      	ldr	r0, [pc, #28]	@ (8004eb4 <WIFI_OpenClientConnection+0x70>)
 8004e96:	f7fe fbbf 	bl	8003618 <ES_WIFI_StartClientConnection>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d102      	bne.n	8004ea6 <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8004ea6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3728      	adds	r7, #40	@ 0x28
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	20000ee4 	.word	0x20000ee4

08004eb8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b082      	sub	sp, #8
 8004ebc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ec2:	2003      	movs	r0, #3
 8004ec4:	f000 f925 	bl	8005112 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004ec8:	200f      	movs	r0, #15
 8004eca:	f7fd fcc7 	bl	800285c <HAL_InitTick>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d002      	beq.n	8004eda <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	71fb      	strb	r3, [r7, #7]
 8004ed8:	e001      	b.n	8004ede <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004eda:	f7fd f97d 	bl	80021d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004ede:	79fb      	ldrb	r3, [r7, #7]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3708      	adds	r7, #8
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004eec:	4b06      	ldr	r3, [pc, #24]	@ (8004f08 <HAL_IncTick+0x20>)
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	4b06      	ldr	r3, [pc, #24]	@ (8004f0c <HAL_IncTick+0x24>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	4a04      	ldr	r2, [pc, #16]	@ (8004f0c <HAL_IncTick+0x24>)
 8004efa:	6013      	str	r3, [r2, #0]
}
 8004efc:	bf00      	nop
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	200000cc 	.word	0x200000cc
 8004f0c:	2000158c 	.word	0x2000158c

08004f10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f10:	b480      	push	{r7}
 8004f12:	af00      	add	r7, sp, #0
  return uwTick;
 8004f14:	4b03      	ldr	r3, [pc, #12]	@ (8004f24 <HAL_GetTick+0x14>)
 8004f16:	681b      	ldr	r3, [r3, #0]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	2000158c 	.word	0x2000158c

08004f28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f30:	f7ff ffee 	bl	8004f10 <HAL_GetTick>
 8004f34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f40:	d005      	beq.n	8004f4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004f42:	4b0a      	ldr	r3, [pc, #40]	@ (8004f6c <HAL_Delay+0x44>)
 8004f44:	781b      	ldrb	r3, [r3, #0]
 8004f46:	461a      	mov	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004f4e:	bf00      	nop
 8004f50:	f7ff ffde 	bl	8004f10 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d8f7      	bhi.n	8004f50 <HAL_Delay+0x28>
  {
  }
}
 8004f60:	bf00      	nop
 8004f62:	bf00      	nop
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	200000cc 	.word	0x200000cc

08004f70 <__NVIC_SetPriorityGrouping>:
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f003 0307 	and.w	r3, r3, #7
 8004f7e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f80:	4b0c      	ldr	r3, [pc, #48]	@ (8004fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004f9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004fa2:	4a04      	ldr	r2, [pc, #16]	@ (8004fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	60d3      	str	r3, [r2, #12]
}
 8004fa8:	bf00      	nop
 8004faa:	3714      	adds	r7, #20
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr
 8004fb4:	e000ed00 	.word	0xe000ed00

08004fb8 <__NVIC_GetPriorityGrouping>:
{
 8004fb8:	b480      	push	{r7}
 8004fba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004fbc:	4b04      	ldr	r3, [pc, #16]	@ (8004fd0 <__NVIC_GetPriorityGrouping+0x18>)
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	0a1b      	lsrs	r3, r3, #8
 8004fc2:	f003 0307 	and.w	r3, r3, #7
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr
 8004fd0:	e000ed00 	.word	0xe000ed00

08004fd4 <__NVIC_EnableIRQ>:
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	4603      	mov	r3, r0
 8004fdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	db0b      	blt.n	8004ffe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004fe6:	79fb      	ldrb	r3, [r7, #7]
 8004fe8:	f003 021f 	and.w	r2, r3, #31
 8004fec:	4907      	ldr	r1, [pc, #28]	@ (800500c <__NVIC_EnableIRQ+0x38>)
 8004fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ff2:	095b      	lsrs	r3, r3, #5
 8004ff4:	2001      	movs	r0, #1
 8004ff6:	fa00 f202 	lsl.w	r2, r0, r2
 8004ffa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004ffe:	bf00      	nop
 8005000:	370c      	adds	r7, #12
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	e000e100 	.word	0xe000e100

08005010 <__NVIC_DisableIRQ>:
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	4603      	mov	r3, r0
 8005018:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800501a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800501e:	2b00      	cmp	r3, #0
 8005020:	db12      	blt.n	8005048 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005022:	79fb      	ldrb	r3, [r7, #7]
 8005024:	f003 021f 	and.w	r2, r3, #31
 8005028:	490a      	ldr	r1, [pc, #40]	@ (8005054 <__NVIC_DisableIRQ+0x44>)
 800502a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800502e:	095b      	lsrs	r3, r3, #5
 8005030:	2001      	movs	r0, #1
 8005032:	fa00 f202 	lsl.w	r2, r0, r2
 8005036:	3320      	adds	r3, #32
 8005038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800503c:	f3bf 8f4f 	dsb	sy
}
 8005040:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005042:	f3bf 8f6f 	isb	sy
}
 8005046:	bf00      	nop
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr
 8005054:	e000e100 	.word	0xe000e100

08005058 <__NVIC_SetPriority>:
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	4603      	mov	r3, r0
 8005060:	6039      	str	r1, [r7, #0]
 8005062:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005068:	2b00      	cmp	r3, #0
 800506a:	db0a      	blt.n	8005082 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	b2da      	uxtb	r2, r3
 8005070:	490c      	ldr	r1, [pc, #48]	@ (80050a4 <__NVIC_SetPriority+0x4c>)
 8005072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005076:	0112      	lsls	r2, r2, #4
 8005078:	b2d2      	uxtb	r2, r2
 800507a:	440b      	add	r3, r1
 800507c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005080:	e00a      	b.n	8005098 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	b2da      	uxtb	r2, r3
 8005086:	4908      	ldr	r1, [pc, #32]	@ (80050a8 <__NVIC_SetPriority+0x50>)
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	f003 030f 	and.w	r3, r3, #15
 800508e:	3b04      	subs	r3, #4
 8005090:	0112      	lsls	r2, r2, #4
 8005092:	b2d2      	uxtb	r2, r2
 8005094:	440b      	add	r3, r1
 8005096:	761a      	strb	r2, [r3, #24]
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr
 80050a4:	e000e100 	.word	0xe000e100
 80050a8:	e000ed00 	.word	0xe000ed00

080050ac <NVIC_EncodePriority>:
{
 80050ac:	b480      	push	{r7}
 80050ae:	b089      	sub	sp, #36	@ 0x24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f003 0307 	and.w	r3, r3, #7
 80050be:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	f1c3 0307 	rsb	r3, r3, #7
 80050c6:	2b04      	cmp	r3, #4
 80050c8:	bf28      	it	cs
 80050ca:	2304      	movcs	r3, #4
 80050cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	3304      	adds	r3, #4
 80050d2:	2b06      	cmp	r3, #6
 80050d4:	d902      	bls.n	80050dc <NVIC_EncodePriority+0x30>
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	3b03      	subs	r3, #3
 80050da:	e000      	b.n	80050de <NVIC_EncodePriority+0x32>
 80050dc:	2300      	movs	r3, #0
 80050de:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050e0:	f04f 32ff 	mov.w	r2, #4294967295
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ea:	43da      	mvns	r2, r3
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	401a      	ands	r2, r3
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80050f4:	f04f 31ff 	mov.w	r1, #4294967295
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	fa01 f303 	lsl.w	r3, r1, r3
 80050fe:	43d9      	mvns	r1, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005104:	4313      	orrs	r3, r2
}
 8005106:	4618      	mov	r0, r3
 8005108:	3724      	adds	r7, #36	@ 0x24
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr

08005112 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b082      	sub	sp, #8
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f7ff ff28 	bl	8004f70 <__NVIC_SetPriorityGrouping>
}
 8005120:	bf00      	nop
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b086      	sub	sp, #24
 800512c:	af00      	add	r7, sp, #0
 800512e:	4603      	mov	r3, r0
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
 8005134:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005136:	2300      	movs	r3, #0
 8005138:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800513a:	f7ff ff3d 	bl	8004fb8 <__NVIC_GetPriorityGrouping>
 800513e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	68b9      	ldr	r1, [r7, #8]
 8005144:	6978      	ldr	r0, [r7, #20]
 8005146:	f7ff ffb1 	bl	80050ac <NVIC_EncodePriority>
 800514a:	4602      	mov	r2, r0
 800514c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005150:	4611      	mov	r1, r2
 8005152:	4618      	mov	r0, r3
 8005154:	f7ff ff80 	bl	8005058 <__NVIC_SetPriority>
}
 8005158:	bf00      	nop
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
 8005166:	4603      	mov	r3, r0
 8005168:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800516a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800516e:	4618      	mov	r0, r3
 8005170:	f7ff ff30 	bl	8004fd4 <__NVIC_EnableIRQ>
}
 8005174:	bf00      	nop
 8005176:	3708      	adds	r7, #8
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	4603      	mov	r3, r0
 8005184:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800518a:	4618      	mov	r0, r3
 800518c:	f7ff ff40 	bl	8005010 <__NVIC_DisableIRQ>
}
 8005190:	bf00      	nop
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e0ac      	b.n	8005304 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 f8b2 	bl	8005318 <DFSDM_GetChannelFromInstance>
 80051b4:	4603      	mov	r3, r0
 80051b6:	4a55      	ldr	r2, [pc, #340]	@ (800530c <HAL_DFSDM_ChannelInit+0x174>)
 80051b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d001      	beq.n	80051c4 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e09f      	b.n	8005304 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f7fd f82f 	bl	8002228 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80051ca:	4b51      	ldr	r3, [pc, #324]	@ (8005310 <HAL_DFSDM_ChannelInit+0x178>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	3301      	adds	r3, #1
 80051d0:	4a4f      	ldr	r2, [pc, #316]	@ (8005310 <HAL_DFSDM_ChannelInit+0x178>)
 80051d2:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80051d4:	4b4e      	ldr	r3, [pc, #312]	@ (8005310 <HAL_DFSDM_ChannelInit+0x178>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d125      	bne.n	8005228 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80051dc:	4b4d      	ldr	r3, [pc, #308]	@ (8005314 <HAL_DFSDM_ChannelInit+0x17c>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a4c      	ldr	r2, [pc, #304]	@ (8005314 <HAL_DFSDM_ChannelInit+0x17c>)
 80051e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80051e6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80051e8:	4b4a      	ldr	r3, [pc, #296]	@ (8005314 <HAL_DFSDM_ChannelInit+0x17c>)
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	4948      	ldr	r1, [pc, #288]	@ (8005314 <HAL_DFSDM_ChannelInit+0x17c>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80051f6:	4b47      	ldr	r3, [pc, #284]	@ (8005314 <HAL_DFSDM_ChannelInit+0x17c>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a46      	ldr	r2, [pc, #280]	@ (8005314 <HAL_DFSDM_ChannelInit+0x17c>)
 80051fc:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8005200:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	791b      	ldrb	r3, [r3, #4]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d108      	bne.n	800521c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800520a:	4b42      	ldr	r3, [pc, #264]	@ (8005314 <HAL_DFSDM_ChannelInit+0x17c>)
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	3b01      	subs	r3, #1
 8005214:	041b      	lsls	r3, r3, #16
 8005216:	493f      	ldr	r1, [pc, #252]	@ (8005314 <HAL_DFSDM_ChannelInit+0x17c>)
 8005218:	4313      	orrs	r3, r2
 800521a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800521c:	4b3d      	ldr	r3, [pc, #244]	@ (8005314 <HAL_DFSDM_ChannelInit+0x17c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a3c      	ldr	r2, [pc, #240]	@ (8005314 <HAL_DFSDM_ChannelInit+0x17c>)
 8005222:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005226:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8005236:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	6819      	ldr	r1, [r3, #0]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8005246:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800524c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	430a      	orrs	r2, r1
 8005254:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f022 020f 	bic.w	r2, r2, #15
 8005264:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	6819      	ldr	r1, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8005274:	431a      	orrs	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	430a      	orrs	r2, r1
 800527c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	689a      	ldr	r2, [r3, #8]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 800528c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	6899      	ldr	r1, [r3, #8]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800529c:	3b01      	subs	r3, #1
 800529e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80052a0:	431a      	orrs	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	430a      	orrs	r2, r1
 80052a8:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f002 0207 	and.w	r2, r2, #7
 80052b8:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	6859      	ldr	r1, [r3, #4]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c4:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ca:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80052cc:	431a      	orrs	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	430a      	orrs	r2, r1
 80052d4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80052e4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4618      	mov	r0, r3
 80052f4:	f000 f810 	bl	8005318 <DFSDM_GetChannelFromInstance>
 80052f8:	4602      	mov	r2, r0
 80052fa:	4904      	ldr	r1, [pc, #16]	@ (800530c <HAL_DFSDM_ChannelInit+0x174>)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3708      	adds	r7, #8
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}
 800530c:	20001594 	.word	0x20001594
 8005310:	20001590 	.word	0x20001590
 8005314:	40016000 	.word	0x40016000

08005318 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a1c      	ldr	r2, [pc, #112]	@ (8005394 <DFSDM_GetChannelFromInstance+0x7c>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d102      	bne.n	800532e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8005328:	2300      	movs	r3, #0
 800532a:	60fb      	str	r3, [r7, #12]
 800532c:	e02b      	b.n	8005386 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a19      	ldr	r2, [pc, #100]	@ (8005398 <DFSDM_GetChannelFromInstance+0x80>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d102      	bne.n	800533c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8005336:	2301      	movs	r3, #1
 8005338:	60fb      	str	r3, [r7, #12]
 800533a:	e024      	b.n	8005386 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a17      	ldr	r2, [pc, #92]	@ (800539c <DFSDM_GetChannelFromInstance+0x84>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d102      	bne.n	800534a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8005344:	2302      	movs	r3, #2
 8005346:	60fb      	str	r3, [r7, #12]
 8005348:	e01d      	b.n	8005386 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a14      	ldr	r2, [pc, #80]	@ (80053a0 <DFSDM_GetChannelFromInstance+0x88>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d102      	bne.n	8005358 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8005352:	2304      	movs	r3, #4
 8005354:	60fb      	str	r3, [r7, #12]
 8005356:	e016      	b.n	8005386 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a12      	ldr	r2, [pc, #72]	@ (80053a4 <DFSDM_GetChannelFromInstance+0x8c>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d102      	bne.n	8005366 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8005360:	2305      	movs	r3, #5
 8005362:	60fb      	str	r3, [r7, #12]
 8005364:	e00f      	b.n	8005386 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a0f      	ldr	r2, [pc, #60]	@ (80053a8 <DFSDM_GetChannelFromInstance+0x90>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d102      	bne.n	8005374 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800536e:	2306      	movs	r3, #6
 8005370:	60fb      	str	r3, [r7, #12]
 8005372:	e008      	b.n	8005386 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a0d      	ldr	r2, [pc, #52]	@ (80053ac <DFSDM_GetChannelFromInstance+0x94>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d102      	bne.n	8005382 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800537c:	2307      	movs	r3, #7
 800537e:	60fb      	str	r3, [r7, #12]
 8005380:	e001      	b.n	8005386 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8005382:	2303      	movs	r3, #3
 8005384:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8005386:	68fb      	ldr	r3, [r7, #12]
}
 8005388:	4618      	mov	r0, r3
 800538a:	3714      	adds	r7, #20
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	40016000 	.word	0x40016000
 8005398:	40016020 	.word	0x40016020
 800539c:	40016040 	.word	0x40016040
 80053a0:	40016080 	.word	0x40016080
 80053a4:	400160a0 	.word	0x400160a0
 80053a8:	400160c0 	.word	0x400160c0
 80053ac:	400160e0 	.word	0x400160e0

080053b0 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e031      	b.n	8005426 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d008      	beq.n	80053e0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2204      	movs	r2, #4
 80053d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e022      	b.n	8005426 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f022 0201 	bic.w	r2, r2, #1
 80053ee:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f022 020e 	bic.w	r2, r2, #14
 80053fe:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005404:	f003 021c 	and.w	r2, r3, #28
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540c:	2101      	movs	r1, #1
 800540e:	fa01 f202 	lsl.w	r2, r1, r2
 8005412:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8005424:	2300      	movs	r3, #0
}
 8005426:	4618      	mov	r0, r3
 8005428:	370c      	adds	r7, #12
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr

08005432 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b084      	sub	sp, #16
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800543a:	2300      	movs	r3, #0
 800543c:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b02      	cmp	r3, #2
 8005448:	d005      	beq.n	8005456 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2204      	movs	r2, #4
 800544e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	73fb      	strb	r3, [r7, #15]
 8005454:	e029      	b.n	80054aa <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f022 0201 	bic.w	r2, r2, #1
 8005464:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f022 020e 	bic.w	r2, r2, #14
 8005474:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800547a:	f003 021c 	and.w	r2, r3, #28
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005482:	2101      	movs	r1, #1
 8005484:	fa01 f202 	lsl.w	r2, r1, r2
 8005488:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d003      	beq.n	80054aa <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	4798      	blx	r3
    }
  }
  return status;
 80054aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b087      	sub	sp, #28
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80054be:	2300      	movs	r3, #0
 80054c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80054c2:	e17f      	b.n	80057c4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	2101      	movs	r1, #1
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	fa01 f303 	lsl.w	r3, r1, r3
 80054d0:	4013      	ands	r3, r2
 80054d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f000 8171 	beq.w	80057be <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	f003 0303 	and.w	r3, r3, #3
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d005      	beq.n	80054f4 <HAL_GPIO_Init+0x40>
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	f003 0303 	and.w	r3, r3, #3
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d130      	bne.n	8005556 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	005b      	lsls	r3, r3, #1
 80054fe:	2203      	movs	r2, #3
 8005500:	fa02 f303 	lsl.w	r3, r2, r3
 8005504:	43db      	mvns	r3, r3
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	4013      	ands	r3, r2
 800550a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	68da      	ldr	r2, [r3, #12]
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	005b      	lsls	r3, r3, #1
 8005514:	fa02 f303 	lsl.w	r3, r2, r3
 8005518:	693a      	ldr	r2, [r7, #16]
 800551a:	4313      	orrs	r3, r2
 800551c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	693a      	ldr	r2, [r7, #16]
 8005522:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800552a:	2201      	movs	r2, #1
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	fa02 f303 	lsl.w	r3, r2, r3
 8005532:	43db      	mvns	r3, r3
 8005534:	693a      	ldr	r2, [r7, #16]
 8005536:	4013      	ands	r3, r2
 8005538:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	091b      	lsrs	r3, r3, #4
 8005540:	f003 0201 	and.w	r2, r3, #1
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	fa02 f303 	lsl.w	r3, r2, r3
 800554a:	693a      	ldr	r2, [r7, #16]
 800554c:	4313      	orrs	r3, r2
 800554e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	693a      	ldr	r2, [r7, #16]
 8005554:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f003 0303 	and.w	r3, r3, #3
 800555e:	2b03      	cmp	r3, #3
 8005560:	d118      	bne.n	8005594 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005566:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005568:	2201      	movs	r2, #1
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	fa02 f303 	lsl.w	r3, r2, r3
 8005570:	43db      	mvns	r3, r3
 8005572:	693a      	ldr	r2, [r7, #16]
 8005574:	4013      	ands	r3, r2
 8005576:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	08db      	lsrs	r3, r3, #3
 800557e:	f003 0201 	and.w	r2, r3, #1
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	fa02 f303 	lsl.w	r3, r2, r3
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	4313      	orrs	r3, r2
 800558c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	693a      	ldr	r2, [r7, #16]
 8005592:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f003 0303 	and.w	r3, r3, #3
 800559c:	2b03      	cmp	r3, #3
 800559e:	d017      	beq.n	80055d0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	005b      	lsls	r3, r3, #1
 80055aa:	2203      	movs	r2, #3
 80055ac:	fa02 f303 	lsl.w	r3, r2, r3
 80055b0:	43db      	mvns	r3, r3
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	4013      	ands	r3, r2
 80055b6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	689a      	ldr	r2, [r3, #8]
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	005b      	lsls	r3, r3, #1
 80055c0:	fa02 f303 	lsl.w	r3, r2, r3
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	693a      	ldr	r2, [r7, #16]
 80055ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	f003 0303 	and.w	r3, r3, #3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d123      	bne.n	8005624 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	08da      	lsrs	r2, r3, #3
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	3208      	adds	r2, #8
 80055e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	f003 0307 	and.w	r3, r3, #7
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	220f      	movs	r2, #15
 80055f4:	fa02 f303 	lsl.w	r3, r2, r3
 80055f8:	43db      	mvns	r3, r3
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	4013      	ands	r3, r2
 80055fe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	691a      	ldr	r2, [r3, #16]
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	f003 0307 	and.w	r3, r3, #7
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	fa02 f303 	lsl.w	r3, r2, r3
 8005610:	693a      	ldr	r2, [r7, #16]
 8005612:	4313      	orrs	r3, r2
 8005614:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	08da      	lsrs	r2, r3, #3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	3208      	adds	r2, #8
 800561e:	6939      	ldr	r1, [r7, #16]
 8005620:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	005b      	lsls	r3, r3, #1
 800562e:	2203      	movs	r2, #3
 8005630:	fa02 f303 	lsl.w	r3, r2, r3
 8005634:	43db      	mvns	r3, r3
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	4013      	ands	r3, r2
 800563a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f003 0203 	and.w	r2, r3, #3
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	005b      	lsls	r3, r3, #1
 8005648:	fa02 f303 	lsl.w	r3, r2, r3
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	4313      	orrs	r3, r2
 8005650:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 80ac 	beq.w	80057be <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005666:	4b5f      	ldr	r3, [pc, #380]	@ (80057e4 <HAL_GPIO_Init+0x330>)
 8005668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800566a:	4a5e      	ldr	r2, [pc, #376]	@ (80057e4 <HAL_GPIO_Init+0x330>)
 800566c:	f043 0301 	orr.w	r3, r3, #1
 8005670:	6613      	str	r3, [r2, #96]	@ 0x60
 8005672:	4b5c      	ldr	r3, [pc, #368]	@ (80057e4 <HAL_GPIO_Init+0x330>)
 8005674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	60bb      	str	r3, [r7, #8]
 800567c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800567e:	4a5a      	ldr	r2, [pc, #360]	@ (80057e8 <HAL_GPIO_Init+0x334>)
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	089b      	lsrs	r3, r3, #2
 8005684:	3302      	adds	r3, #2
 8005686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800568a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	f003 0303 	and.w	r3, r3, #3
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	220f      	movs	r2, #15
 8005696:	fa02 f303 	lsl.w	r3, r2, r3
 800569a:	43db      	mvns	r3, r3
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	4013      	ands	r3, r2
 80056a0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80056a8:	d025      	beq.n	80056f6 <HAL_GPIO_Init+0x242>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a4f      	ldr	r2, [pc, #316]	@ (80057ec <HAL_GPIO_Init+0x338>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d01f      	beq.n	80056f2 <HAL_GPIO_Init+0x23e>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a4e      	ldr	r2, [pc, #312]	@ (80057f0 <HAL_GPIO_Init+0x33c>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d019      	beq.n	80056ee <HAL_GPIO_Init+0x23a>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a4d      	ldr	r2, [pc, #308]	@ (80057f4 <HAL_GPIO_Init+0x340>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d013      	beq.n	80056ea <HAL_GPIO_Init+0x236>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a4c      	ldr	r2, [pc, #304]	@ (80057f8 <HAL_GPIO_Init+0x344>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d00d      	beq.n	80056e6 <HAL_GPIO_Init+0x232>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a4b      	ldr	r2, [pc, #300]	@ (80057fc <HAL_GPIO_Init+0x348>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d007      	beq.n	80056e2 <HAL_GPIO_Init+0x22e>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a4a      	ldr	r2, [pc, #296]	@ (8005800 <HAL_GPIO_Init+0x34c>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d101      	bne.n	80056de <HAL_GPIO_Init+0x22a>
 80056da:	2306      	movs	r3, #6
 80056dc:	e00c      	b.n	80056f8 <HAL_GPIO_Init+0x244>
 80056de:	2307      	movs	r3, #7
 80056e0:	e00a      	b.n	80056f8 <HAL_GPIO_Init+0x244>
 80056e2:	2305      	movs	r3, #5
 80056e4:	e008      	b.n	80056f8 <HAL_GPIO_Init+0x244>
 80056e6:	2304      	movs	r3, #4
 80056e8:	e006      	b.n	80056f8 <HAL_GPIO_Init+0x244>
 80056ea:	2303      	movs	r3, #3
 80056ec:	e004      	b.n	80056f8 <HAL_GPIO_Init+0x244>
 80056ee:	2302      	movs	r3, #2
 80056f0:	e002      	b.n	80056f8 <HAL_GPIO_Init+0x244>
 80056f2:	2301      	movs	r3, #1
 80056f4:	e000      	b.n	80056f8 <HAL_GPIO_Init+0x244>
 80056f6:	2300      	movs	r3, #0
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	f002 0203 	and.w	r2, r2, #3
 80056fe:	0092      	lsls	r2, r2, #2
 8005700:	4093      	lsls	r3, r2
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	4313      	orrs	r3, r2
 8005706:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005708:	4937      	ldr	r1, [pc, #220]	@ (80057e8 <HAL_GPIO_Init+0x334>)
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	089b      	lsrs	r3, r3, #2
 800570e:	3302      	adds	r3, #2
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005716:	4b3b      	ldr	r3, [pc, #236]	@ (8005804 <HAL_GPIO_Init+0x350>)
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	43db      	mvns	r3, r3
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	4013      	ands	r3, r2
 8005724:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800572e:	2b00      	cmp	r3, #0
 8005730:	d003      	beq.n	800573a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	4313      	orrs	r3, r2
 8005738:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800573a:	4a32      	ldr	r2, [pc, #200]	@ (8005804 <HAL_GPIO_Init+0x350>)
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005740:	4b30      	ldr	r3, [pc, #192]	@ (8005804 <HAL_GPIO_Init+0x350>)
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	43db      	mvns	r3, r3
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	4013      	ands	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005758:	2b00      	cmp	r3, #0
 800575a:	d003      	beq.n	8005764 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	4313      	orrs	r3, r2
 8005762:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005764:	4a27      	ldr	r2, [pc, #156]	@ (8005804 <HAL_GPIO_Init+0x350>)
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800576a:	4b26      	ldr	r3, [pc, #152]	@ (8005804 <HAL_GPIO_Init+0x350>)
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	43db      	mvns	r3, r3
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	4013      	ands	r3, r2
 8005778:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d003      	beq.n	800578e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	4313      	orrs	r3, r2
 800578c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800578e:	4a1d      	ldr	r2, [pc, #116]	@ (8005804 <HAL_GPIO_Init+0x350>)
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005794:	4b1b      	ldr	r3, [pc, #108]	@ (8005804 <HAL_GPIO_Init+0x350>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	43db      	mvns	r3, r3
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	4013      	ands	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d003      	beq.n	80057b8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80057b8:	4a12      	ldr	r2, [pc, #72]	@ (8005804 <HAL_GPIO_Init+0x350>)
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	3301      	adds	r3, #1
 80057c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	fa22 f303 	lsr.w	r3, r2, r3
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f47f ae78 	bne.w	80054c4 <HAL_GPIO_Init+0x10>
  }
}
 80057d4:	bf00      	nop
 80057d6:	bf00      	nop
 80057d8:	371c      	adds	r7, #28
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	40021000 	.word	0x40021000
 80057e8:	40010000 	.word	0x40010000
 80057ec:	48000400 	.word	0x48000400
 80057f0:	48000800 	.word	0x48000800
 80057f4:	48000c00 	.word	0x48000c00
 80057f8:	48001000 	.word	0x48001000
 80057fc:	48001400 	.word	0x48001400
 8005800:	48001800 	.word	0x48001800
 8005804:	40010400 	.word	0x40010400

08005808 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005808:	b480      	push	{r7}
 800580a:	b087      	sub	sp, #28
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005812:	2300      	movs	r3, #0
 8005814:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005816:	e0cd      	b.n	80059b4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005818:	2201      	movs	r2, #1
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	fa02 f303 	lsl.w	r3, r2, r3
 8005820:	683a      	ldr	r2, [r7, #0]
 8005822:	4013      	ands	r3, r2
 8005824:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	2b00      	cmp	r3, #0
 800582a:	f000 80c0 	beq.w	80059ae <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800582e:	4a68      	ldr	r2, [pc, #416]	@ (80059d0 <HAL_GPIO_DeInit+0x1c8>)
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	089b      	lsrs	r3, r3, #2
 8005834:	3302      	adds	r3, #2
 8005836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800583a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	f003 0303 	and.w	r3, r3, #3
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	220f      	movs	r2, #15
 8005846:	fa02 f303 	lsl.w	r3, r2, r3
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	4013      	ands	r3, r2
 800584e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005856:	d025      	beq.n	80058a4 <HAL_GPIO_DeInit+0x9c>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a5e      	ldr	r2, [pc, #376]	@ (80059d4 <HAL_GPIO_DeInit+0x1cc>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d01f      	beq.n	80058a0 <HAL_GPIO_DeInit+0x98>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a5d      	ldr	r2, [pc, #372]	@ (80059d8 <HAL_GPIO_DeInit+0x1d0>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d019      	beq.n	800589c <HAL_GPIO_DeInit+0x94>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a5c      	ldr	r2, [pc, #368]	@ (80059dc <HAL_GPIO_DeInit+0x1d4>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d013      	beq.n	8005898 <HAL_GPIO_DeInit+0x90>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a5b      	ldr	r2, [pc, #364]	@ (80059e0 <HAL_GPIO_DeInit+0x1d8>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d00d      	beq.n	8005894 <HAL_GPIO_DeInit+0x8c>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a5a      	ldr	r2, [pc, #360]	@ (80059e4 <HAL_GPIO_DeInit+0x1dc>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d007      	beq.n	8005890 <HAL_GPIO_DeInit+0x88>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a59      	ldr	r2, [pc, #356]	@ (80059e8 <HAL_GPIO_DeInit+0x1e0>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d101      	bne.n	800588c <HAL_GPIO_DeInit+0x84>
 8005888:	2306      	movs	r3, #6
 800588a:	e00c      	b.n	80058a6 <HAL_GPIO_DeInit+0x9e>
 800588c:	2307      	movs	r3, #7
 800588e:	e00a      	b.n	80058a6 <HAL_GPIO_DeInit+0x9e>
 8005890:	2305      	movs	r3, #5
 8005892:	e008      	b.n	80058a6 <HAL_GPIO_DeInit+0x9e>
 8005894:	2304      	movs	r3, #4
 8005896:	e006      	b.n	80058a6 <HAL_GPIO_DeInit+0x9e>
 8005898:	2303      	movs	r3, #3
 800589a:	e004      	b.n	80058a6 <HAL_GPIO_DeInit+0x9e>
 800589c:	2302      	movs	r3, #2
 800589e:	e002      	b.n	80058a6 <HAL_GPIO_DeInit+0x9e>
 80058a0:	2301      	movs	r3, #1
 80058a2:	e000      	b.n	80058a6 <HAL_GPIO_DeInit+0x9e>
 80058a4:	2300      	movs	r3, #0
 80058a6:	697a      	ldr	r2, [r7, #20]
 80058a8:	f002 0203 	and.w	r2, r2, #3
 80058ac:	0092      	lsls	r2, r2, #2
 80058ae:	4093      	lsls	r3, r2
 80058b0:	68fa      	ldr	r2, [r7, #12]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d132      	bne.n	800591c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80058b6:	4b4d      	ldr	r3, [pc, #308]	@ (80059ec <HAL_GPIO_DeInit+0x1e4>)
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	43db      	mvns	r3, r3
 80058be:	494b      	ldr	r1, [pc, #300]	@ (80059ec <HAL_GPIO_DeInit+0x1e4>)
 80058c0:	4013      	ands	r3, r2
 80058c2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80058c4:	4b49      	ldr	r3, [pc, #292]	@ (80059ec <HAL_GPIO_DeInit+0x1e4>)
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	43db      	mvns	r3, r3
 80058cc:	4947      	ldr	r1, [pc, #284]	@ (80059ec <HAL_GPIO_DeInit+0x1e4>)
 80058ce:	4013      	ands	r3, r2
 80058d0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80058d2:	4b46      	ldr	r3, [pc, #280]	@ (80059ec <HAL_GPIO_DeInit+0x1e4>)
 80058d4:	68da      	ldr	r2, [r3, #12]
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	43db      	mvns	r3, r3
 80058da:	4944      	ldr	r1, [pc, #272]	@ (80059ec <HAL_GPIO_DeInit+0x1e4>)
 80058dc:	4013      	ands	r3, r2
 80058de:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80058e0:	4b42      	ldr	r3, [pc, #264]	@ (80059ec <HAL_GPIO_DeInit+0x1e4>)
 80058e2:	689a      	ldr	r2, [r3, #8]
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	43db      	mvns	r3, r3
 80058e8:	4940      	ldr	r1, [pc, #256]	@ (80059ec <HAL_GPIO_DeInit+0x1e4>)
 80058ea:	4013      	ands	r3, r2
 80058ec:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	f003 0303 	and.w	r3, r3, #3
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	220f      	movs	r2, #15
 80058f8:	fa02 f303 	lsl.w	r3, r2, r3
 80058fc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80058fe:	4a34      	ldr	r2, [pc, #208]	@ (80059d0 <HAL_GPIO_DeInit+0x1c8>)
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	089b      	lsrs	r3, r3, #2
 8005904:	3302      	adds	r3, #2
 8005906:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	43da      	mvns	r2, r3
 800590e:	4830      	ldr	r0, [pc, #192]	@ (80059d0 <HAL_GPIO_DeInit+0x1c8>)
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	089b      	lsrs	r3, r3, #2
 8005914:	400a      	ands	r2, r1
 8005916:	3302      	adds	r3, #2
 8005918:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	005b      	lsls	r3, r3, #1
 8005924:	2103      	movs	r1, #3
 8005926:	fa01 f303 	lsl.w	r3, r1, r3
 800592a:	431a      	orrs	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	08da      	lsrs	r2, r3, #3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	3208      	adds	r2, #8
 8005938:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	f003 0307 	and.w	r3, r3, #7
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	220f      	movs	r2, #15
 8005946:	fa02 f303 	lsl.w	r3, r2, r3
 800594a:	43db      	mvns	r3, r3
 800594c:	697a      	ldr	r2, [r7, #20]
 800594e:	08d2      	lsrs	r2, r2, #3
 8005950:	4019      	ands	r1, r3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	3208      	adds	r2, #8
 8005956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	689a      	ldr	r2, [r3, #8]
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	2103      	movs	r1, #3
 8005964:	fa01 f303 	lsl.w	r3, r1, r3
 8005968:	43db      	mvns	r3, r3
 800596a:	401a      	ands	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	685a      	ldr	r2, [r3, #4]
 8005974:	2101      	movs	r1, #1
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	fa01 f303 	lsl.w	r3, r1, r3
 800597c:	43db      	mvns	r3, r3
 800597e:	401a      	ands	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	68da      	ldr	r2, [r3, #12]
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	005b      	lsls	r3, r3, #1
 800598c:	2103      	movs	r1, #3
 800598e:	fa01 f303 	lsl.w	r3, r1, r3
 8005992:	43db      	mvns	r3, r3
 8005994:	401a      	ands	r2, r3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800599e:	2101      	movs	r1, #1
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	fa01 f303 	lsl.w	r3, r1, r3
 80059a6:	43db      	mvns	r3, r3
 80059a8:	401a      	ands	r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	3301      	adds	r3, #1
 80059b2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80059b4:	683a      	ldr	r2, [r7, #0]
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	fa22 f303 	lsr.w	r3, r2, r3
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f47f af2b 	bne.w	8005818 <HAL_GPIO_DeInit+0x10>
  }
}
 80059c2:	bf00      	nop
 80059c4:	bf00      	nop
 80059c6:	371c      	adds	r7, #28
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr
 80059d0:	40010000 	.word	0x40010000
 80059d4:	48000400 	.word	0x48000400
 80059d8:	48000800 	.word	0x48000800
 80059dc:	48000c00 	.word	0x48000c00
 80059e0:	48001000 	.word	0x48001000
 80059e4:	48001400 	.word	0x48001400
 80059e8:	48001800 	.word	0x48001800
 80059ec:	40010400 	.word	0x40010400

080059f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	460b      	mov	r3, r1
 80059fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	691a      	ldr	r2, [r3, #16]
 8005a00:	887b      	ldrh	r3, [r7, #2]
 8005a02:	4013      	ands	r3, r2
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d002      	beq.n	8005a0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	73fb      	strb	r3, [r7, #15]
 8005a0c:	e001      	b.n	8005a12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3714      	adds	r7, #20
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	460b      	mov	r3, r1
 8005a2a:	807b      	strh	r3, [r7, #2]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a30:	787b      	ldrb	r3, [r7, #1]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a36:	887a      	ldrh	r2, [r7, #2]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005a3c:	e002      	b.n	8005a44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a3e:	887a      	ldrh	r2, [r7, #2]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005a44:	bf00      	nop
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr

08005a50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b082      	sub	sp, #8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	4603      	mov	r3, r0
 8005a58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005a5a:	4b08      	ldr	r3, [pc, #32]	@ (8005a7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a5c:	695a      	ldr	r2, [r3, #20]
 8005a5e:	88fb      	ldrh	r3, [r7, #6]
 8005a60:	4013      	ands	r3, r2
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d006      	beq.n	8005a74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a66:	4a05      	ldr	r2, [pc, #20]	@ (8005a7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a68:	88fb      	ldrh	r3, [r7, #6]
 8005a6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a6c:	88fb      	ldrh	r3, [r7, #6]
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7fb fc52 	bl	8001318 <HAL_GPIO_EXTI_Callback>
  }
}
 8005a74:	bf00      	nop
 8005a76:	3708      	adds	r7, #8
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	40010400 	.word	0x40010400

08005a80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b082      	sub	sp, #8
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d101      	bne.n	8005a92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e08d      	b.n	8005bae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d106      	bne.n	8005aac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f7fc fc22 	bl	80022f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2224      	movs	r2, #36	@ 0x24
 8005ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f022 0201 	bic.w	r2, r2, #1
 8005ac2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685a      	ldr	r2, [r3, #4]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005ad0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	689a      	ldr	r2, [r3, #8]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ae0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d107      	bne.n	8005afa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	689a      	ldr	r2, [r3, #8]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005af6:	609a      	str	r2, [r3, #8]
 8005af8:	e006      	b.n	8005b08 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	689a      	ldr	r2, [r3, #8]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005b06:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	d108      	bne.n	8005b22 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	685a      	ldr	r2, [r3, #4]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b1e:	605a      	str	r2, [r3, #4]
 8005b20:	e007      	b.n	8005b32 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	685a      	ldr	r2, [r3, #4]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	6812      	ldr	r2, [r2, #0]
 8005b3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005b40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b44:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68da      	ldr	r2, [r3, #12]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	691a      	ldr	r2, [r3, #16]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	69d9      	ldr	r1, [r3, #28]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6a1a      	ldr	r2, [r3, #32]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f042 0201 	orr.w	r2, r2, #1
 8005b8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2220      	movs	r2, #32
 8005b9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3708      	adds	r7, #8
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}

08005bb6 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005bb6:	b580      	push	{r7, lr}
 8005bb8:	b082      	sub	sp, #8
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d101      	bne.n	8005bc8 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e021      	b.n	8005c0c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2224      	movs	r2, #36	@ 0x24
 8005bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 0201 	bic.w	r2, r2, #1
 8005bde:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f7fc fbe3 	bl	80023ac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3708      	adds	r7, #8
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b088      	sub	sp, #32
 8005c18:	af02      	add	r7, sp, #8
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	4608      	mov	r0, r1
 8005c1e:	4611      	mov	r1, r2
 8005c20:	461a      	mov	r2, r3
 8005c22:	4603      	mov	r3, r0
 8005c24:	817b      	strh	r3, [r7, #10]
 8005c26:	460b      	mov	r3, r1
 8005c28:	813b      	strh	r3, [r7, #8]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	2b20      	cmp	r3, #32
 8005c38:	f040 80f9 	bne.w	8005e2e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d002      	beq.n	8005c48 <HAL_I2C_Mem_Write+0x34>
 8005c42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d105      	bne.n	8005c54 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c4e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e0ed      	b.n	8005e30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d101      	bne.n	8005c62 <HAL_I2C_Mem_Write+0x4e>
 8005c5e:	2302      	movs	r3, #2
 8005c60:	e0e6      	b.n	8005e30 <HAL_I2C_Mem_Write+0x21c>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c6a:	f7ff f951 	bl	8004f10 <HAL_GetTick>
 8005c6e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	2319      	movs	r3, #25
 8005c76:	2201      	movs	r2, #1
 8005c78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 fac3 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d001      	beq.n	8005c8c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e0d1      	b.n	8005e30 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2221      	movs	r2, #33	@ 0x21
 8005c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2240      	movs	r2, #64	@ 0x40
 8005c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6a3a      	ldr	r2, [r7, #32]
 8005ca6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005cac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005cb4:	88f8      	ldrh	r0, [r7, #6]
 8005cb6:	893a      	ldrh	r2, [r7, #8]
 8005cb8:	8979      	ldrh	r1, [r7, #10]
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	9301      	str	r3, [sp, #4]
 8005cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc0:	9300      	str	r3, [sp, #0]
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 f9d3 	bl	8006070 <I2C_RequestMemoryWrite>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d005      	beq.n	8005cdc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e0a9      	b.n	8005e30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	2bff      	cmp	r3, #255	@ 0xff
 8005ce4:	d90e      	bls.n	8005d04 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	22ff      	movs	r2, #255	@ 0xff
 8005cea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cf0:	b2da      	uxtb	r2, r3
 8005cf2:	8979      	ldrh	r1, [r7, #10]
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f000 fc47 	bl	8006590 <I2C_TransferConfig>
 8005d02:	e00f      	b.n	8005d24 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d08:	b29a      	uxth	r2, r3
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d12:	b2da      	uxtb	r2, r3
 8005d14:	8979      	ldrh	r1, [r7, #10]
 8005d16:	2300      	movs	r3, #0
 8005d18:	9300      	str	r3, [sp, #0]
 8005d1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 fc36 	bl	8006590 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d24:	697a      	ldr	r2, [r7, #20]
 8005d26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f000 fac6 	bl	80062ba <I2C_WaitOnTXISFlagUntilTimeout>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d001      	beq.n	8005d38 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e07b      	b.n	8005e30 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3c:	781a      	ldrb	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d48:	1c5a      	adds	r2, r3, #1
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	3b01      	subs	r3, #1
 8005d56:	b29a      	uxth	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d60:	3b01      	subs	r3, #1
 8005d62:	b29a      	uxth	r2, r3
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d034      	beq.n	8005ddc <HAL_I2C_Mem_Write+0x1c8>
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d130      	bne.n	8005ddc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	9300      	str	r3, [sp, #0]
 8005d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d80:	2200      	movs	r2, #0
 8005d82:	2180      	movs	r1, #128	@ 0x80
 8005d84:	68f8      	ldr	r0, [r7, #12]
 8005d86:	f000 fa3f 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d001      	beq.n	8005d94 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e04d      	b.n	8005e30 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	2bff      	cmp	r3, #255	@ 0xff
 8005d9c:	d90e      	bls.n	8005dbc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	22ff      	movs	r2, #255	@ 0xff
 8005da2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005da8:	b2da      	uxtb	r2, r3
 8005daa:	8979      	ldrh	r1, [r7, #10]
 8005dac:	2300      	movs	r3, #0
 8005dae:	9300      	str	r3, [sp, #0]
 8005db0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005db4:	68f8      	ldr	r0, [r7, #12]
 8005db6:	f000 fbeb 	bl	8006590 <I2C_TransferConfig>
 8005dba:	e00f      	b.n	8005ddc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dc0:	b29a      	uxth	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	8979      	ldrh	r1, [r7, #10]
 8005dce:	2300      	movs	r3, #0
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005dd6:	68f8      	ldr	r0, [r7, #12]
 8005dd8:	f000 fbda 	bl	8006590 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d19e      	bne.n	8005d24 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 faac 	bl	8006348 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e01a      	b.n	8005e30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	6859      	ldr	r1, [r3, #4]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e38 <HAL_I2C_Mem_Write+0x224>)
 8005e0e:	400b      	ands	r3, r1
 8005e10:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2220      	movs	r2, #32
 8005e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	e000      	b.n	8005e30 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005e2e:	2302      	movs	r3, #2
  }
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3718      	adds	r7, #24
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	fe00e800 	.word	0xfe00e800

08005e3c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b088      	sub	sp, #32
 8005e40:	af02      	add	r7, sp, #8
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	4608      	mov	r0, r1
 8005e46:	4611      	mov	r1, r2
 8005e48:	461a      	mov	r2, r3
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	817b      	strh	r3, [r7, #10]
 8005e4e:	460b      	mov	r3, r1
 8005e50:	813b      	strh	r3, [r7, #8]
 8005e52:	4613      	mov	r3, r2
 8005e54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	2b20      	cmp	r3, #32
 8005e60:	f040 80fd 	bne.w	800605e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e64:	6a3b      	ldr	r3, [r7, #32]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d002      	beq.n	8005e70 <HAL_I2C_Mem_Read+0x34>
 8005e6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d105      	bne.n	8005e7c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e76:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e0f1      	b.n	8006060 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d101      	bne.n	8005e8a <HAL_I2C_Mem_Read+0x4e>
 8005e86:	2302      	movs	r3, #2
 8005e88:	e0ea      	b.n	8006060 <HAL_I2C_Mem_Read+0x224>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005e92:	f7ff f83d 	bl	8004f10 <HAL_GetTick>
 8005e96:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	2319      	movs	r3, #25
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	f000 f9af 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d001      	beq.n	8005eb4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e0d5      	b.n	8006060 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2222      	movs	r2, #34	@ 0x22
 8005eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2240      	movs	r2, #64	@ 0x40
 8005ec0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	6a3a      	ldr	r2, [r7, #32]
 8005ece:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005ed4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005edc:	88f8      	ldrh	r0, [r7, #6]
 8005ede:	893a      	ldrh	r2, [r7, #8]
 8005ee0:	8979      	ldrh	r1, [r7, #10]
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	9301      	str	r3, [sp, #4]
 8005ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	4603      	mov	r3, r0
 8005eec:	68f8      	ldr	r0, [r7, #12]
 8005eee:	f000 f913 	bl	8006118 <I2C_RequestMemoryRead>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d005      	beq.n	8005f04 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e0ad      	b.n	8006060 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	2bff      	cmp	r3, #255	@ 0xff
 8005f0c:	d90e      	bls.n	8005f2c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2201      	movs	r2, #1
 8005f12:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f18:	b2da      	uxtb	r2, r3
 8005f1a:	8979      	ldrh	r1, [r7, #10]
 8005f1c:	4b52      	ldr	r3, [pc, #328]	@ (8006068 <HAL_I2C_Mem_Read+0x22c>)
 8005f1e:	9300      	str	r3, [sp, #0]
 8005f20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f24:	68f8      	ldr	r0, [r7, #12]
 8005f26:	f000 fb33 	bl	8006590 <I2C_TransferConfig>
 8005f2a:	e00f      	b.n	8005f4c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f30:	b29a      	uxth	r2, r3
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f3a:	b2da      	uxtb	r2, r3
 8005f3c:	8979      	ldrh	r1, [r7, #10]
 8005f3e:	4b4a      	ldr	r3, [pc, #296]	@ (8006068 <HAL_I2C_Mem_Read+0x22c>)
 8005f40:	9300      	str	r3, [sp, #0]
 8005f42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	f000 fb22 	bl	8006590 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	9300      	str	r3, [sp, #0]
 8005f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f52:	2200      	movs	r2, #0
 8005f54:	2104      	movs	r1, #4
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f000 f956 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d001      	beq.n	8005f66 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e07c      	b.n	8006060 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f70:	b2d2      	uxtb	r2, r2
 8005f72:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f82:	3b01      	subs	r3, #1
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	3b01      	subs	r3, #1
 8005f92:	b29a      	uxth	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d034      	beq.n	800600c <HAL_I2C_Mem_Read+0x1d0>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d130      	bne.n	800600c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	2180      	movs	r1, #128	@ 0x80
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f000 f927 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d001      	beq.n	8005fc4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e04d      	b.n	8006060 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	2bff      	cmp	r3, #255	@ 0xff
 8005fcc:	d90e      	bls.n	8005fec <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fd8:	b2da      	uxtb	r2, r3
 8005fda:	8979      	ldrh	r1, [r7, #10]
 8005fdc:	2300      	movs	r3, #0
 8005fde:	9300      	str	r3, [sp, #0]
 8005fe0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f000 fad3 	bl	8006590 <I2C_TransferConfig>
 8005fea:	e00f      	b.n	800600c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ffa:	b2da      	uxtb	r2, r3
 8005ffc:	8979      	ldrh	r1, [r7, #10]
 8005ffe:	2300      	movs	r3, #0
 8006000:	9300      	str	r3, [sp, #0]
 8006002:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f000 fac2 	bl	8006590 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006010:	b29b      	uxth	r3, r3
 8006012:	2b00      	cmp	r3, #0
 8006014:	d19a      	bne.n	8005f4c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f000 f994 	bl	8006348 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d001      	beq.n	800602a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e01a      	b.n	8006060 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2220      	movs	r2, #32
 8006030:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	6859      	ldr	r1, [r3, #4]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	4b0b      	ldr	r3, [pc, #44]	@ (800606c <HAL_I2C_Mem_Read+0x230>)
 800603e:	400b      	ands	r3, r1
 8006040:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2220      	movs	r2, #32
 8006046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800605a:	2300      	movs	r3, #0
 800605c:	e000      	b.n	8006060 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800605e:	2302      	movs	r3, #2
  }
}
 8006060:	4618      	mov	r0, r3
 8006062:	3718      	adds	r7, #24
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}
 8006068:	80002400 	.word	0x80002400
 800606c:	fe00e800 	.word	0xfe00e800

08006070 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b086      	sub	sp, #24
 8006074:	af02      	add	r7, sp, #8
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	4608      	mov	r0, r1
 800607a:	4611      	mov	r1, r2
 800607c:	461a      	mov	r2, r3
 800607e:	4603      	mov	r3, r0
 8006080:	817b      	strh	r3, [r7, #10]
 8006082:	460b      	mov	r3, r1
 8006084:	813b      	strh	r3, [r7, #8]
 8006086:	4613      	mov	r3, r2
 8006088:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800608a:	88fb      	ldrh	r3, [r7, #6]
 800608c:	b2da      	uxtb	r2, r3
 800608e:	8979      	ldrh	r1, [r7, #10]
 8006090:	4b20      	ldr	r3, [pc, #128]	@ (8006114 <I2C_RequestMemoryWrite+0xa4>)
 8006092:	9300      	str	r3, [sp, #0]
 8006094:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f000 fa79 	bl	8006590 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800609e:	69fa      	ldr	r2, [r7, #28]
 80060a0:	69b9      	ldr	r1, [r7, #24]
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 f909 	bl	80062ba <I2C_WaitOnTXISFlagUntilTimeout>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d001      	beq.n	80060b2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e02c      	b.n	800610c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80060b2:	88fb      	ldrh	r3, [r7, #6]
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d105      	bne.n	80060c4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80060b8:	893b      	ldrh	r3, [r7, #8]
 80060ba:	b2da      	uxtb	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80060c2:	e015      	b.n	80060f0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80060c4:	893b      	ldrh	r3, [r7, #8]
 80060c6:	0a1b      	lsrs	r3, r3, #8
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	b2da      	uxtb	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060d2:	69fa      	ldr	r2, [r7, #28]
 80060d4:	69b9      	ldr	r1, [r7, #24]
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f000 f8ef 	bl	80062ba <I2C_WaitOnTXISFlagUntilTimeout>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d001      	beq.n	80060e6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e012      	b.n	800610c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80060e6:	893b      	ldrh	r3, [r7, #8]
 80060e8:	b2da      	uxtb	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80060f0:	69fb      	ldr	r3, [r7, #28]
 80060f2:	9300      	str	r3, [sp, #0]
 80060f4:	69bb      	ldr	r3, [r7, #24]
 80060f6:	2200      	movs	r2, #0
 80060f8:	2180      	movs	r1, #128	@ 0x80
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f000 f884 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	d001      	beq.n	800610a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e000      	b.n	800610c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800610a:	2300      	movs	r3, #0
}
 800610c:	4618      	mov	r0, r3
 800610e:	3710      	adds	r7, #16
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}
 8006114:	80002000 	.word	0x80002000

08006118 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b086      	sub	sp, #24
 800611c:	af02      	add	r7, sp, #8
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	4608      	mov	r0, r1
 8006122:	4611      	mov	r1, r2
 8006124:	461a      	mov	r2, r3
 8006126:	4603      	mov	r3, r0
 8006128:	817b      	strh	r3, [r7, #10]
 800612a:	460b      	mov	r3, r1
 800612c:	813b      	strh	r3, [r7, #8]
 800612e:	4613      	mov	r3, r2
 8006130:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006132:	88fb      	ldrh	r3, [r7, #6]
 8006134:	b2da      	uxtb	r2, r3
 8006136:	8979      	ldrh	r1, [r7, #10]
 8006138:	4b20      	ldr	r3, [pc, #128]	@ (80061bc <I2C_RequestMemoryRead+0xa4>)
 800613a:	9300      	str	r3, [sp, #0]
 800613c:	2300      	movs	r3, #0
 800613e:	68f8      	ldr	r0, [r7, #12]
 8006140:	f000 fa26 	bl	8006590 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006144:	69fa      	ldr	r2, [r7, #28]
 8006146:	69b9      	ldr	r1, [r7, #24]
 8006148:	68f8      	ldr	r0, [r7, #12]
 800614a:	f000 f8b6 	bl	80062ba <I2C_WaitOnTXISFlagUntilTimeout>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d001      	beq.n	8006158 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	e02c      	b.n	80061b2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006158:	88fb      	ldrh	r3, [r7, #6]
 800615a:	2b01      	cmp	r3, #1
 800615c:	d105      	bne.n	800616a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800615e:	893b      	ldrh	r3, [r7, #8]
 8006160:	b2da      	uxtb	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	629a      	str	r2, [r3, #40]	@ 0x28
 8006168:	e015      	b.n	8006196 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800616a:	893b      	ldrh	r3, [r7, #8]
 800616c:	0a1b      	lsrs	r3, r3, #8
 800616e:	b29b      	uxth	r3, r3
 8006170:	b2da      	uxtb	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006178:	69fa      	ldr	r2, [r7, #28]
 800617a:	69b9      	ldr	r1, [r7, #24]
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f000 f89c 	bl	80062ba <I2C_WaitOnTXISFlagUntilTimeout>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d001      	beq.n	800618c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e012      	b.n	80061b2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800618c:	893b      	ldrh	r3, [r7, #8]
 800618e:	b2da      	uxtb	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	2200      	movs	r2, #0
 800619e:	2140      	movs	r1, #64	@ 0x40
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f000 f831 	bl	8006208 <I2C_WaitOnFlagUntilTimeout>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d001      	beq.n	80061b0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80061ac:	2301      	movs	r3, #1
 80061ae:	e000      	b.n	80061b2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3710      	adds	r7, #16
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	80002000 	.word	0x80002000

080061c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	699b      	ldr	r3, [r3, #24]
 80061ce:	f003 0302 	and.w	r3, r3, #2
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d103      	bne.n	80061de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2200      	movs	r2, #0
 80061dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	699b      	ldr	r3, [r3, #24]
 80061e4:	f003 0301 	and.w	r3, r3, #1
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d007      	beq.n	80061fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	699a      	ldr	r2, [r3, #24]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f042 0201 	orr.w	r2, r2, #1
 80061fa:	619a      	str	r2, [r3, #24]
  }
}
 80061fc:	bf00      	nop
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	603b      	str	r3, [r7, #0]
 8006214:	4613      	mov	r3, r2
 8006216:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006218:	e03b      	b.n	8006292 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800621a:	69ba      	ldr	r2, [r7, #24]
 800621c:	6839      	ldr	r1, [r7, #0]
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	f000 f8d6 	bl	80063d0 <I2C_IsErrorOccurred>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d001      	beq.n	800622e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e041      	b.n	80062b2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006234:	d02d      	beq.n	8006292 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006236:	f7fe fe6b 	bl	8004f10 <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	69bb      	ldr	r3, [r7, #24]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	683a      	ldr	r2, [r7, #0]
 8006242:	429a      	cmp	r2, r3
 8006244:	d302      	bcc.n	800624c <I2C_WaitOnFlagUntilTimeout+0x44>
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d122      	bne.n	8006292 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	699a      	ldr	r2, [r3, #24]
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	4013      	ands	r3, r2
 8006256:	68ba      	ldr	r2, [r7, #8]
 8006258:	429a      	cmp	r2, r3
 800625a:	bf0c      	ite	eq
 800625c:	2301      	moveq	r3, #1
 800625e:	2300      	movne	r3, #0
 8006260:	b2db      	uxtb	r3, r3
 8006262:	461a      	mov	r2, r3
 8006264:	79fb      	ldrb	r3, [r7, #7]
 8006266:	429a      	cmp	r2, r3
 8006268:	d113      	bne.n	8006292 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800626e:	f043 0220 	orr.w	r2, r3, #32
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2220      	movs	r2, #32
 800627a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2200      	movs	r2, #0
 8006282:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e00f      	b.n	80062b2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	699a      	ldr	r2, [r3, #24]
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	4013      	ands	r3, r2
 800629c:	68ba      	ldr	r2, [r7, #8]
 800629e:	429a      	cmp	r2, r3
 80062a0:	bf0c      	ite	eq
 80062a2:	2301      	moveq	r3, #1
 80062a4:	2300      	movne	r3, #0
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	461a      	mov	r2, r3
 80062aa:	79fb      	ldrb	r3, [r7, #7]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d0b4      	beq.n	800621a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3710      	adds	r7, #16
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b084      	sub	sp, #16
 80062be:	af00      	add	r7, sp, #0
 80062c0:	60f8      	str	r0, [r7, #12]
 80062c2:	60b9      	str	r1, [r7, #8]
 80062c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80062c6:	e033      	b.n	8006330 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	68b9      	ldr	r1, [r7, #8]
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f000 f87f 	bl	80063d0 <I2C_IsErrorOccurred>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d001      	beq.n	80062dc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e031      	b.n	8006340 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e2:	d025      	beq.n	8006330 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062e4:	f7fe fe14 	bl	8004f10 <HAL_GetTick>
 80062e8:	4602      	mov	r2, r0
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d302      	bcc.n	80062fa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d11a      	bne.n	8006330 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b02      	cmp	r3, #2
 8006306:	d013      	beq.n	8006330 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800630c:	f043 0220 	orr.w	r2, r3, #32
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2220      	movs	r2, #32
 8006318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e007      	b.n	8006340 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	699b      	ldr	r3, [r3, #24]
 8006336:	f003 0302 	and.w	r3, r3, #2
 800633a:	2b02      	cmp	r3, #2
 800633c:	d1c4      	bne.n	80062c8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3710      	adds	r7, #16
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}

08006348 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006354:	e02f      	b.n	80063b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	68b9      	ldr	r1, [r7, #8]
 800635a:	68f8      	ldr	r0, [r7, #12]
 800635c:	f000 f838 	bl	80063d0 <I2C_IsErrorOccurred>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d001      	beq.n	800636a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e02d      	b.n	80063c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800636a:	f7fe fdd1 	bl	8004f10 <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	68ba      	ldr	r2, [r7, #8]
 8006376:	429a      	cmp	r2, r3
 8006378:	d302      	bcc.n	8006380 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d11a      	bne.n	80063b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	699b      	ldr	r3, [r3, #24]
 8006386:	f003 0320 	and.w	r3, r3, #32
 800638a:	2b20      	cmp	r3, #32
 800638c:	d013      	beq.n	80063b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006392:	f043 0220 	orr.w	r2, r3, #32
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2220      	movs	r2, #32
 800639e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e007      	b.n	80063c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	699b      	ldr	r3, [r3, #24]
 80063bc:	f003 0320 	and.w	r3, r3, #32
 80063c0:	2b20      	cmp	r3, #32
 80063c2:	d1c8      	bne.n	8006356 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3710      	adds	r7, #16
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
	...

080063d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b08a      	sub	sp, #40	@ 0x28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063dc:	2300      	movs	r3, #0
 80063de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80063ea:	2300      	movs	r3, #0
 80063ec:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	f003 0310 	and.w	r3, r3, #16
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d068      	beq.n	80064ce <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2210      	movs	r2, #16
 8006402:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006404:	e049      	b.n	800649a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800640c:	d045      	beq.n	800649a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800640e:	f7fe fd7f 	bl	8004f10 <HAL_GetTick>
 8006412:	4602      	mov	r2, r0
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	1ad3      	subs	r3, r2, r3
 8006418:	68ba      	ldr	r2, [r7, #8]
 800641a:	429a      	cmp	r2, r3
 800641c:	d302      	bcc.n	8006424 <I2C_IsErrorOccurred+0x54>
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d13a      	bne.n	800649a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800642e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006436:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006442:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006446:	d121      	bne.n	800648c <I2C_IsErrorOccurred+0xbc>
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800644e:	d01d      	beq.n	800648c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006450:	7cfb      	ldrb	r3, [r7, #19]
 8006452:	2b20      	cmp	r3, #32
 8006454:	d01a      	beq.n	800648c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006464:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006466:	f7fe fd53 	bl	8004f10 <HAL_GetTick>
 800646a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800646c:	e00e      	b.n	800648c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800646e:	f7fe fd4f 	bl	8004f10 <HAL_GetTick>
 8006472:	4602      	mov	r2, r0
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	2b19      	cmp	r3, #25
 800647a:	d907      	bls.n	800648c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800647c:	6a3b      	ldr	r3, [r7, #32]
 800647e:	f043 0320 	orr.w	r3, r3, #32
 8006482:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800648a:	e006      	b.n	800649a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	699b      	ldr	r3, [r3, #24]
 8006492:	f003 0320 	and.w	r3, r3, #32
 8006496:	2b20      	cmp	r3, #32
 8006498:	d1e9      	bne.n	800646e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	699b      	ldr	r3, [r3, #24]
 80064a0:	f003 0320 	and.w	r3, r3, #32
 80064a4:	2b20      	cmp	r3, #32
 80064a6:	d003      	beq.n	80064b0 <I2C_IsErrorOccurred+0xe0>
 80064a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d0aa      	beq.n	8006406 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80064b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d103      	bne.n	80064c0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2220      	movs	r2, #32
 80064be:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80064c0:	6a3b      	ldr	r3, [r7, #32]
 80064c2:	f043 0304 	orr.w	r3, r3, #4
 80064c6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80064d6:	69bb      	ldr	r3, [r7, #24]
 80064d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d00b      	beq.n	80064f8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80064e0:	6a3b      	ldr	r3, [r7, #32]
 80064e2:	f043 0301 	orr.w	r3, r3, #1
 80064e6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80064f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d00b      	beq.n	800651a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006502:	6a3b      	ldr	r3, [r7, #32]
 8006504:	f043 0308 	orr.w	r3, r3, #8
 8006508:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006512:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006520:	2b00      	cmp	r3, #0
 8006522:	d00b      	beq.n	800653c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006524:	6a3b      	ldr	r3, [r7, #32]
 8006526:	f043 0302 	orr.w	r3, r3, #2
 800652a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006534:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800653c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006540:	2b00      	cmp	r3, #0
 8006542:	d01c      	beq.n	800657e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006544:	68f8      	ldr	r0, [r7, #12]
 8006546:	f7ff fe3b 	bl	80061c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	6859      	ldr	r1, [r3, #4]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	4b0d      	ldr	r3, [pc, #52]	@ (800658c <I2C_IsErrorOccurred+0x1bc>)
 8006556:	400b      	ands	r3, r1
 8006558:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800655e:	6a3b      	ldr	r3, [r7, #32]
 8006560:	431a      	orrs	r2, r3
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2220      	movs	r2, #32
 800656a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800657e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006582:	4618      	mov	r0, r3
 8006584:	3728      	adds	r7, #40	@ 0x28
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	fe00e800 	.word	0xfe00e800

08006590 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006590:	b480      	push	{r7}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	607b      	str	r3, [r7, #4]
 800659a:	460b      	mov	r3, r1
 800659c:	817b      	strh	r3, [r7, #10]
 800659e:	4613      	mov	r3, r2
 80065a0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065a2:	897b      	ldrh	r3, [r7, #10]
 80065a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065a8:	7a7b      	ldrb	r3, [r7, #9]
 80065aa:	041b      	lsls	r3, r3, #16
 80065ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065b0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065b6:	6a3b      	ldr	r3, [r7, #32]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065be:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	6a3b      	ldr	r3, [r7, #32]
 80065c8:	0d5b      	lsrs	r3, r3, #21
 80065ca:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80065ce:	4b08      	ldr	r3, [pc, #32]	@ (80065f0 <I2C_TransferConfig+0x60>)
 80065d0:	430b      	orrs	r3, r1
 80065d2:	43db      	mvns	r3, r3
 80065d4:	ea02 0103 	and.w	r1, r2, r3
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	697a      	ldr	r2, [r7, #20]
 80065de:	430a      	orrs	r2, r1
 80065e0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80065e2:	bf00      	nop
 80065e4:	371c      	adds	r7, #28
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop
 80065f0:	03ff63ff 	.word	0x03ff63ff

080065f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006604:	b2db      	uxtb	r3, r3
 8006606:	2b20      	cmp	r3, #32
 8006608:	d138      	bne.n	800667c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006610:	2b01      	cmp	r3, #1
 8006612:	d101      	bne.n	8006618 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006614:	2302      	movs	r3, #2
 8006616:	e032      	b.n	800667e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2224      	movs	r2, #36	@ 0x24
 8006624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0201 	bic.w	r2, r2, #1
 8006636:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006646:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6819      	ldr	r1, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	683a      	ldr	r2, [r7, #0]
 8006654:	430a      	orrs	r2, r1
 8006656:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f042 0201 	orr.w	r2, r2, #1
 8006666:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2220      	movs	r2, #32
 800666c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006678:	2300      	movs	r3, #0
 800667a:	e000      	b.n	800667e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800667c:	2302      	movs	r3, #2
  }
}
 800667e:	4618      	mov	r0, r3
 8006680:	370c      	adds	r7, #12
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr

0800668a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800668a:	b480      	push	{r7}
 800668c:	b085      	sub	sp, #20
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
 8006692:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800669a:	b2db      	uxtb	r3, r3
 800669c:	2b20      	cmp	r3, #32
 800669e:	d139      	bne.n	8006714 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d101      	bne.n	80066ae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80066aa:	2302      	movs	r3, #2
 80066ac:	e033      	b.n	8006716 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2201      	movs	r2, #1
 80066b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2224      	movs	r2, #36	@ 0x24
 80066ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f022 0201 	bic.w	r2, r2, #1
 80066cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80066dc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	021b      	lsls	r3, r3, #8
 80066e2:	68fa      	ldr	r2, [r7, #12]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68fa      	ldr	r2, [r7, #12]
 80066ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f042 0201 	orr.w	r2, r2, #1
 80066fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2220      	movs	r2, #32
 8006704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006710:	2300      	movs	r3, #0
 8006712:	e000      	b.n	8006716 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006714:	2302      	movs	r3, #2
  }
}
 8006716:	4618      	mov	r0, r3
 8006718:	3714      	adds	r7, #20
 800671a:	46bd      	mov	sp, r7
 800671c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006720:	4770      	bx	lr

08006722 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006722:	b580      	push	{r7, lr}
 8006724:	b086      	sub	sp, #24
 8006726:	af02      	add	r7, sp, #8
 8006728:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d101      	bne.n	8006734 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e101      	b.n	8006938 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800673a:	b2db      	uxtb	r3, r3
 800673c:	2b00      	cmp	r3, #0
 800673e:	d106      	bne.n	800674e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f7fb ffeb 	bl	8002724 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2203      	movs	r2, #3
 8006752:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2200      	movs	r2, #0
 800675a:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4618      	mov	r0, r3
 8006762:	f005 fc9c 	bl	800c09e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6818      	ldr	r0, [r3, #0]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	7c1a      	ldrb	r2, [r3, #16]
 800676e:	f88d 2000 	strb.w	r2, [sp]
 8006772:	3304      	adds	r3, #4
 8006774:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006776:	f005 fc65 	bl	800c044 <USB_CoreInit>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d005      	beq.n	800678c <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2202      	movs	r2, #2
 8006784:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e0d5      	b.n	8006938 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	2100      	movs	r1, #0
 8006792:	4618      	mov	r0, r3
 8006794:	f005 fc94 	bl	800c0c0 <USB_SetCurrentMode>
 8006798:	4603      	mov	r3, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	d005      	beq.n	80067aa <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2202      	movs	r2, #2
 80067a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e0c6      	b.n	8006938 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067aa:	2300      	movs	r3, #0
 80067ac:	73fb      	strb	r3, [r7, #15]
 80067ae:	e04a      	b.n	8006846 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80067b0:	7bfa      	ldrb	r2, [r7, #15]
 80067b2:	6879      	ldr	r1, [r7, #4]
 80067b4:	4613      	mov	r3, r2
 80067b6:	00db      	lsls	r3, r3, #3
 80067b8:	4413      	add	r3, r2
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	440b      	add	r3, r1
 80067be:	3315      	adds	r3, #21
 80067c0:	2201      	movs	r2, #1
 80067c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80067c4:	7bfa      	ldrb	r2, [r7, #15]
 80067c6:	6879      	ldr	r1, [r7, #4]
 80067c8:	4613      	mov	r3, r2
 80067ca:	00db      	lsls	r3, r3, #3
 80067cc:	4413      	add	r3, r2
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	440b      	add	r3, r1
 80067d2:	3314      	adds	r3, #20
 80067d4:	7bfa      	ldrb	r2, [r7, #15]
 80067d6:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80067d8:	7bfa      	ldrb	r2, [r7, #15]
 80067da:	7bfb      	ldrb	r3, [r7, #15]
 80067dc:	b298      	uxth	r0, r3
 80067de:	6879      	ldr	r1, [r7, #4]
 80067e0:	4613      	mov	r3, r2
 80067e2:	00db      	lsls	r3, r3, #3
 80067e4:	4413      	add	r3, r2
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	440b      	add	r3, r1
 80067ea:	332e      	adds	r3, #46	@ 0x2e
 80067ec:	4602      	mov	r2, r0
 80067ee:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80067f0:	7bfa      	ldrb	r2, [r7, #15]
 80067f2:	6879      	ldr	r1, [r7, #4]
 80067f4:	4613      	mov	r3, r2
 80067f6:	00db      	lsls	r3, r3, #3
 80067f8:	4413      	add	r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	440b      	add	r3, r1
 80067fe:	3318      	adds	r3, #24
 8006800:	2200      	movs	r2, #0
 8006802:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006804:	7bfa      	ldrb	r2, [r7, #15]
 8006806:	6879      	ldr	r1, [r7, #4]
 8006808:	4613      	mov	r3, r2
 800680a:	00db      	lsls	r3, r3, #3
 800680c:	4413      	add	r3, r2
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	440b      	add	r3, r1
 8006812:	331c      	adds	r3, #28
 8006814:	2200      	movs	r2, #0
 8006816:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006818:	7bfa      	ldrb	r2, [r7, #15]
 800681a:	6879      	ldr	r1, [r7, #4]
 800681c:	4613      	mov	r3, r2
 800681e:	00db      	lsls	r3, r3, #3
 8006820:	4413      	add	r3, r2
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	440b      	add	r3, r1
 8006826:	3320      	adds	r3, #32
 8006828:	2200      	movs	r2, #0
 800682a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800682c:	7bfa      	ldrb	r2, [r7, #15]
 800682e:	6879      	ldr	r1, [r7, #4]
 8006830:	4613      	mov	r3, r2
 8006832:	00db      	lsls	r3, r3, #3
 8006834:	4413      	add	r3, r2
 8006836:	009b      	lsls	r3, r3, #2
 8006838:	440b      	add	r3, r1
 800683a:	3324      	adds	r3, #36	@ 0x24
 800683c:	2200      	movs	r2, #0
 800683e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006840:	7bfb      	ldrb	r3, [r7, #15]
 8006842:	3301      	adds	r3, #1
 8006844:	73fb      	strb	r3, [r7, #15]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	791b      	ldrb	r3, [r3, #4]
 800684a:	7bfa      	ldrb	r2, [r7, #15]
 800684c:	429a      	cmp	r2, r3
 800684e:	d3af      	bcc.n	80067b0 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006850:	2300      	movs	r3, #0
 8006852:	73fb      	strb	r3, [r7, #15]
 8006854:	e044      	b.n	80068e0 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006856:	7bfa      	ldrb	r2, [r7, #15]
 8006858:	6879      	ldr	r1, [r7, #4]
 800685a:	4613      	mov	r3, r2
 800685c:	00db      	lsls	r3, r3, #3
 800685e:	4413      	add	r3, r2
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	440b      	add	r3, r1
 8006864:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006868:	2200      	movs	r2, #0
 800686a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800686c:	7bfa      	ldrb	r2, [r7, #15]
 800686e:	6879      	ldr	r1, [r7, #4]
 8006870:	4613      	mov	r3, r2
 8006872:	00db      	lsls	r3, r3, #3
 8006874:	4413      	add	r3, r2
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	440b      	add	r3, r1
 800687a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800687e:	7bfa      	ldrb	r2, [r7, #15]
 8006880:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006882:	7bfa      	ldrb	r2, [r7, #15]
 8006884:	6879      	ldr	r1, [r7, #4]
 8006886:	4613      	mov	r3, r2
 8006888:	00db      	lsls	r3, r3, #3
 800688a:	4413      	add	r3, r2
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	440b      	add	r3, r1
 8006890:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006894:	2200      	movs	r2, #0
 8006896:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006898:	7bfa      	ldrb	r2, [r7, #15]
 800689a:	6879      	ldr	r1, [r7, #4]
 800689c:	4613      	mov	r3, r2
 800689e:	00db      	lsls	r3, r3, #3
 80068a0:	4413      	add	r3, r2
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	440b      	add	r3, r1
 80068a6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80068aa:	2200      	movs	r2, #0
 80068ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80068ae:	7bfa      	ldrb	r2, [r7, #15]
 80068b0:	6879      	ldr	r1, [r7, #4]
 80068b2:	4613      	mov	r3, r2
 80068b4:	00db      	lsls	r3, r3, #3
 80068b6:	4413      	add	r3, r2
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	440b      	add	r3, r1
 80068bc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80068c0:	2200      	movs	r2, #0
 80068c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80068c4:	7bfa      	ldrb	r2, [r7, #15]
 80068c6:	6879      	ldr	r1, [r7, #4]
 80068c8:	4613      	mov	r3, r2
 80068ca:	00db      	lsls	r3, r3, #3
 80068cc:	4413      	add	r3, r2
 80068ce:	009b      	lsls	r3, r3, #2
 80068d0:	440b      	add	r3, r1
 80068d2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80068d6:	2200      	movs	r2, #0
 80068d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80068da:	7bfb      	ldrb	r3, [r7, #15]
 80068dc:	3301      	adds	r3, #1
 80068de:	73fb      	strb	r3, [r7, #15]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	791b      	ldrb	r3, [r3, #4]
 80068e4:	7bfa      	ldrb	r2, [r7, #15]
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d3b5      	bcc.n	8006856 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6818      	ldr	r0, [r3, #0]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	7c1a      	ldrb	r2, [r3, #16]
 80068f2:	f88d 2000 	strb.w	r2, [sp]
 80068f6:	3304      	adds	r3, #4
 80068f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80068fa:	f005 fc2d 	bl	800c158 <USB_DevInit>
 80068fe:	4603      	mov	r3, r0
 8006900:	2b00      	cmp	r3, #0
 8006902:	d005      	beq.n	8006910 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2202      	movs	r2, #2
 8006908:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e013      	b.n	8006938 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	7b1b      	ldrb	r3, [r3, #12]
 8006922:	2b01      	cmp	r3, #1
 8006924:	d102      	bne.n	800692c <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 f80a 	bl	8006940 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4618      	mov	r0, r3
 8006932:	f005 fdd2 	bl	800c4da <USB_DevDisconnect>

  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3710      	adds	r7, #16
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006940:	b480      	push	{r7}
 8006942:	b085      	sub	sp, #20
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2201      	movs	r2, #1
 8006952:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	699b      	ldr	r3, [r3, #24]
 8006962:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800696e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006972:	f043 0303 	orr.w	r3, r3, #3
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800697a:	2300      	movs	r3, #0
}
 800697c:	4618      	mov	r0, r3
 800697e:	3714      	adds	r7, #20
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr

08006988 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006988:	b480      	push	{r7}
 800698a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800698c:	4b05      	ldr	r3, [pc, #20]	@ (80069a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a04      	ldr	r2, [pc, #16]	@ (80069a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006992:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006996:	6013      	str	r3, [r2, #0]
}
 8006998:	bf00      	nop
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	40007000 	.word	0x40007000

080069a8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80069a8:	b480      	push	{r7}
 80069aa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80069ac:	4b04      	ldr	r3, [pc, #16]	@ (80069c0 <HAL_PWREx_GetVoltageRange+0x18>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	40007000 	.word	0x40007000

080069c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b085      	sub	sp, #20
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069d2:	d130      	bne.n	8006a36 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80069d4:	4b23      	ldr	r3, [pc, #140]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80069dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069e0:	d038      	beq.n	8006a54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80069e2:	4b20      	ldr	r3, [pc, #128]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80069ea:	4a1e      	ldr	r2, [pc, #120]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80069ec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80069f0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80069f2:	4b1d      	ldr	r3, [pc, #116]	@ (8006a68 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	2232      	movs	r2, #50	@ 0x32
 80069f8:	fb02 f303 	mul.w	r3, r2, r3
 80069fc:	4a1b      	ldr	r2, [pc, #108]	@ (8006a6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80069fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006a02:	0c9b      	lsrs	r3, r3, #18
 8006a04:	3301      	adds	r3, #1
 8006a06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a08:	e002      	b.n	8006a10 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a10:	4b14      	ldr	r3, [pc, #80]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006a12:	695b      	ldr	r3, [r3, #20]
 8006a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a1c:	d102      	bne.n	8006a24 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d1f2      	bne.n	8006a0a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006a24:	4b0f      	ldr	r3, [pc, #60]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006a26:	695b      	ldr	r3, [r3, #20]
 8006a28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a30:	d110      	bne.n	8006a54 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006a32:	2303      	movs	r3, #3
 8006a34:	e00f      	b.n	8006a56 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a36:	4b0b      	ldr	r3, [pc, #44]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006a3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a42:	d007      	beq.n	8006a54 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006a44:	4b07      	ldr	r3, [pc, #28]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006a4c:	4a05      	ldr	r2, [pc, #20]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006a4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a52:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006a54:	2300      	movs	r3, #0
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3714      	adds	r7, #20
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr
 8006a62:	bf00      	nop
 8006a64:	40007000 	.word	0x40007000
 8006a68:	20000070 	.word	0x20000070
 8006a6c:	431bde83 	.word	0x431bde83

08006a70 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006a70:	b480      	push	{r7}
 8006a72:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006a74:	4b05      	ldr	r3, [pc, #20]	@ (8006a8c <HAL_PWREx_EnableVddUSB+0x1c>)
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	4a04      	ldr	r2, [pc, #16]	@ (8006a8c <HAL_PWREx_EnableVddUSB+0x1c>)
 8006a7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a7e:	6053      	str	r3, [r2, #4]
}
 8006a80:	bf00      	nop
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	40007000 	.word	0x40007000

08006a90 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b086      	sub	sp, #24
 8006a94:	af02      	add	r7, sp, #8
 8006a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006a98:	f7fe fa3a 	bl	8004f10 <HAL_GetTick>
 8006a9c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d101      	bne.n	8006aa8 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e063      	b.n	8006b70 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d10b      	bne.n	8006acc <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f7fb fc99 	bl	80023f4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8006ac2:	f241 3188 	movw	r1, #5000	@ 0x1388
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 f858 	bl	8006b7c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	3b01      	subs	r3, #1
 8006adc:	021a      	lsls	r2, r3, #8
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	430a      	orrs	r2, r1
 8006ae4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aea:	9300      	str	r3, [sp, #0]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2200      	movs	r2, #0
 8006af0:	2120      	movs	r1, #32
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 f850 	bl	8006b98 <QSPI_WaitFlagStateUntilTimeout>
 8006af8:	4603      	mov	r3, r0
 8006afa:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8006afc:	7afb      	ldrb	r3, [r7, #11]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d131      	bne.n	8006b66 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006b0c:	f023 0310 	bic.w	r3, r3, #16
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	6852      	ldr	r2, [r2, #4]
 8006b14:	0611      	lsls	r1, r2, #24
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	68d2      	ldr	r2, [r2, #12]
 8006b1a:	4311      	orrs	r1, r2
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	6812      	ldr	r2, [r2, #0]
 8006b20:	430b      	orrs	r3, r1
 8006b22:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	685a      	ldr	r2, [r3, #4]
 8006b2a:	4b13      	ldr	r3, [pc, #76]	@ (8006b78 <HAL_QSPI_Init+0xe8>)
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	6912      	ldr	r2, [r2, #16]
 8006b32:	0411      	lsls	r1, r2, #16
 8006b34:	687a      	ldr	r2, [r7, #4]
 8006b36:	6952      	ldr	r2, [r2, #20]
 8006b38:	4311      	orrs	r1, r2
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	6992      	ldr	r2, [r2, #24]
 8006b3e:	4311      	orrs	r1, r2
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	6812      	ldr	r2, [r2, #0]
 8006b44:	430b      	orrs	r3, r1
 8006b46:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f042 0201 	orr.w	r2, r2, #1
 8006b56:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2201      	movs	r2, #1
 8006b62:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8006b6e:	7afb      	ldrb	r3, [r7, #11]
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3710      	adds	r7, #16
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}
 8006b78:	ffe0f8fe 	.word	0xffe0f8fe

08006b7c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006b8c:	bf00      	nop
 8006b8e:	370c      	adds	r7, #12
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	60b9      	str	r1, [r7, #8]
 8006ba2:	603b      	str	r3, [r7, #0]
 8006ba4:	4613      	mov	r3, r2
 8006ba6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006ba8:	e01a      	b.n	8006be0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006baa:	69bb      	ldr	r3, [r7, #24]
 8006bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bb0:	d016      	beq.n	8006be0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bb2:	f7fe f9ad 	bl	8004f10 <HAL_GetTick>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	1ad3      	subs	r3, r2, r3
 8006bbc:	69ba      	ldr	r2, [r7, #24]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d302      	bcc.n	8006bc8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d10b      	bne.n	8006be0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2204      	movs	r2, #4
 8006bcc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bd4:	f043 0201 	orr.w	r2, r3, #1
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e00e      	b.n	8006bfe <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	689a      	ldr	r2, [r3, #8]
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	4013      	ands	r3, r2
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	bf14      	ite	ne
 8006bee:	2301      	movne	r3, #1
 8006bf0:	2300      	moveq	r3, #0
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	79fb      	ldrb	r3, [r7, #7]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d1d6      	bne.n	8006baa <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
	...

08006c08 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b088      	sub	sp, #32
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d101      	bne.n	8006c1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e3ca      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c1a:	4b97      	ldr	r3, [pc, #604]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f003 030c 	and.w	r3, r3, #12
 8006c22:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006c24:	4b94      	ldr	r3, [pc, #592]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	f003 0303 	and.w	r3, r3, #3
 8006c2c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f003 0310 	and.w	r3, r3, #16
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f000 80e4 	beq.w	8006e04 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006c3c:	69bb      	ldr	r3, [r7, #24]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d007      	beq.n	8006c52 <HAL_RCC_OscConfig+0x4a>
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	2b0c      	cmp	r3, #12
 8006c46:	f040 808b 	bne.w	8006d60 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	f040 8087 	bne.w	8006d60 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006c52:	4b89      	ldr	r3, [pc, #548]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 0302 	and.w	r3, r3, #2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d005      	beq.n	8006c6a <HAL_RCC_OscConfig+0x62>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d101      	bne.n	8006c6a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e3a2      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a1a      	ldr	r2, [r3, #32]
 8006c6e:	4b82      	ldr	r3, [pc, #520]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0308 	and.w	r3, r3, #8
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d004      	beq.n	8006c84 <HAL_RCC_OscConfig+0x7c>
 8006c7a:	4b7f      	ldr	r3, [pc, #508]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c82:	e005      	b.n	8006c90 <HAL_RCC_OscConfig+0x88>
 8006c84:	4b7c      	ldr	r3, [pc, #496]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006c86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c8a:	091b      	lsrs	r3, r3, #4
 8006c8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d223      	bcs.n	8006cdc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6a1b      	ldr	r3, [r3, #32]
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f000 fd87 	bl	80077ac <RCC_SetFlashLatencyFromMSIRange>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d001      	beq.n	8006ca8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e383      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006ca8:	4b73      	ldr	r3, [pc, #460]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a72      	ldr	r2, [pc, #456]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006cae:	f043 0308 	orr.w	r3, r3, #8
 8006cb2:	6013      	str	r3, [r2, #0]
 8006cb4:	4b70      	ldr	r3, [pc, #448]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a1b      	ldr	r3, [r3, #32]
 8006cc0:	496d      	ldr	r1, [pc, #436]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006cc6:	4b6c      	ldr	r3, [pc, #432]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	69db      	ldr	r3, [r3, #28]
 8006cd2:	021b      	lsls	r3, r3, #8
 8006cd4:	4968      	ldr	r1, [pc, #416]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	604b      	str	r3, [r1, #4]
 8006cda:	e025      	b.n	8006d28 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006cdc:	4b66      	ldr	r3, [pc, #408]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a65      	ldr	r2, [pc, #404]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006ce2:	f043 0308 	orr.w	r3, r3, #8
 8006ce6:	6013      	str	r3, [r2, #0]
 8006ce8:	4b63      	ldr	r3, [pc, #396]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6a1b      	ldr	r3, [r3, #32]
 8006cf4:	4960      	ldr	r1, [pc, #384]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006cfa:	4b5f      	ldr	r3, [pc, #380]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	021b      	lsls	r3, r3, #8
 8006d08:	495b      	ldr	r1, [pc, #364]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006d0e:	69bb      	ldr	r3, [r7, #24]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d109      	bne.n	8006d28 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6a1b      	ldr	r3, [r3, #32]
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f000 fd47 	bl	80077ac <RCC_SetFlashLatencyFromMSIRange>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d001      	beq.n	8006d28 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	e343      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006d28:	f000 fc4a 	bl	80075c0 <HAL_RCC_GetSysClockFreq>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	4b52      	ldr	r3, [pc, #328]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	091b      	lsrs	r3, r3, #4
 8006d34:	f003 030f 	and.w	r3, r3, #15
 8006d38:	4950      	ldr	r1, [pc, #320]	@ (8006e7c <HAL_RCC_OscConfig+0x274>)
 8006d3a:	5ccb      	ldrb	r3, [r1, r3]
 8006d3c:	f003 031f 	and.w	r3, r3, #31
 8006d40:	fa22 f303 	lsr.w	r3, r2, r3
 8006d44:	4a4e      	ldr	r2, [pc, #312]	@ (8006e80 <HAL_RCC_OscConfig+0x278>)
 8006d46:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006d48:	4b4e      	ldr	r3, [pc, #312]	@ (8006e84 <HAL_RCC_OscConfig+0x27c>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f7fb fd85 	bl	800285c <HAL_InitTick>
 8006d52:	4603      	mov	r3, r0
 8006d54:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006d56:	7bfb      	ldrb	r3, [r7, #15]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d052      	beq.n	8006e02 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006d5c:	7bfb      	ldrb	r3, [r7, #15]
 8006d5e:	e327      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	699b      	ldr	r3, [r3, #24]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d032      	beq.n	8006dce <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006d68:	4b43      	ldr	r3, [pc, #268]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a42      	ldr	r2, [pc, #264]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006d6e:	f043 0301 	orr.w	r3, r3, #1
 8006d72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006d74:	f7fe f8cc 	bl	8004f10 <HAL_GetTick>
 8006d78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006d7a:	e008      	b.n	8006d8e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006d7c:	f7fe f8c8 	bl	8004f10 <HAL_GetTick>
 8006d80:	4602      	mov	r2, r0
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	1ad3      	subs	r3, r2, r3
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	d901      	bls.n	8006d8e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	e310      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006d8e:	4b3a      	ldr	r3, [pc, #232]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0302 	and.w	r3, r3, #2
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d0f0      	beq.n	8006d7c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006d9a:	4b37      	ldr	r3, [pc, #220]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a36      	ldr	r2, [pc, #216]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006da0:	f043 0308 	orr.w	r3, r3, #8
 8006da4:	6013      	str	r3, [r2, #0]
 8006da6:	4b34      	ldr	r3, [pc, #208]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a1b      	ldr	r3, [r3, #32]
 8006db2:	4931      	ldr	r1, [pc, #196]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006db4:	4313      	orrs	r3, r2
 8006db6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006db8:	4b2f      	ldr	r3, [pc, #188]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	69db      	ldr	r3, [r3, #28]
 8006dc4:	021b      	lsls	r3, r3, #8
 8006dc6:	492c      	ldr	r1, [pc, #176]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	604b      	str	r3, [r1, #4]
 8006dcc:	e01a      	b.n	8006e04 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006dce:	4b2a      	ldr	r3, [pc, #168]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a29      	ldr	r2, [pc, #164]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006dd4:	f023 0301 	bic.w	r3, r3, #1
 8006dd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006dda:	f7fe f899 	bl	8004f10 <HAL_GetTick>
 8006dde:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006de0:	e008      	b.n	8006df4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006de2:	f7fe f895 	bl	8004f10 <HAL_GetTick>
 8006de6:	4602      	mov	r2, r0
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	1ad3      	subs	r3, r2, r3
 8006dec:	2b02      	cmp	r3, #2
 8006dee:	d901      	bls.n	8006df4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006df0:	2303      	movs	r3, #3
 8006df2:	e2dd      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006df4:	4b20      	ldr	r3, [pc, #128]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 0302 	and.w	r3, r3, #2
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d1f0      	bne.n	8006de2 <HAL_RCC_OscConfig+0x1da>
 8006e00:	e000      	b.n	8006e04 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006e02:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 0301 	and.w	r3, r3, #1
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d074      	beq.n	8006efa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	2b08      	cmp	r3, #8
 8006e14:	d005      	beq.n	8006e22 <HAL_RCC_OscConfig+0x21a>
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	2b0c      	cmp	r3, #12
 8006e1a:	d10e      	bne.n	8006e3a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	2b03      	cmp	r3, #3
 8006e20:	d10b      	bne.n	8006e3a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e22:	4b15      	ldr	r3, [pc, #84]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d064      	beq.n	8006ef8 <HAL_RCC_OscConfig+0x2f0>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d160      	bne.n	8006ef8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e2ba      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e42:	d106      	bne.n	8006e52 <HAL_RCC_OscConfig+0x24a>
 8006e44:	4b0c      	ldr	r3, [pc, #48]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a0b      	ldr	r2, [pc, #44]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006e4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e4e:	6013      	str	r3, [r2, #0]
 8006e50:	e026      	b.n	8006ea0 <HAL_RCC_OscConfig+0x298>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006e5a:	d115      	bne.n	8006e88 <HAL_RCC_OscConfig+0x280>
 8006e5c:	4b06      	ldr	r3, [pc, #24]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a05      	ldr	r2, [pc, #20]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006e62:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	4b03      	ldr	r3, [pc, #12]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a02      	ldr	r2, [pc, #8]	@ (8006e78 <HAL_RCC_OscConfig+0x270>)
 8006e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e72:	6013      	str	r3, [r2, #0]
 8006e74:	e014      	b.n	8006ea0 <HAL_RCC_OscConfig+0x298>
 8006e76:	bf00      	nop
 8006e78:	40021000 	.word	0x40021000
 8006e7c:	08017cd0 	.word	0x08017cd0
 8006e80:	20000070 	.word	0x20000070
 8006e84:	200000c8 	.word	0x200000c8
 8006e88:	4ba0      	ldr	r3, [pc, #640]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a9f      	ldr	r2, [pc, #636]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e92:	6013      	str	r3, [r2, #0]
 8006e94:	4b9d      	ldr	r3, [pc, #628]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a9c      	ldr	r2, [pc, #624]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006e9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d013      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea8:	f7fe f832 	bl	8004f10 <HAL_GetTick>
 8006eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006eae:	e008      	b.n	8006ec2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006eb0:	f7fe f82e 	bl	8004f10 <HAL_GetTick>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	2b64      	cmp	r3, #100	@ 0x64
 8006ebc:	d901      	bls.n	8006ec2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e276      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ec2:	4b92      	ldr	r3, [pc, #584]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d0f0      	beq.n	8006eb0 <HAL_RCC_OscConfig+0x2a8>
 8006ece:	e014      	b.n	8006efa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ed0:	f7fe f81e 	bl	8004f10 <HAL_GetTick>
 8006ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006ed6:	e008      	b.n	8006eea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ed8:	f7fe f81a 	bl	8004f10 <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	2b64      	cmp	r3, #100	@ 0x64
 8006ee4:	d901      	bls.n	8006eea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e262      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006eea:	4b88      	ldr	r3, [pc, #544]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1f0      	bne.n	8006ed8 <HAL_RCC_OscConfig+0x2d0>
 8006ef6:	e000      	b.n	8006efa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 0302 	and.w	r3, r3, #2
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d060      	beq.n	8006fc8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006f06:	69bb      	ldr	r3, [r7, #24]
 8006f08:	2b04      	cmp	r3, #4
 8006f0a:	d005      	beq.n	8006f18 <HAL_RCC_OscConfig+0x310>
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	2b0c      	cmp	r3, #12
 8006f10:	d119      	bne.n	8006f46 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d116      	bne.n	8006f46 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f18:	4b7c      	ldr	r3, [pc, #496]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d005      	beq.n	8006f30 <HAL_RCC_OscConfig+0x328>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	68db      	ldr	r3, [r3, #12]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d101      	bne.n	8006f30 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e23f      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f30:	4b76      	ldr	r3, [pc, #472]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	061b      	lsls	r3, r3, #24
 8006f3e:	4973      	ldr	r1, [pc, #460]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006f40:	4313      	orrs	r3, r2
 8006f42:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f44:	e040      	b.n	8006fc8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	68db      	ldr	r3, [r3, #12]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d023      	beq.n	8006f96 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f4e:	4b6f      	ldr	r3, [pc, #444]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a6e      	ldr	r2, [pc, #440]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006f54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f5a:	f7fd ffd9 	bl	8004f10 <HAL_GetTick>
 8006f5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f60:	e008      	b.n	8006f74 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f62:	f7fd ffd5 	bl	8004f10 <HAL_GetTick>
 8006f66:	4602      	mov	r2, r0
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	1ad3      	subs	r3, r2, r3
 8006f6c:	2b02      	cmp	r3, #2
 8006f6e:	d901      	bls.n	8006f74 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006f70:	2303      	movs	r3, #3
 8006f72:	e21d      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f74:	4b65      	ldr	r3, [pc, #404]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d0f0      	beq.n	8006f62 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f80:	4b62      	ldr	r3, [pc, #392]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	061b      	lsls	r3, r3, #24
 8006f8e:	495f      	ldr	r1, [pc, #380]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006f90:	4313      	orrs	r3, r2
 8006f92:	604b      	str	r3, [r1, #4]
 8006f94:	e018      	b.n	8006fc8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f96:	4b5d      	ldr	r3, [pc, #372]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a5c      	ldr	r2, [pc, #368]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006f9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006fa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fa2:	f7fd ffb5 	bl	8004f10 <HAL_GetTick>
 8006fa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006fa8:	e008      	b.n	8006fbc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006faa:	f7fd ffb1 	bl	8004f10 <HAL_GetTick>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	1ad3      	subs	r3, r2, r3
 8006fb4:	2b02      	cmp	r3, #2
 8006fb6:	d901      	bls.n	8006fbc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006fb8:	2303      	movs	r3, #3
 8006fba:	e1f9      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006fbc:	4b53      	ldr	r3, [pc, #332]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d1f0      	bne.n	8006faa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 0308 	and.w	r3, r3, #8
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d03c      	beq.n	800704e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	695b      	ldr	r3, [r3, #20]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d01c      	beq.n	8007016 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006fdc:	4b4b      	ldr	r3, [pc, #300]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fe2:	4a4a      	ldr	r2, [pc, #296]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8006fe4:	f043 0301 	orr.w	r3, r3, #1
 8006fe8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fec:	f7fd ff90 	bl	8004f10 <HAL_GetTick>
 8006ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006ff2:	e008      	b.n	8007006 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ff4:	f7fd ff8c 	bl	8004f10 <HAL_GetTick>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	2b02      	cmp	r3, #2
 8007000:	d901      	bls.n	8007006 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e1d4      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007006:	4b41      	ldr	r3, [pc, #260]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8007008:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800700c:	f003 0302 	and.w	r3, r3, #2
 8007010:	2b00      	cmp	r3, #0
 8007012:	d0ef      	beq.n	8006ff4 <HAL_RCC_OscConfig+0x3ec>
 8007014:	e01b      	b.n	800704e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007016:	4b3d      	ldr	r3, [pc, #244]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8007018:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800701c:	4a3b      	ldr	r2, [pc, #236]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 800701e:	f023 0301 	bic.w	r3, r3, #1
 8007022:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007026:	f7fd ff73 	bl	8004f10 <HAL_GetTick>
 800702a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800702c:	e008      	b.n	8007040 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800702e:	f7fd ff6f 	bl	8004f10 <HAL_GetTick>
 8007032:	4602      	mov	r2, r0
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	2b02      	cmp	r3, #2
 800703a:	d901      	bls.n	8007040 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800703c:	2303      	movs	r3, #3
 800703e:	e1b7      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007040:	4b32      	ldr	r3, [pc, #200]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8007042:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007046:	f003 0302 	and.w	r3, r3, #2
 800704a:	2b00      	cmp	r3, #0
 800704c:	d1ef      	bne.n	800702e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 0304 	and.w	r3, r3, #4
 8007056:	2b00      	cmp	r3, #0
 8007058:	f000 80a6 	beq.w	80071a8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800705c:	2300      	movs	r3, #0
 800705e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007060:	4b2a      	ldr	r3, [pc, #168]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8007062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007068:	2b00      	cmp	r3, #0
 800706a:	d10d      	bne.n	8007088 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800706c:	4b27      	ldr	r3, [pc, #156]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 800706e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007070:	4a26      	ldr	r2, [pc, #152]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8007072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007076:	6593      	str	r3, [r2, #88]	@ 0x58
 8007078:	4b24      	ldr	r3, [pc, #144]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 800707a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800707c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007080:	60bb      	str	r3, [r7, #8]
 8007082:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007084:	2301      	movs	r3, #1
 8007086:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007088:	4b21      	ldr	r3, [pc, #132]	@ (8007110 <HAL_RCC_OscConfig+0x508>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007090:	2b00      	cmp	r3, #0
 8007092:	d118      	bne.n	80070c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007094:	4b1e      	ldr	r3, [pc, #120]	@ (8007110 <HAL_RCC_OscConfig+0x508>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a1d      	ldr	r2, [pc, #116]	@ (8007110 <HAL_RCC_OscConfig+0x508>)
 800709a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800709e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80070a0:	f7fd ff36 	bl	8004f10 <HAL_GetTick>
 80070a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80070a6:	e008      	b.n	80070ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070a8:	f7fd ff32 	bl	8004f10 <HAL_GetTick>
 80070ac:	4602      	mov	r2, r0
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	1ad3      	subs	r3, r2, r3
 80070b2:	2b02      	cmp	r3, #2
 80070b4:	d901      	bls.n	80070ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80070b6:	2303      	movs	r3, #3
 80070b8:	e17a      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80070ba:	4b15      	ldr	r3, [pc, #84]	@ (8007110 <HAL_RCC_OscConfig+0x508>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d0f0      	beq.n	80070a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	2b01      	cmp	r3, #1
 80070cc:	d108      	bne.n	80070e0 <HAL_RCC_OscConfig+0x4d8>
 80070ce:	4b0f      	ldr	r3, [pc, #60]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 80070d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d4:	4a0d      	ldr	r2, [pc, #52]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 80070d6:	f043 0301 	orr.w	r3, r3, #1
 80070da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070de:	e029      	b.n	8007134 <HAL_RCC_OscConfig+0x52c>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	2b05      	cmp	r3, #5
 80070e6:	d115      	bne.n	8007114 <HAL_RCC_OscConfig+0x50c>
 80070e8:	4b08      	ldr	r3, [pc, #32]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 80070ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070ee:	4a07      	ldr	r2, [pc, #28]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 80070f0:	f043 0304 	orr.w	r3, r3, #4
 80070f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070f8:	4b04      	ldr	r3, [pc, #16]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 80070fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070fe:	4a03      	ldr	r2, [pc, #12]	@ (800710c <HAL_RCC_OscConfig+0x504>)
 8007100:	f043 0301 	orr.w	r3, r3, #1
 8007104:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007108:	e014      	b.n	8007134 <HAL_RCC_OscConfig+0x52c>
 800710a:	bf00      	nop
 800710c:	40021000 	.word	0x40021000
 8007110:	40007000 	.word	0x40007000
 8007114:	4b9c      	ldr	r3, [pc, #624]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 8007116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800711a:	4a9b      	ldr	r2, [pc, #620]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 800711c:	f023 0301 	bic.w	r3, r3, #1
 8007120:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007124:	4b98      	ldr	r3, [pc, #608]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 8007126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800712a:	4a97      	ldr	r2, [pc, #604]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 800712c:	f023 0304 	bic.w	r3, r3, #4
 8007130:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d016      	beq.n	800716a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800713c:	f7fd fee8 	bl	8004f10 <HAL_GetTick>
 8007140:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007142:	e00a      	b.n	800715a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007144:	f7fd fee4 	bl	8004f10 <HAL_GetTick>
 8007148:	4602      	mov	r2, r0
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	1ad3      	subs	r3, r2, r3
 800714e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007152:	4293      	cmp	r3, r2
 8007154:	d901      	bls.n	800715a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007156:	2303      	movs	r3, #3
 8007158:	e12a      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800715a:	4b8b      	ldr	r3, [pc, #556]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 800715c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007160:	f003 0302 	and.w	r3, r3, #2
 8007164:	2b00      	cmp	r3, #0
 8007166:	d0ed      	beq.n	8007144 <HAL_RCC_OscConfig+0x53c>
 8007168:	e015      	b.n	8007196 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800716a:	f7fd fed1 	bl	8004f10 <HAL_GetTick>
 800716e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007170:	e00a      	b.n	8007188 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007172:	f7fd fecd 	bl	8004f10 <HAL_GetTick>
 8007176:	4602      	mov	r2, r0
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	1ad3      	subs	r3, r2, r3
 800717c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007180:	4293      	cmp	r3, r2
 8007182:	d901      	bls.n	8007188 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007184:	2303      	movs	r3, #3
 8007186:	e113      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007188:	4b7f      	ldr	r3, [pc, #508]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 800718a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800718e:	f003 0302 	and.w	r3, r3, #2
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1ed      	bne.n	8007172 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007196:	7ffb      	ldrb	r3, [r7, #31]
 8007198:	2b01      	cmp	r3, #1
 800719a:	d105      	bne.n	80071a8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800719c:	4b7a      	ldr	r3, [pc, #488]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 800719e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071a0:	4a79      	ldr	r2, [pc, #484]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 80071a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071a6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	f000 80fe 	beq.w	80073ae <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	f040 80d0 	bne.w	800735c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80071bc:	4b72      	ldr	r3, [pc, #456]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	f003 0203 	and.w	r2, r3, #3
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d130      	bne.n	8007232 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071da:	3b01      	subs	r3, #1
 80071dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80071de:	429a      	cmp	r2, r3
 80071e0:	d127      	bne.n	8007232 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d11f      	bne.n	8007232 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80071fc:	2a07      	cmp	r2, #7
 80071fe:	bf14      	ite	ne
 8007200:	2201      	movne	r2, #1
 8007202:	2200      	moveq	r2, #0
 8007204:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007206:	4293      	cmp	r3, r2
 8007208:	d113      	bne.n	8007232 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007214:	085b      	lsrs	r3, r3, #1
 8007216:	3b01      	subs	r3, #1
 8007218:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800721a:	429a      	cmp	r2, r3
 800721c:	d109      	bne.n	8007232 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007228:	085b      	lsrs	r3, r3, #1
 800722a:	3b01      	subs	r3, #1
 800722c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800722e:	429a      	cmp	r2, r3
 8007230:	d06e      	beq.n	8007310 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	2b0c      	cmp	r3, #12
 8007236:	d069      	beq.n	800730c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007238:	4b53      	ldr	r3, [pc, #332]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007240:	2b00      	cmp	r3, #0
 8007242:	d105      	bne.n	8007250 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007244:	4b50      	ldr	r3, [pc, #320]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800724c:	2b00      	cmp	r3, #0
 800724e:	d001      	beq.n	8007254 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	e0ad      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007254:	4b4c      	ldr	r3, [pc, #304]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a4b      	ldr	r2, [pc, #300]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 800725a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800725e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007260:	f7fd fe56 	bl	8004f10 <HAL_GetTick>
 8007264:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007266:	e008      	b.n	800727a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007268:	f7fd fe52 	bl	8004f10 <HAL_GetTick>
 800726c:	4602      	mov	r2, r0
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	2b02      	cmp	r3, #2
 8007274:	d901      	bls.n	800727a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	e09a      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800727a:	4b43      	ldr	r3, [pc, #268]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1f0      	bne.n	8007268 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007286:	4b40      	ldr	r3, [pc, #256]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 8007288:	68da      	ldr	r2, [r3, #12]
 800728a:	4b40      	ldr	r3, [pc, #256]	@ (800738c <HAL_RCC_OscConfig+0x784>)
 800728c:	4013      	ands	r3, r2
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007296:	3a01      	subs	r2, #1
 8007298:	0112      	lsls	r2, r2, #4
 800729a:	4311      	orrs	r1, r2
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80072a0:	0212      	lsls	r2, r2, #8
 80072a2:	4311      	orrs	r1, r2
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80072a8:	0852      	lsrs	r2, r2, #1
 80072aa:	3a01      	subs	r2, #1
 80072ac:	0552      	lsls	r2, r2, #21
 80072ae:	4311      	orrs	r1, r2
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80072b4:	0852      	lsrs	r2, r2, #1
 80072b6:	3a01      	subs	r2, #1
 80072b8:	0652      	lsls	r2, r2, #25
 80072ba:	4311      	orrs	r1, r2
 80072bc:	687a      	ldr	r2, [r7, #4]
 80072be:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80072c0:	0912      	lsrs	r2, r2, #4
 80072c2:	0452      	lsls	r2, r2, #17
 80072c4:	430a      	orrs	r2, r1
 80072c6:	4930      	ldr	r1, [pc, #192]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 80072c8:	4313      	orrs	r3, r2
 80072ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80072cc:	4b2e      	ldr	r3, [pc, #184]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a2d      	ldr	r2, [pc, #180]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 80072d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80072d8:	4b2b      	ldr	r3, [pc, #172]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	4a2a      	ldr	r2, [pc, #168]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 80072de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80072e4:	f7fd fe14 	bl	8004f10 <HAL_GetTick>
 80072e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072ea:	e008      	b.n	80072fe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072ec:	f7fd fe10 	bl	8004f10 <HAL_GetTick>
 80072f0:	4602      	mov	r2, r0
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	d901      	bls.n	80072fe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	e058      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072fe:	4b22      	ldr	r3, [pc, #136]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007306:	2b00      	cmp	r3, #0
 8007308:	d0f0      	beq.n	80072ec <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800730a:	e050      	b.n	80073ae <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	e04f      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007310:	4b1d      	ldr	r3, [pc, #116]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d148      	bne.n	80073ae <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800731c:	4b1a      	ldr	r3, [pc, #104]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a19      	ldr	r2, [pc, #100]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 8007322:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007326:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007328:	4b17      	ldr	r3, [pc, #92]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 800732a:	68db      	ldr	r3, [r3, #12]
 800732c:	4a16      	ldr	r2, [pc, #88]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 800732e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007332:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007334:	f7fd fdec 	bl	8004f10 <HAL_GetTick>
 8007338:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800733a:	e008      	b.n	800734e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800733c:	f7fd fde8 	bl	8004f10 <HAL_GetTick>
 8007340:	4602      	mov	r2, r0
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	1ad3      	subs	r3, r2, r3
 8007346:	2b02      	cmp	r3, #2
 8007348:	d901      	bls.n	800734e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800734a:	2303      	movs	r3, #3
 800734c:	e030      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800734e:	4b0e      	ldr	r3, [pc, #56]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007356:	2b00      	cmp	r3, #0
 8007358:	d0f0      	beq.n	800733c <HAL_RCC_OscConfig+0x734>
 800735a:	e028      	b.n	80073ae <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800735c:	69bb      	ldr	r3, [r7, #24]
 800735e:	2b0c      	cmp	r3, #12
 8007360:	d023      	beq.n	80073aa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007362:	4b09      	ldr	r3, [pc, #36]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a08      	ldr	r2, [pc, #32]	@ (8007388 <HAL_RCC_OscConfig+0x780>)
 8007368:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800736c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800736e:	f7fd fdcf 	bl	8004f10 <HAL_GetTick>
 8007372:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007374:	e00c      	b.n	8007390 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007376:	f7fd fdcb 	bl	8004f10 <HAL_GetTick>
 800737a:	4602      	mov	r2, r0
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	2b02      	cmp	r3, #2
 8007382:	d905      	bls.n	8007390 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	e013      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
 8007388:	40021000 	.word	0x40021000
 800738c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007390:	4b09      	ldr	r3, [pc, #36]	@ (80073b8 <HAL_RCC_OscConfig+0x7b0>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007398:	2b00      	cmp	r3, #0
 800739a:	d1ec      	bne.n	8007376 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800739c:	4b06      	ldr	r3, [pc, #24]	@ (80073b8 <HAL_RCC_OscConfig+0x7b0>)
 800739e:	68da      	ldr	r2, [r3, #12]
 80073a0:	4905      	ldr	r1, [pc, #20]	@ (80073b8 <HAL_RCC_OscConfig+0x7b0>)
 80073a2:	4b06      	ldr	r3, [pc, #24]	@ (80073bc <HAL_RCC_OscConfig+0x7b4>)
 80073a4:	4013      	ands	r3, r2
 80073a6:	60cb      	str	r3, [r1, #12]
 80073a8:	e001      	b.n	80073ae <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	e000      	b.n	80073b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80073ae:	2300      	movs	r3, #0
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3720      	adds	r7, #32
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	40021000 	.word	0x40021000
 80073bc:	feeefffc 	.word	0xfeeefffc

080073c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d101      	bne.n	80073d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e0e7      	b.n	80075a4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80073d4:	4b75      	ldr	r3, [pc, #468]	@ (80075ac <HAL_RCC_ClockConfig+0x1ec>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 0307 	and.w	r3, r3, #7
 80073dc:	683a      	ldr	r2, [r7, #0]
 80073de:	429a      	cmp	r2, r3
 80073e0:	d910      	bls.n	8007404 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073e2:	4b72      	ldr	r3, [pc, #456]	@ (80075ac <HAL_RCC_ClockConfig+0x1ec>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f023 0207 	bic.w	r2, r3, #7
 80073ea:	4970      	ldr	r1, [pc, #448]	@ (80075ac <HAL_RCC_ClockConfig+0x1ec>)
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80073f2:	4b6e      	ldr	r3, [pc, #440]	@ (80075ac <HAL_RCC_ClockConfig+0x1ec>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f003 0307 	and.w	r3, r3, #7
 80073fa:	683a      	ldr	r2, [r7, #0]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d001      	beq.n	8007404 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007400:	2301      	movs	r3, #1
 8007402:	e0cf      	b.n	80075a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f003 0302 	and.w	r3, r3, #2
 800740c:	2b00      	cmp	r3, #0
 800740e:	d010      	beq.n	8007432 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	689a      	ldr	r2, [r3, #8]
 8007414:	4b66      	ldr	r3, [pc, #408]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800741c:	429a      	cmp	r2, r3
 800741e:	d908      	bls.n	8007432 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007420:	4b63      	ldr	r3, [pc, #396]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	4960      	ldr	r1, [pc, #384]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 800742e:	4313      	orrs	r3, r2
 8007430:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	2b00      	cmp	r3, #0
 800743c:	d04c      	beq.n	80074d8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	2b03      	cmp	r3, #3
 8007444:	d107      	bne.n	8007456 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007446:	4b5a      	ldr	r3, [pc, #360]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800744e:	2b00      	cmp	r3, #0
 8007450:	d121      	bne.n	8007496 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e0a6      	b.n	80075a4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	2b02      	cmp	r3, #2
 800745c:	d107      	bne.n	800746e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800745e:	4b54      	ldr	r3, [pc, #336]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007466:	2b00      	cmp	r3, #0
 8007468:	d115      	bne.n	8007496 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e09a      	b.n	80075a4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d107      	bne.n	8007486 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007476:	4b4e      	ldr	r3, [pc, #312]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 0302 	and.w	r3, r3, #2
 800747e:	2b00      	cmp	r3, #0
 8007480:	d109      	bne.n	8007496 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	e08e      	b.n	80075a4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007486:	4b4a      	ldr	r3, [pc, #296]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800748e:	2b00      	cmp	r3, #0
 8007490:	d101      	bne.n	8007496 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e086      	b.n	80075a4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007496:	4b46      	ldr	r3, [pc, #280]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007498:	689b      	ldr	r3, [r3, #8]
 800749a:	f023 0203 	bic.w	r2, r3, #3
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	4943      	ldr	r1, [pc, #268]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 80074a4:	4313      	orrs	r3, r2
 80074a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074a8:	f7fd fd32 	bl	8004f10 <HAL_GetTick>
 80074ac:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074ae:	e00a      	b.n	80074c6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074b0:	f7fd fd2e 	bl	8004f10 <HAL_GetTick>
 80074b4:	4602      	mov	r2, r0
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	1ad3      	subs	r3, r2, r3
 80074ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074be:	4293      	cmp	r3, r2
 80074c0:	d901      	bls.n	80074c6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80074c2:	2303      	movs	r3, #3
 80074c4:	e06e      	b.n	80075a4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074c6:	4b3a      	ldr	r3, [pc, #232]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f003 020c 	and.w	r2, r3, #12
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	009b      	lsls	r3, r3, #2
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d1eb      	bne.n	80074b0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 0302 	and.w	r3, r3, #2
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d010      	beq.n	8007506 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	689a      	ldr	r2, [r3, #8]
 80074e8:	4b31      	ldr	r3, [pc, #196]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d208      	bcs.n	8007506 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074f4:	4b2e      	ldr	r3, [pc, #184]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	492b      	ldr	r1, [pc, #172]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007502:	4313      	orrs	r3, r2
 8007504:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007506:	4b29      	ldr	r3, [pc, #164]	@ (80075ac <HAL_RCC_ClockConfig+0x1ec>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 0307 	and.w	r3, r3, #7
 800750e:	683a      	ldr	r2, [r7, #0]
 8007510:	429a      	cmp	r2, r3
 8007512:	d210      	bcs.n	8007536 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007514:	4b25      	ldr	r3, [pc, #148]	@ (80075ac <HAL_RCC_ClockConfig+0x1ec>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f023 0207 	bic.w	r2, r3, #7
 800751c:	4923      	ldr	r1, [pc, #140]	@ (80075ac <HAL_RCC_ClockConfig+0x1ec>)
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	4313      	orrs	r3, r2
 8007522:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007524:	4b21      	ldr	r3, [pc, #132]	@ (80075ac <HAL_RCC_ClockConfig+0x1ec>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f003 0307 	and.w	r3, r3, #7
 800752c:	683a      	ldr	r2, [r7, #0]
 800752e:	429a      	cmp	r2, r3
 8007530:	d001      	beq.n	8007536 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e036      	b.n	80075a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 0304 	and.w	r3, r3, #4
 800753e:	2b00      	cmp	r3, #0
 8007540:	d008      	beq.n	8007554 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007542:	4b1b      	ldr	r3, [pc, #108]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	4918      	ldr	r1, [pc, #96]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007550:	4313      	orrs	r3, r2
 8007552:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f003 0308 	and.w	r3, r3, #8
 800755c:	2b00      	cmp	r3, #0
 800755e:	d009      	beq.n	8007574 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007560:	4b13      	ldr	r3, [pc, #76]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	691b      	ldr	r3, [r3, #16]
 800756c:	00db      	lsls	r3, r3, #3
 800756e:	4910      	ldr	r1, [pc, #64]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 8007570:	4313      	orrs	r3, r2
 8007572:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007574:	f000 f824 	bl	80075c0 <HAL_RCC_GetSysClockFreq>
 8007578:	4602      	mov	r2, r0
 800757a:	4b0d      	ldr	r3, [pc, #52]	@ (80075b0 <HAL_RCC_ClockConfig+0x1f0>)
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	091b      	lsrs	r3, r3, #4
 8007580:	f003 030f 	and.w	r3, r3, #15
 8007584:	490b      	ldr	r1, [pc, #44]	@ (80075b4 <HAL_RCC_ClockConfig+0x1f4>)
 8007586:	5ccb      	ldrb	r3, [r1, r3]
 8007588:	f003 031f 	and.w	r3, r3, #31
 800758c:	fa22 f303 	lsr.w	r3, r2, r3
 8007590:	4a09      	ldr	r2, [pc, #36]	@ (80075b8 <HAL_RCC_ClockConfig+0x1f8>)
 8007592:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007594:	4b09      	ldr	r3, [pc, #36]	@ (80075bc <HAL_RCC_ClockConfig+0x1fc>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4618      	mov	r0, r3
 800759a:	f7fb f95f 	bl	800285c <HAL_InitTick>
 800759e:	4603      	mov	r3, r0
 80075a0:	72fb      	strb	r3, [r7, #11]

  return status;
 80075a2:	7afb      	ldrb	r3, [r7, #11]
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3710      	adds	r7, #16
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	40022000 	.word	0x40022000
 80075b0:	40021000 	.word	0x40021000
 80075b4:	08017cd0 	.word	0x08017cd0
 80075b8:	20000070 	.word	0x20000070
 80075bc:	200000c8 	.word	0x200000c8

080075c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b089      	sub	sp, #36	@ 0x24
 80075c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80075c6:	2300      	movs	r3, #0
 80075c8:	61fb      	str	r3, [r7, #28]
 80075ca:	2300      	movs	r3, #0
 80075cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075ce:	4b3e      	ldr	r3, [pc, #248]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	f003 030c 	and.w	r3, r3, #12
 80075d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80075d8:	4b3b      	ldr	r3, [pc, #236]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80075da:	68db      	ldr	r3, [r3, #12]
 80075dc:	f003 0303 	and.w	r3, r3, #3
 80075e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d005      	beq.n	80075f4 <HAL_RCC_GetSysClockFreq+0x34>
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	2b0c      	cmp	r3, #12
 80075ec:	d121      	bne.n	8007632 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d11e      	bne.n	8007632 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80075f4:	4b34      	ldr	r3, [pc, #208]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 0308 	and.w	r3, r3, #8
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d107      	bne.n	8007610 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007600:	4b31      	ldr	r3, [pc, #196]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007602:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007606:	0a1b      	lsrs	r3, r3, #8
 8007608:	f003 030f 	and.w	r3, r3, #15
 800760c:	61fb      	str	r3, [r7, #28]
 800760e:	e005      	b.n	800761c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007610:	4b2d      	ldr	r3, [pc, #180]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	091b      	lsrs	r3, r3, #4
 8007616:	f003 030f 	and.w	r3, r3, #15
 800761a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800761c:	4a2b      	ldr	r2, [pc, #172]	@ (80076cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800761e:	69fb      	ldr	r3, [r7, #28]
 8007620:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007624:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d10d      	bne.n	8007648 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007630:	e00a      	b.n	8007648 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	2b04      	cmp	r3, #4
 8007636:	d102      	bne.n	800763e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007638:	4b25      	ldr	r3, [pc, #148]	@ (80076d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800763a:	61bb      	str	r3, [r7, #24]
 800763c:	e004      	b.n	8007648 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	2b08      	cmp	r3, #8
 8007642:	d101      	bne.n	8007648 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007644:	4b23      	ldr	r3, [pc, #140]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8007646:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	2b0c      	cmp	r3, #12
 800764c:	d134      	bne.n	80076b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800764e:	4b1e      	ldr	r3, [pc, #120]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007650:	68db      	ldr	r3, [r3, #12]
 8007652:	f003 0303 	and.w	r3, r3, #3
 8007656:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	2b02      	cmp	r3, #2
 800765c:	d003      	beq.n	8007666 <HAL_RCC_GetSysClockFreq+0xa6>
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	2b03      	cmp	r3, #3
 8007662:	d003      	beq.n	800766c <HAL_RCC_GetSysClockFreq+0xac>
 8007664:	e005      	b.n	8007672 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007666:	4b1a      	ldr	r3, [pc, #104]	@ (80076d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007668:	617b      	str	r3, [r7, #20]
      break;
 800766a:	e005      	b.n	8007678 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800766c:	4b19      	ldr	r3, [pc, #100]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800766e:	617b      	str	r3, [r7, #20]
      break;
 8007670:	e002      	b.n	8007678 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007672:	69fb      	ldr	r3, [r7, #28]
 8007674:	617b      	str	r3, [r7, #20]
      break;
 8007676:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007678:	4b13      	ldr	r3, [pc, #76]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	091b      	lsrs	r3, r3, #4
 800767e:	f003 0307 	and.w	r3, r3, #7
 8007682:	3301      	adds	r3, #1
 8007684:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007686:	4b10      	ldr	r3, [pc, #64]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	0a1b      	lsrs	r3, r3, #8
 800768c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007690:	697a      	ldr	r2, [r7, #20]
 8007692:	fb03 f202 	mul.w	r2, r3, r2
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	fbb2 f3f3 	udiv	r3, r2, r3
 800769c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800769e:	4b0a      	ldr	r3, [pc, #40]	@ (80076c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80076a0:	68db      	ldr	r3, [r3, #12]
 80076a2:	0e5b      	lsrs	r3, r3, #25
 80076a4:	f003 0303 	and.w	r3, r3, #3
 80076a8:	3301      	adds	r3, #1
 80076aa:	005b      	lsls	r3, r3, #1
 80076ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80076ae:	697a      	ldr	r2, [r7, #20]
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80076b8:	69bb      	ldr	r3, [r7, #24]
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3724      	adds	r7, #36	@ 0x24
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr
 80076c6:	bf00      	nop
 80076c8:	40021000 	.word	0x40021000
 80076cc:	08017ce8 	.word	0x08017ce8
 80076d0:	00f42400 	.word	0x00f42400
 80076d4:	007a1200 	.word	0x007a1200

080076d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076d8:	b480      	push	{r7}
 80076da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076dc:	4b03      	ldr	r3, [pc, #12]	@ (80076ec <HAL_RCC_GetHCLKFreq+0x14>)
 80076de:	681b      	ldr	r3, [r3, #0]
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	20000070 	.word	0x20000070

080076f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80076f4:	f7ff fff0 	bl	80076d8 <HAL_RCC_GetHCLKFreq>
 80076f8:	4602      	mov	r2, r0
 80076fa:	4b06      	ldr	r3, [pc, #24]	@ (8007714 <HAL_RCC_GetPCLK1Freq+0x24>)
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	0a1b      	lsrs	r3, r3, #8
 8007700:	f003 0307 	and.w	r3, r3, #7
 8007704:	4904      	ldr	r1, [pc, #16]	@ (8007718 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007706:	5ccb      	ldrb	r3, [r1, r3]
 8007708:	f003 031f 	and.w	r3, r3, #31
 800770c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007710:	4618      	mov	r0, r3
 8007712:	bd80      	pop	{r7, pc}
 8007714:	40021000 	.word	0x40021000
 8007718:	08017ce0 	.word	0x08017ce0

0800771c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007720:	f7ff ffda 	bl	80076d8 <HAL_RCC_GetHCLKFreq>
 8007724:	4602      	mov	r2, r0
 8007726:	4b06      	ldr	r3, [pc, #24]	@ (8007740 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	0adb      	lsrs	r3, r3, #11
 800772c:	f003 0307 	and.w	r3, r3, #7
 8007730:	4904      	ldr	r1, [pc, #16]	@ (8007744 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007732:	5ccb      	ldrb	r3, [r1, r3]
 8007734:	f003 031f 	and.w	r3, r3, #31
 8007738:	fa22 f303 	lsr.w	r3, r2, r3
}
 800773c:	4618      	mov	r0, r3
 800773e:	bd80      	pop	{r7, pc}
 8007740:	40021000 	.word	0x40021000
 8007744:	08017ce0 	.word	0x08017ce0

08007748 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	220f      	movs	r2, #15
 8007756:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007758:	4b12      	ldr	r3, [pc, #72]	@ (80077a4 <HAL_RCC_GetClockConfig+0x5c>)
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	f003 0203 	and.w	r2, r3, #3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007764:	4b0f      	ldr	r3, [pc, #60]	@ (80077a4 <HAL_RCC_GetClockConfig+0x5c>)
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007770:	4b0c      	ldr	r3, [pc, #48]	@ (80077a4 <HAL_RCC_GetClockConfig+0x5c>)
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800777c:	4b09      	ldr	r3, [pc, #36]	@ (80077a4 <HAL_RCC_GetClockConfig+0x5c>)
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	08db      	lsrs	r3, r3, #3
 8007782:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800778a:	4b07      	ldr	r3, [pc, #28]	@ (80077a8 <HAL_RCC_GetClockConfig+0x60>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f003 0207 	and.w	r2, r3, #7
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	601a      	str	r2, [r3, #0]
}
 8007796:	bf00      	nop
 8007798:	370c      	adds	r7, #12
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr
 80077a2:	bf00      	nop
 80077a4:	40021000 	.word	0x40021000
 80077a8:	40022000 	.word	0x40022000

080077ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80077b4:	2300      	movs	r3, #0
 80077b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80077b8:	4b2a      	ldr	r3, [pc, #168]	@ (8007864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80077ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d003      	beq.n	80077cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80077c4:	f7ff f8f0 	bl	80069a8 <HAL_PWREx_GetVoltageRange>
 80077c8:	6178      	str	r0, [r7, #20]
 80077ca:	e014      	b.n	80077f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80077cc:	4b25      	ldr	r3, [pc, #148]	@ (8007864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80077ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077d0:	4a24      	ldr	r2, [pc, #144]	@ (8007864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80077d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80077d8:	4b22      	ldr	r3, [pc, #136]	@ (8007864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80077da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077e0:	60fb      	str	r3, [r7, #12]
 80077e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80077e4:	f7ff f8e0 	bl	80069a8 <HAL_PWREx_GetVoltageRange>
 80077e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80077ea:	4b1e      	ldr	r3, [pc, #120]	@ (8007864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80077ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077ee:	4a1d      	ldr	r2, [pc, #116]	@ (8007864 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80077f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077fc:	d10b      	bne.n	8007816 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2b80      	cmp	r3, #128	@ 0x80
 8007802:	d919      	bls.n	8007838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2ba0      	cmp	r3, #160	@ 0xa0
 8007808:	d902      	bls.n	8007810 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800780a:	2302      	movs	r3, #2
 800780c:	613b      	str	r3, [r7, #16]
 800780e:	e013      	b.n	8007838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007810:	2301      	movs	r3, #1
 8007812:	613b      	str	r3, [r7, #16]
 8007814:	e010      	b.n	8007838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2b80      	cmp	r3, #128	@ 0x80
 800781a:	d902      	bls.n	8007822 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800781c:	2303      	movs	r3, #3
 800781e:	613b      	str	r3, [r7, #16]
 8007820:	e00a      	b.n	8007838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2b80      	cmp	r3, #128	@ 0x80
 8007826:	d102      	bne.n	800782e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007828:	2302      	movs	r3, #2
 800782a:	613b      	str	r3, [r7, #16]
 800782c:	e004      	b.n	8007838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2b70      	cmp	r3, #112	@ 0x70
 8007832:	d101      	bne.n	8007838 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007834:	2301      	movs	r3, #1
 8007836:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007838:	4b0b      	ldr	r3, [pc, #44]	@ (8007868 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f023 0207 	bic.w	r2, r3, #7
 8007840:	4909      	ldr	r1, [pc, #36]	@ (8007868 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	4313      	orrs	r3, r2
 8007846:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007848:	4b07      	ldr	r3, [pc, #28]	@ (8007868 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 0307 	and.w	r3, r3, #7
 8007850:	693a      	ldr	r2, [r7, #16]
 8007852:	429a      	cmp	r2, r3
 8007854:	d001      	beq.n	800785a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	e000      	b.n	800785c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800785a:	2300      	movs	r3, #0
}
 800785c:	4618      	mov	r0, r3
 800785e:	3718      	adds	r7, #24
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}
 8007864:	40021000 	.word	0x40021000
 8007868:	40022000 	.word	0x40022000

0800786c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b086      	sub	sp, #24
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007874:	2300      	movs	r3, #0
 8007876:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007878:	2300      	movs	r3, #0
 800787a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007884:	2b00      	cmp	r3, #0
 8007886:	d041      	beq.n	800790c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800788c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007890:	d02a      	beq.n	80078e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007892:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007896:	d824      	bhi.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007898:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800789c:	d008      	beq.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800789e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80078a2:	d81e      	bhi.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d00a      	beq.n	80078be <HAL_RCCEx_PeriphCLKConfig+0x52>
 80078a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80078ac:	d010      	beq.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80078ae:	e018      	b.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80078b0:	4b86      	ldr	r3, [pc, #536]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	4a85      	ldr	r2, [pc, #532]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80078bc:	e015      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	3304      	adds	r3, #4
 80078c2:	2100      	movs	r1, #0
 80078c4:	4618      	mov	r0, r3
 80078c6:	f000 facb 	bl	8007e60 <RCCEx_PLLSAI1_Config>
 80078ca:	4603      	mov	r3, r0
 80078cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80078ce:	e00c      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	3320      	adds	r3, #32
 80078d4:	2100      	movs	r1, #0
 80078d6:	4618      	mov	r0, r3
 80078d8:	f000 fbb6 	bl	8008048 <RCCEx_PLLSAI2_Config>
 80078dc:	4603      	mov	r3, r0
 80078de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80078e0:	e003      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	74fb      	strb	r3, [r7, #19]
      break;
 80078e6:	e000      	b.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80078e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80078ea:	7cfb      	ldrb	r3, [r7, #19]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d10b      	bne.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80078f0:	4b76      	ldr	r3, [pc, #472]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078f6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078fe:	4973      	ldr	r1, [pc, #460]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007900:	4313      	orrs	r3, r2
 8007902:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007906:	e001      	b.n	800790c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007908:	7cfb      	ldrb	r3, [r7, #19]
 800790a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007914:	2b00      	cmp	r3, #0
 8007916:	d041      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800791c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007920:	d02a      	beq.n	8007978 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8007922:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007926:	d824      	bhi.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007928:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800792c:	d008      	beq.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800792e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007932:	d81e      	bhi.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007934:	2b00      	cmp	r3, #0
 8007936:	d00a      	beq.n	800794e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8007938:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800793c:	d010      	beq.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800793e:	e018      	b.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007940:	4b62      	ldr	r3, [pc, #392]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	4a61      	ldr	r2, [pc, #388]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007946:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800794a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800794c:	e015      	b.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	3304      	adds	r3, #4
 8007952:	2100      	movs	r1, #0
 8007954:	4618      	mov	r0, r3
 8007956:	f000 fa83 	bl	8007e60 <RCCEx_PLLSAI1_Config>
 800795a:	4603      	mov	r3, r0
 800795c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800795e:	e00c      	b.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	3320      	adds	r3, #32
 8007964:	2100      	movs	r1, #0
 8007966:	4618      	mov	r0, r3
 8007968:	f000 fb6e 	bl	8008048 <RCCEx_PLLSAI2_Config>
 800796c:	4603      	mov	r3, r0
 800796e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007970:	e003      	b.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	74fb      	strb	r3, [r7, #19]
      break;
 8007976:	e000      	b.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8007978:	bf00      	nop
    }

    if(ret == HAL_OK)
 800797a:	7cfb      	ldrb	r3, [r7, #19]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d10b      	bne.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007980:	4b52      	ldr	r3, [pc, #328]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007986:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800798e:	494f      	ldr	r1, [pc, #316]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007990:	4313      	orrs	r3, r2
 8007992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007996:	e001      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007998:	7cfb      	ldrb	r3, [r7, #19]
 800799a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	f000 80a0 	beq.w	8007aea <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80079aa:	2300      	movs	r3, #0
 80079ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80079ae:	4b47      	ldr	r3, [pc, #284]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80079b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d101      	bne.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x152>
 80079ba:	2301      	movs	r3, #1
 80079bc:	e000      	b.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80079be:	2300      	movs	r3, #0
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d00d      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80079c4:	4b41      	ldr	r3, [pc, #260]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80079c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079c8:	4a40      	ldr	r2, [pc, #256]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80079ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80079d0:	4b3e      	ldr	r3, [pc, #248]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80079d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079d8:	60bb      	str	r3, [r7, #8]
 80079da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80079dc:	2301      	movs	r3, #1
 80079de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80079e0:	4b3b      	ldr	r3, [pc, #236]	@ (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a3a      	ldr	r2, [pc, #232]	@ (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80079e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80079ec:	f7fd fa90 	bl	8004f10 <HAL_GetTick>
 80079f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80079f2:	e009      	b.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079f4:	f7fd fa8c 	bl	8004f10 <HAL_GetTick>
 80079f8:	4602      	mov	r2, r0
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	1ad3      	subs	r3, r2, r3
 80079fe:	2b02      	cmp	r3, #2
 8007a00:	d902      	bls.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007a02:	2303      	movs	r3, #3
 8007a04:	74fb      	strb	r3, [r7, #19]
        break;
 8007a06:	e005      	b.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007a08:	4b31      	ldr	r3, [pc, #196]	@ (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d0ef      	beq.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007a14:	7cfb      	ldrb	r3, [r7, #19]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d15c      	bne.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007a1a:	4b2c      	ldr	r3, [pc, #176]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a24:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d01f      	beq.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d019      	beq.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007a38:	4b24      	ldr	r3, [pc, #144]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a42:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007a44:	4b21      	ldr	r3, [pc, #132]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a4a:	4a20      	ldr	r2, [pc, #128]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007a54:	4b1d      	ldr	r3, [pc, #116]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a5a:	4a1c      	ldr	r2, [pc, #112]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007a64:	4a19      	ldr	r2, [pc, #100]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	f003 0301 	and.w	r3, r3, #1
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d016      	beq.n	8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a76:	f7fd fa4b 	bl	8004f10 <HAL_GetTick>
 8007a7a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a7c:	e00b      	b.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a7e:	f7fd fa47 	bl	8004f10 <HAL_GetTick>
 8007a82:	4602      	mov	r2, r0
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	1ad3      	subs	r3, r2, r3
 8007a88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d902      	bls.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007a90:	2303      	movs	r3, #3
 8007a92:	74fb      	strb	r3, [r7, #19]
            break;
 8007a94:	e006      	b.n	8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a96:	4b0d      	ldr	r3, [pc, #52]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d0ec      	beq.n	8007a7e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007aa4:	7cfb      	ldrb	r3, [r7, #19]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d10c      	bne.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007aaa:	4b08      	ldr	r3, [pc, #32]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ab0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007aba:	4904      	ldr	r1, [pc, #16]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007abc:	4313      	orrs	r3, r2
 8007abe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007ac2:	e009      	b.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007ac4:	7cfb      	ldrb	r3, [r7, #19]
 8007ac6:	74bb      	strb	r3, [r7, #18]
 8007ac8:	e006      	b.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8007aca:	bf00      	nop
 8007acc:	40021000 	.word	0x40021000
 8007ad0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ad4:	7cfb      	ldrb	r3, [r7, #19]
 8007ad6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007ad8:	7c7b      	ldrb	r3, [r7, #17]
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	d105      	bne.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ade:	4b9e      	ldr	r3, [pc, #632]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ae2:	4a9d      	ldr	r2, [pc, #628]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ae4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ae8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f003 0301 	and.w	r3, r3, #1
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d00a      	beq.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007af6:	4b98      	ldr	r3, [pc, #608]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007afc:	f023 0203 	bic.w	r2, r3, #3
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b04:	4994      	ldr	r1, [pc, #592]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b06:	4313      	orrs	r3, r2
 8007b08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f003 0302 	and.w	r3, r3, #2
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00a      	beq.n	8007b2e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007b18:	4b8f      	ldr	r3, [pc, #572]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b1e:	f023 020c 	bic.w	r2, r3, #12
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b26:	498c      	ldr	r1, [pc, #560]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f003 0304 	and.w	r3, r3, #4
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00a      	beq.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007b3a:	4b87      	ldr	r3, [pc, #540]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b40:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b48:	4983      	ldr	r1, [pc, #524]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 0308 	and.w	r3, r3, #8
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d00a      	beq.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007b5c:	4b7e      	ldr	r3, [pc, #504]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b6a:	497b      	ldr	r1, [pc, #492]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 0310 	and.w	r3, r3, #16
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d00a      	beq.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007b7e:	4b76      	ldr	r3, [pc, #472]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b8c:	4972      	ldr	r1, [pc, #456]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f003 0320 	and.w	r3, r3, #32
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d00a      	beq.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007ba0:	4b6d      	ldr	r3, [pc, #436]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ba6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bae:	496a      	ldr	r1, [pc, #424]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00a      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007bc2:	4b65      	ldr	r3, [pc, #404]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bc8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007bd0:	4961      	ldr	r1, [pc, #388]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d00a      	beq.n	8007bfa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007be4:	4b5c      	ldr	r3, [pc, #368]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bf2:	4959      	ldr	r1, [pc, #356]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00a      	beq.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007c06:	4b54      	ldr	r3, [pc, #336]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c0c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c14:	4950      	ldr	r1, [pc, #320]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c16:	4313      	orrs	r3, r2
 8007c18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00a      	beq.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007c28:	4b4b      	ldr	r3, [pc, #300]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c2e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c36:	4948      	ldr	r1, [pc, #288]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00a      	beq.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007c4a:	4b43      	ldr	r3, [pc, #268]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c50:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c58:	493f      	ldr	r1, [pc, #252]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d028      	beq.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c6c:	4b3a      	ldr	r3, [pc, #232]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c72:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c7a:	4937      	ldr	r1, [pc, #220]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c8a:	d106      	bne.n	8007c9a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c8c:	4b32      	ldr	r3, [pc, #200]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	4a31      	ldr	r2, [pc, #196]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c96:	60d3      	str	r3, [r2, #12]
 8007c98:	e011      	b.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c9e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007ca2:	d10c      	bne.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	3304      	adds	r3, #4
 8007ca8:	2101      	movs	r1, #1
 8007caa:	4618      	mov	r0, r3
 8007cac:	f000 f8d8 	bl	8007e60 <RCCEx_PLLSAI1_Config>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007cb4:	7cfb      	ldrb	r3, [r7, #19]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d001      	beq.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007cba:	7cfb      	ldrb	r3, [r7, #19]
 8007cbc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d028      	beq.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007cca:	4b23      	ldr	r3, [pc, #140]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cd8:	491f      	ldr	r1, [pc, #124]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ce4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ce8:	d106      	bne.n	8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007cea:	4b1b      	ldr	r3, [pc, #108]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	4a1a      	ldr	r2, [pc, #104]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007cf0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007cf4:	60d3      	str	r3, [r2, #12]
 8007cf6:	e011      	b.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cfc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d00:	d10c      	bne.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	3304      	adds	r3, #4
 8007d06:	2101      	movs	r1, #1
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f000 f8a9 	bl	8007e60 <RCCEx_PLLSAI1_Config>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007d12:	7cfb      	ldrb	r3, [r7, #19]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d001      	beq.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007d18:	7cfb      	ldrb	r3, [r7, #19]
 8007d1a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d02b      	beq.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007d28:	4b0b      	ldr	r3, [pc, #44]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d36:	4908      	ldr	r1, [pc, #32]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d46:	d109      	bne.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d48:	4b03      	ldr	r3, [pc, #12]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d4a:	68db      	ldr	r3, [r3, #12]
 8007d4c:	4a02      	ldr	r2, [pc, #8]	@ (8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d52:	60d3      	str	r3, [r2, #12]
 8007d54:	e014      	b.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8007d56:	bf00      	nop
 8007d58:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d64:	d10c      	bne.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	3304      	adds	r3, #4
 8007d6a:	2101      	movs	r1, #1
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	f000 f877 	bl	8007e60 <RCCEx_PLLSAI1_Config>
 8007d72:	4603      	mov	r3, r0
 8007d74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007d76:	7cfb      	ldrb	r3, [r7, #19]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d001      	beq.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007d7c:	7cfb      	ldrb	r3, [r7, #19]
 8007d7e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d02f      	beq.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007d8c:	4b2b      	ldr	r3, [pc, #172]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d92:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d9a:	4928      	ldr	r1, [pc, #160]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007da6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007daa:	d10d      	bne.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	3304      	adds	r3, #4
 8007db0:	2102      	movs	r1, #2
 8007db2:	4618      	mov	r0, r3
 8007db4:	f000 f854 	bl	8007e60 <RCCEx_PLLSAI1_Config>
 8007db8:	4603      	mov	r3, r0
 8007dba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007dbc:	7cfb      	ldrb	r3, [r7, #19]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d014      	beq.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007dc2:	7cfb      	ldrb	r3, [r7, #19]
 8007dc4:	74bb      	strb	r3, [r7, #18]
 8007dc6:	e011      	b.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007dcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007dd0:	d10c      	bne.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	3320      	adds	r3, #32
 8007dd6:	2102      	movs	r1, #2
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f000 f935 	bl	8008048 <RCCEx_PLLSAI2_Config>
 8007dde:	4603      	mov	r3, r0
 8007de0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007de2:	7cfb      	ldrb	r3, [r7, #19]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d001      	beq.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007de8:	7cfb      	ldrb	r3, [r7, #19]
 8007dea:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d00a      	beq.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007df8:	4b10      	ldr	r3, [pc, #64]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dfe:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e06:	490d      	ldr	r1, [pc, #52]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d00b      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007e1a:	4b08      	ldr	r3, [pc, #32]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e20:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e2a:	4904      	ldr	r1, [pc, #16]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007e32:	7cbb      	ldrb	r3, [r7, #18]
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3718      	adds	r7, #24
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	40021000 	.word	0x40021000

08007e40 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007e40:	b480      	push	{r7}
 8007e42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007e44:	4b05      	ldr	r3, [pc, #20]	@ (8007e5c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a04      	ldr	r2, [pc, #16]	@ (8007e5c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007e4a:	f043 0304 	orr.w	r3, r3, #4
 8007e4e:	6013      	str	r3, [r2, #0]
}
 8007e50:	bf00      	nop
 8007e52:	46bd      	mov	sp, r7
 8007e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e58:	4770      	bx	lr
 8007e5a:	bf00      	nop
 8007e5c:	40021000 	.word	0x40021000

08007e60 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007e6e:	4b75      	ldr	r3, [pc, #468]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	f003 0303 	and.w	r3, r3, #3
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d018      	beq.n	8007eac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007e7a:	4b72      	ldr	r3, [pc, #456]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007e7c:	68db      	ldr	r3, [r3, #12]
 8007e7e:	f003 0203 	and.w	r2, r3, #3
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d10d      	bne.n	8007ea6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
       ||
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d009      	beq.n	8007ea6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007e92:	4b6c      	ldr	r3, [pc, #432]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007e94:	68db      	ldr	r3, [r3, #12]
 8007e96:	091b      	lsrs	r3, r3, #4
 8007e98:	f003 0307 	and.w	r3, r3, #7
 8007e9c:	1c5a      	adds	r2, r3, #1
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	685b      	ldr	r3, [r3, #4]
       ||
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d047      	beq.n	8007f36 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	73fb      	strb	r3, [r7, #15]
 8007eaa:	e044      	b.n	8007f36 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2b03      	cmp	r3, #3
 8007eb2:	d018      	beq.n	8007ee6 <RCCEx_PLLSAI1_Config+0x86>
 8007eb4:	2b03      	cmp	r3, #3
 8007eb6:	d825      	bhi.n	8007f04 <RCCEx_PLLSAI1_Config+0xa4>
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d002      	beq.n	8007ec2 <RCCEx_PLLSAI1_Config+0x62>
 8007ebc:	2b02      	cmp	r3, #2
 8007ebe:	d009      	beq.n	8007ed4 <RCCEx_PLLSAI1_Config+0x74>
 8007ec0:	e020      	b.n	8007f04 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007ec2:	4b60      	ldr	r3, [pc, #384]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f003 0302 	and.w	r3, r3, #2
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d11d      	bne.n	8007f0a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ed2:	e01a      	b.n	8007f0a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007ed4:	4b5b      	ldr	r3, [pc, #364]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d116      	bne.n	8007f0e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ee4:	e013      	b.n	8007f0e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007ee6:	4b57      	ldr	r3, [pc, #348]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d10f      	bne.n	8007f12 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007ef2:	4b54      	ldr	r3, [pc, #336]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d109      	bne.n	8007f12 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007f02:	e006      	b.n	8007f12 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	73fb      	strb	r3, [r7, #15]
      break;
 8007f08:	e004      	b.n	8007f14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007f0a:	bf00      	nop
 8007f0c:	e002      	b.n	8007f14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007f0e:	bf00      	nop
 8007f10:	e000      	b.n	8007f14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007f12:	bf00      	nop
    }

    if(status == HAL_OK)
 8007f14:	7bfb      	ldrb	r3, [r7, #15]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d10d      	bne.n	8007f36 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007f1a:	4b4a      	ldr	r3, [pc, #296]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f1c:	68db      	ldr	r3, [r3, #12]
 8007f1e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6819      	ldr	r1, [r3, #0]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	3b01      	subs	r3, #1
 8007f2c:	011b      	lsls	r3, r3, #4
 8007f2e:	430b      	orrs	r3, r1
 8007f30:	4944      	ldr	r1, [pc, #272]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f32:	4313      	orrs	r3, r2
 8007f34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007f36:	7bfb      	ldrb	r3, [r7, #15]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d17d      	bne.n	8008038 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007f3c:	4b41      	ldr	r3, [pc, #260]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a40      	ldr	r2, [pc, #256]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f48:	f7fc ffe2 	bl	8004f10 <HAL_GetTick>
 8007f4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007f4e:	e009      	b.n	8007f64 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007f50:	f7fc ffde 	bl	8004f10 <HAL_GetTick>
 8007f54:	4602      	mov	r2, r0
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	1ad3      	subs	r3, r2, r3
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d902      	bls.n	8007f64 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	73fb      	strb	r3, [r7, #15]
        break;
 8007f62:	e005      	b.n	8007f70 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007f64:	4b37      	ldr	r3, [pc, #220]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d1ef      	bne.n	8007f50 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007f70:	7bfb      	ldrb	r3, [r7, #15]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d160      	bne.n	8008038 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d111      	bne.n	8007fa0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007f7c:	4b31      	ldr	r3, [pc, #196]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f7e:	691b      	ldr	r3, [r3, #16]
 8007f80:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	6892      	ldr	r2, [r2, #8]
 8007f8c:	0211      	lsls	r1, r2, #8
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	68d2      	ldr	r2, [r2, #12]
 8007f92:	0912      	lsrs	r2, r2, #4
 8007f94:	0452      	lsls	r2, r2, #17
 8007f96:	430a      	orrs	r2, r1
 8007f98:	492a      	ldr	r1, [pc, #168]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	610b      	str	r3, [r1, #16]
 8007f9e:	e027      	b.n	8007ff0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d112      	bne.n	8007fcc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007fa6:	4b27      	ldr	r3, [pc, #156]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007fae:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007fb2:	687a      	ldr	r2, [r7, #4]
 8007fb4:	6892      	ldr	r2, [r2, #8]
 8007fb6:	0211      	lsls	r1, r2, #8
 8007fb8:	687a      	ldr	r2, [r7, #4]
 8007fba:	6912      	ldr	r2, [r2, #16]
 8007fbc:	0852      	lsrs	r2, r2, #1
 8007fbe:	3a01      	subs	r2, #1
 8007fc0:	0552      	lsls	r2, r2, #21
 8007fc2:	430a      	orrs	r2, r1
 8007fc4:	491f      	ldr	r1, [pc, #124]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	610b      	str	r3, [r1, #16]
 8007fca:	e011      	b.n	8007ff0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007fce:	691b      	ldr	r3, [r3, #16]
 8007fd0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007fd4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007fd8:	687a      	ldr	r2, [r7, #4]
 8007fda:	6892      	ldr	r2, [r2, #8]
 8007fdc:	0211      	lsls	r1, r2, #8
 8007fde:	687a      	ldr	r2, [r7, #4]
 8007fe0:	6952      	ldr	r2, [r2, #20]
 8007fe2:	0852      	lsrs	r2, r2, #1
 8007fe4:	3a01      	subs	r2, #1
 8007fe6:	0652      	lsls	r2, r2, #25
 8007fe8:	430a      	orrs	r2, r1
 8007fea:	4916      	ldr	r1, [pc, #88]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007fec:	4313      	orrs	r3, r2
 8007fee:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007ff0:	4b14      	ldr	r3, [pc, #80]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a13      	ldr	r2, [pc, #76]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ff6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007ffa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ffc:	f7fc ff88 	bl	8004f10 <HAL_GetTick>
 8008000:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008002:	e009      	b.n	8008018 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008004:	f7fc ff84 	bl	8004f10 <HAL_GetTick>
 8008008:	4602      	mov	r2, r0
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	1ad3      	subs	r3, r2, r3
 800800e:	2b02      	cmp	r3, #2
 8008010:	d902      	bls.n	8008018 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8008012:	2303      	movs	r3, #3
 8008014:	73fb      	strb	r3, [r7, #15]
          break;
 8008016:	e005      	b.n	8008024 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008018:	4b0a      	ldr	r3, [pc, #40]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d0ef      	beq.n	8008004 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8008024:	7bfb      	ldrb	r3, [r7, #15]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d106      	bne.n	8008038 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800802a:	4b06      	ldr	r3, [pc, #24]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 800802c:	691a      	ldr	r2, [r3, #16]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	699b      	ldr	r3, [r3, #24]
 8008032:	4904      	ldr	r1, [pc, #16]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008034:	4313      	orrs	r3, r2
 8008036:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008038:	7bfb      	ldrb	r3, [r7, #15]
}
 800803a:	4618      	mov	r0, r3
 800803c:	3710      	adds	r7, #16
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
 8008042:	bf00      	nop
 8008044:	40021000 	.word	0x40021000

08008048 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b084      	sub	sp, #16
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008052:	2300      	movs	r3, #0
 8008054:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008056:	4b6a      	ldr	r3, [pc, #424]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008058:	68db      	ldr	r3, [r3, #12]
 800805a:	f003 0303 	and.w	r3, r3, #3
 800805e:	2b00      	cmp	r3, #0
 8008060:	d018      	beq.n	8008094 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008062:	4b67      	ldr	r3, [pc, #412]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008064:	68db      	ldr	r3, [r3, #12]
 8008066:	f003 0203 	and.w	r2, r3, #3
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	429a      	cmp	r2, r3
 8008070:	d10d      	bne.n	800808e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
       ||
 8008076:	2b00      	cmp	r3, #0
 8008078:	d009      	beq.n	800808e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800807a:	4b61      	ldr	r3, [pc, #388]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	091b      	lsrs	r3, r3, #4
 8008080:	f003 0307 	and.w	r3, r3, #7
 8008084:	1c5a      	adds	r2, r3, #1
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	685b      	ldr	r3, [r3, #4]
       ||
 800808a:	429a      	cmp	r2, r3
 800808c:	d047      	beq.n	800811e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800808e:	2301      	movs	r3, #1
 8008090:	73fb      	strb	r3, [r7, #15]
 8008092:	e044      	b.n	800811e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	2b03      	cmp	r3, #3
 800809a:	d018      	beq.n	80080ce <RCCEx_PLLSAI2_Config+0x86>
 800809c:	2b03      	cmp	r3, #3
 800809e:	d825      	bhi.n	80080ec <RCCEx_PLLSAI2_Config+0xa4>
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d002      	beq.n	80080aa <RCCEx_PLLSAI2_Config+0x62>
 80080a4:	2b02      	cmp	r3, #2
 80080a6:	d009      	beq.n	80080bc <RCCEx_PLLSAI2_Config+0x74>
 80080a8:	e020      	b.n	80080ec <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80080aa:	4b55      	ldr	r3, [pc, #340]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f003 0302 	and.w	r3, r3, #2
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d11d      	bne.n	80080f2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80080ba:	e01a      	b.n	80080f2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80080bc:	4b50      	ldr	r3, [pc, #320]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d116      	bne.n	80080f6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80080cc:	e013      	b.n	80080f6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80080ce:	4b4c      	ldr	r3, [pc, #304]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d10f      	bne.n	80080fa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80080da:	4b49      	ldr	r3, [pc, #292]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d109      	bne.n	80080fa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80080ea:	e006      	b.n	80080fa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80080ec:	2301      	movs	r3, #1
 80080ee:	73fb      	strb	r3, [r7, #15]
      break;
 80080f0:	e004      	b.n	80080fc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80080f2:	bf00      	nop
 80080f4:	e002      	b.n	80080fc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80080f6:	bf00      	nop
 80080f8:	e000      	b.n	80080fc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80080fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80080fc:	7bfb      	ldrb	r3, [r7, #15]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d10d      	bne.n	800811e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008102:	4b3f      	ldr	r3, [pc, #252]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008104:	68db      	ldr	r3, [r3, #12]
 8008106:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6819      	ldr	r1, [r3, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	3b01      	subs	r3, #1
 8008114:	011b      	lsls	r3, r3, #4
 8008116:	430b      	orrs	r3, r1
 8008118:	4939      	ldr	r1, [pc, #228]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 800811a:	4313      	orrs	r3, r2
 800811c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800811e:	7bfb      	ldrb	r3, [r7, #15]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d167      	bne.n	80081f4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008124:	4b36      	ldr	r3, [pc, #216]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a35      	ldr	r2, [pc, #212]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 800812a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800812e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008130:	f7fc feee 	bl	8004f10 <HAL_GetTick>
 8008134:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008136:	e009      	b.n	800814c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008138:	f7fc feea 	bl	8004f10 <HAL_GetTick>
 800813c:	4602      	mov	r2, r0
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	1ad3      	subs	r3, r2, r3
 8008142:	2b02      	cmp	r3, #2
 8008144:	d902      	bls.n	800814c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008146:	2303      	movs	r3, #3
 8008148:	73fb      	strb	r3, [r7, #15]
        break;
 800814a:	e005      	b.n	8008158 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800814c:	4b2c      	ldr	r3, [pc, #176]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008154:	2b00      	cmp	r3, #0
 8008156:	d1ef      	bne.n	8008138 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008158:	7bfb      	ldrb	r3, [r7, #15]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d14a      	bne.n	80081f4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d111      	bne.n	8008188 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008164:	4b26      	ldr	r3, [pc, #152]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008166:	695b      	ldr	r3, [r3, #20]
 8008168:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800816c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008170:	687a      	ldr	r2, [r7, #4]
 8008172:	6892      	ldr	r2, [r2, #8]
 8008174:	0211      	lsls	r1, r2, #8
 8008176:	687a      	ldr	r2, [r7, #4]
 8008178:	68d2      	ldr	r2, [r2, #12]
 800817a:	0912      	lsrs	r2, r2, #4
 800817c:	0452      	lsls	r2, r2, #17
 800817e:	430a      	orrs	r2, r1
 8008180:	491f      	ldr	r1, [pc, #124]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008182:	4313      	orrs	r3, r2
 8008184:	614b      	str	r3, [r1, #20]
 8008186:	e011      	b.n	80081ac <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008188:	4b1d      	ldr	r3, [pc, #116]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 800818a:	695b      	ldr	r3, [r3, #20]
 800818c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8008190:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	6892      	ldr	r2, [r2, #8]
 8008198:	0211      	lsls	r1, r2, #8
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	6912      	ldr	r2, [r2, #16]
 800819e:	0852      	lsrs	r2, r2, #1
 80081a0:	3a01      	subs	r2, #1
 80081a2:	0652      	lsls	r2, r2, #25
 80081a4:	430a      	orrs	r2, r1
 80081a6:	4916      	ldr	r1, [pc, #88]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 80081a8:	4313      	orrs	r3, r2
 80081aa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80081ac:	4b14      	ldr	r3, [pc, #80]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a13      	ldr	r2, [pc, #76]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 80081b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081b8:	f7fc feaa 	bl	8004f10 <HAL_GetTick>
 80081bc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80081be:	e009      	b.n	80081d4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80081c0:	f7fc fea6 	bl	8004f10 <HAL_GetTick>
 80081c4:	4602      	mov	r2, r0
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	1ad3      	subs	r3, r2, r3
 80081ca:	2b02      	cmp	r3, #2
 80081cc:	d902      	bls.n	80081d4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80081ce:	2303      	movs	r3, #3
 80081d0:	73fb      	strb	r3, [r7, #15]
          break;
 80081d2:	e005      	b.n	80081e0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80081d4:	4b0a      	ldr	r3, [pc, #40]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d0ef      	beq.n	80081c0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80081e0:	7bfb      	ldrb	r3, [r7, #15]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d106      	bne.n	80081f4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80081e6:	4b06      	ldr	r3, [pc, #24]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 80081e8:	695a      	ldr	r2, [r3, #20]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	695b      	ldr	r3, [r3, #20]
 80081ee:	4904      	ldr	r1, [pc, #16]	@ (8008200 <RCCEx_PLLSAI2_Config+0x1b8>)
 80081f0:	4313      	orrs	r3, r2
 80081f2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80081f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3710      	adds	r7, #16
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	40021000 	.word	0x40021000

08008204 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b084      	sub	sp, #16
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d079      	beq.n	800830a <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800821c:	b2db      	uxtb	r3, r3
 800821e:	2b00      	cmp	r3, #0
 8008220:	d106      	bne.n	8008230 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f7fa f926 	bl	800247c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2202      	movs	r2, #2
 8008234:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    /* Check whether the calendar needs to be initialized and the RTC mode is not 'binary only' */
    if ((__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U) && (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY))
    {
#else
    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	68db      	ldr	r3, [r3, #12]
 800823e:	f003 0310 	and.w	r3, r3, #16
 8008242:	2b10      	cmp	r3, #16
 8008244:	d058      	beq.n	80082f8 <HAL_RTC_Init+0xf4>
    {
#endif /* STM32L412xx || STM32L422xx || STM32L4P5xx || STM32L4Q5xx */
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	22ca      	movs	r2, #202	@ 0xca
 800824c:	625a      	str	r2, [r3, #36]	@ 0x24
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	2253      	movs	r2, #83	@ 0x53
 8008254:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 fc64 	bl	8008b24 <RTC_EnterInitMode>
 800825c:	4603      	mov	r3, r0
 800825e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8008260:	7bfb      	ldrb	r3, [r7, #15]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d127      	bne.n	80082b6 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	687a      	ldr	r2, [r7, #4]
 800826e:	6812      	ldr	r2, [r2, #0]
 8008270:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008274:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008278:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	6899      	ldr	r1, [r3, #8]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	685a      	ldr	r2, [r3, #4]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	691b      	ldr	r3, [r3, #16]
 8008288:	431a      	orrs	r2, r3
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	699b      	ldr	r3, [r3, #24]
 800828e:	431a      	orrs	r2, r3
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	430a      	orrs	r2, r1
 8008296:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	68d2      	ldr	r2, [r2, #12]
 80082a0:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	6919      	ldr	r1, [r3, #16]
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	041a      	lsls	r2, r3, #16
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	430a      	orrs	r2, r1
 80082b4:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 fc68 	bl	8008b8c <RTC_ExitInitMode>
 80082bc:	4603      	mov	r3, r0
 80082be:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80082c0:	7bfb      	ldrb	r3, [r7, #15]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d113      	bne.n	80082ee <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f022 0203 	bic.w	r2, r2, #3
 80082d4:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	69da      	ldr	r2, [r3, #28]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	695b      	ldr	r3, [r3, #20]
 80082e4:	431a      	orrs	r2, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	430a      	orrs	r2, r1
 80082ec:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	22ff      	movs	r2, #255	@ 0xff
 80082f4:	625a      	str	r2, [r3, #36]	@ 0x24
 80082f6:	e001      	b.n	80082fc <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80082f8:	2300      	movs	r3, #0
 80082fa:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80082fc:	7bfb      	ldrb	r3, [r7, #15]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d103      	bne.n	800830a <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2201      	movs	r2, #1
 8008306:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 800830a:	7bfb      	ldrb	r3, [r7, #15]
}
 800830c:	4618      	mov	r0, r3
 800830e:	3710      	adds	r7, #16
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008314:	b590      	push	{r4, r7, lr}
 8008316:	b087      	sub	sp, #28
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008326:	2b01      	cmp	r3, #1
 8008328:	d101      	bne.n	800832e <HAL_RTC_SetTime+0x1a>
 800832a:	2302      	movs	r3, #2
 800832c:	e08b      	b.n	8008446 <HAL_RTC_SetTime+0x132>
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2201      	movs	r2, #1
 8008332:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2202      	movs	r2, #2
 800833a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	22ca      	movs	r2, #202	@ 0xca
 8008344:	625a      	str	r2, [r3, #36]	@ 0x24
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2253      	movs	r2, #83	@ 0x53
 800834c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800834e:	68f8      	ldr	r0, [r7, #12]
 8008350:	f000 fbe8 	bl	8008b24 <RTC_EnterInitMode>
 8008354:	4603      	mov	r3, r0
 8008356:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8008358:	7cfb      	ldrb	r3, [r7, #19]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d163      	bne.n	8008426 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d126      	bne.n	80083b2 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800836e:	2b00      	cmp	r3, #0
 8008370:	d102      	bne.n	8008378 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	2200      	movs	r2, #0
 8008376:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	4618      	mov	r0, r3
 800837e:	f000 fc43 	bl	8008c08 <RTC_ByteToBcd2>
 8008382:	4603      	mov	r3, r0
 8008384:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	785b      	ldrb	r3, [r3, #1]
 800838a:	4618      	mov	r0, r3
 800838c:	f000 fc3c 	bl	8008c08 <RTC_ByteToBcd2>
 8008390:	4603      	mov	r3, r0
 8008392:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008394:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	789b      	ldrb	r3, [r3, #2]
 800839a:	4618      	mov	r0, r3
 800839c:	f000 fc34 	bl	8008c08 <RTC_ByteToBcd2>
 80083a0:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80083a2:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	78db      	ldrb	r3, [r3, #3]
 80083aa:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80083ac:	4313      	orrs	r3, r2
 80083ae:	617b      	str	r3, [r7, #20]
 80083b0:	e018      	b.n	80083e4 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d102      	bne.n	80083c6 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	2200      	movs	r2, #0
 80083c4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	785b      	ldrb	r3, [r3, #1]
 80083d0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80083d2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80083d4:	68ba      	ldr	r2, [r7, #8]
 80083d6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80083d8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	78db      	ldrb	r3, [r3, #3]
 80083de:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80083e0:	4313      	orrs	r3, r2
 80083e2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80083ee:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80083f2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	689a      	ldr	r2, [r3, #8]
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008402:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	6899      	ldr	r1, [r3, #8]
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	68da      	ldr	r2, [r3, #12]
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	431a      	orrs	r2, r3
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	430a      	orrs	r2, r1
 800841a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800841c:	68f8      	ldr	r0, [r7, #12]
 800841e:	f000 fbb5 	bl	8008b8c <RTC_ExitInitMode>
 8008422:	4603      	mov	r3, r0
 8008424:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	22ff      	movs	r2, #255	@ 0xff
 800842c:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800842e:	7cfb      	ldrb	r3, [r7, #19]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d103      	bne.n	800843c <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008444:	7cfb      	ldrb	r3, [r7, #19]
}
 8008446:	4618      	mov	r0, r3
 8008448:	371c      	adds	r7, #28
 800844a:	46bd      	mov	sp, r7
 800844c:	bd90      	pop	{r4, r7, pc}

0800844e <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800844e:	b580      	push	{r7, lr}
 8008450:	b086      	sub	sp, #24
 8008452:	af00      	add	r7, sp, #0
 8008454:	60f8      	str	r0, [r7, #12]
 8008456:	60b9      	str	r1, [r7, #8]
 8008458:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	691b      	ldr	r3, [r3, #16]
 800846a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800847c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8008480:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	0c1b      	lsrs	r3, r3, #16
 8008486:	b2db      	uxtb	r3, r3
 8008488:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800848c:	b2da      	uxtb	r2, r3
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	0a1b      	lsrs	r3, r3, #8
 8008496:	b2db      	uxtb	r3, r3
 8008498:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800849c:	b2da      	uxtb	r2, r3
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084aa:	b2da      	uxtb	r2, r3
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	0d9b      	lsrs	r3, r3, #22
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	f003 0301 	and.w	r3, r3, #1
 80084ba:	b2da      	uxtb	r2, r3
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d11a      	bne.n	80084fc <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	781b      	ldrb	r3, [r3, #0]
 80084ca:	4618      	mov	r0, r3
 80084cc:	f000 fbbc 	bl	8008c48 <RTC_Bcd2ToByte>
 80084d0:	4603      	mov	r3, r0
 80084d2:	461a      	mov	r2, r3
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	785b      	ldrb	r3, [r3, #1]
 80084dc:	4618      	mov	r0, r3
 80084de:	f000 fbb3 	bl	8008c48 <RTC_Bcd2ToByte>
 80084e2:	4603      	mov	r3, r0
 80084e4:	461a      	mov	r2, r3
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	789b      	ldrb	r3, [r3, #2]
 80084ee:	4618      	mov	r0, r3
 80084f0:	f000 fbaa 	bl	8008c48 <RTC_Bcd2ToByte>
 80084f4:	4603      	mov	r3, r0
 80084f6:	461a      	mov	r2, r3
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80084fc:	2300      	movs	r3, #0
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3718      	adds	r7, #24
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}

08008506 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008506:	b590      	push	{r4, r7, lr}
 8008508:	b087      	sub	sp, #28
 800850a:	af00      	add	r7, sp, #0
 800850c:	60f8      	str	r0, [r7, #12]
 800850e:	60b9      	str	r1, [r7, #8]
 8008510:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008518:	2b01      	cmp	r3, #1
 800851a:	d101      	bne.n	8008520 <HAL_RTC_SetDate+0x1a>
 800851c:	2302      	movs	r3, #2
 800851e:	e075      	b.n	800860c <HAL_RTC_SetDate+0x106>
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	2201      	movs	r2, #1
 8008524:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2202      	movs	r2, #2
 800852c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d10e      	bne.n	8008554 <HAL_RTC_SetDate+0x4e>
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	785b      	ldrb	r3, [r3, #1]
 800853a:	f003 0310 	and.w	r3, r3, #16
 800853e:	2b00      	cmp	r3, #0
 8008540:	d008      	beq.n	8008554 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	785b      	ldrb	r3, [r3, #1]
 8008546:	f023 0310 	bic.w	r3, r3, #16
 800854a:	b2db      	uxtb	r3, r3
 800854c:	330a      	adds	r3, #10
 800854e:	b2da      	uxtb	r2, r3
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d11c      	bne.n	8008594 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	78db      	ldrb	r3, [r3, #3]
 800855e:	4618      	mov	r0, r3
 8008560:	f000 fb52 	bl	8008c08 <RTC_ByteToBcd2>
 8008564:	4603      	mov	r3, r0
 8008566:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	785b      	ldrb	r3, [r3, #1]
 800856c:	4618      	mov	r0, r3
 800856e:	f000 fb4b 	bl	8008c08 <RTC_ByteToBcd2>
 8008572:	4603      	mov	r3, r0
 8008574:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8008576:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	789b      	ldrb	r3, [r3, #2]
 800857c:	4618      	mov	r0, r3
 800857e:	f000 fb43 	bl	8008c08 <RTC_ByteToBcd2>
 8008582:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008584:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800858e:	4313      	orrs	r3, r2
 8008590:	617b      	str	r3, [r7, #20]
 8008592:	e00e      	b.n	80085b2 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	78db      	ldrb	r3, [r3, #3]
 8008598:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	785b      	ldrb	r3, [r3, #1]
 800859e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80085a0:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80085a2:	68ba      	ldr	r2, [r7, #8]
 80085a4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80085a6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80085ae:	4313      	orrs	r3, r2
 80085b0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	22ca      	movs	r2, #202	@ 0xca
 80085b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	2253      	movs	r2, #83	@ 0x53
 80085c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80085c2:	68f8      	ldr	r0, [r7, #12]
 80085c4:	f000 faae 	bl	8008b24 <RTC_EnterInitMode>
 80085c8:	4603      	mov	r3, r0
 80085ca:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80085cc:	7cfb      	ldrb	r3, [r7, #19]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d10c      	bne.n	80085ec <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681a      	ldr	r2, [r3, #0]
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80085dc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80085e0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80085e2:	68f8      	ldr	r0, [r7, #12]
 80085e4:	f000 fad2 	bl	8008b8c <RTC_ExitInitMode>
 80085e8:	4603      	mov	r3, r0
 80085ea:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	22ff      	movs	r2, #255	@ 0xff
 80085f2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80085f4:	7cfb      	ldrb	r3, [r7, #19]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d103      	bne.n	8008602 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2201      	movs	r2, #1
 80085fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800860a:	7cfb      	ldrb	r3, [r7, #19]
}
 800860c:	4618      	mov	r0, r3
 800860e:	371c      	adds	r7, #28
 8008610:	46bd      	mov	sp, r7
 8008612:	bd90      	pop	{r4, r7, pc}

08008614 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b086      	sub	sp, #24
 8008618:	af00      	add	r7, sp, #0
 800861a:	60f8      	str	r0, [r7, #12]
 800861c:	60b9      	str	r1, [r7, #8]
 800861e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800862a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800862e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	0c1b      	lsrs	r3, r3, #16
 8008634:	b2da      	uxtb	r2, r3
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	0a1b      	lsrs	r3, r3, #8
 800863e:	b2db      	uxtb	r3, r3
 8008640:	f003 031f 	and.w	r3, r3, #31
 8008644:	b2da      	uxtb	r2, r3
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	b2db      	uxtb	r3, r3
 800864e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008652:	b2da      	uxtb	r2, r3
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8008658:	697b      	ldr	r3, [r7, #20]
 800865a:	0b5b      	lsrs	r3, r3, #13
 800865c:	b2db      	uxtb	r3, r3
 800865e:	f003 0307 	and.w	r3, r3, #7
 8008662:	b2da      	uxtb	r2, r3
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d11a      	bne.n	80086a4 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	78db      	ldrb	r3, [r3, #3]
 8008672:	4618      	mov	r0, r3
 8008674:	f000 fae8 	bl	8008c48 <RTC_Bcd2ToByte>
 8008678:	4603      	mov	r3, r0
 800867a:	461a      	mov	r2, r3
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	785b      	ldrb	r3, [r3, #1]
 8008684:	4618      	mov	r0, r3
 8008686:	f000 fadf 	bl	8008c48 <RTC_Bcd2ToByte>
 800868a:	4603      	mov	r3, r0
 800868c:	461a      	mov	r2, r3
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	789b      	ldrb	r3, [r3, #2]
 8008696:	4618      	mov	r0, r3
 8008698:	f000 fad6 	bl	8008c48 <RTC_Bcd2ToByte>
 800869c:	4603      	mov	r3, r0
 800869e:	461a      	mov	r2, r3
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80086a4:	2300      	movs	r3, #0
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3718      	adds	r7, #24
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
	...

080086b0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80086b0:	b590      	push	{r4, r7, lr}
 80086b2:	b089      	sub	sp, #36	@ 0x24
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	60f8      	str	r0, [r7, #12]
 80086b8:	60b9      	str	r1, [r7, #8]
 80086ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80086c2:	2b01      	cmp	r3, #1
 80086c4:	d101      	bne.n	80086ca <HAL_RTC_SetAlarm_IT+0x1a>
 80086c6:	2302      	movs	r3, #2
 80086c8:	e127      	b.n	800891a <HAL_RTC_SetAlarm_IT+0x26a>
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2201      	movs	r2, #1
 80086ce:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2202      	movs	r2, #2
 80086d6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d137      	bne.n	8008750 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	689b      	ldr	r3, [r3, #8]
 80086e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d102      	bne.n	80086f4 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	2200      	movs	r2, #0
 80086f2:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	781b      	ldrb	r3, [r3, #0]
 80086f8:	4618      	mov	r0, r3
 80086fa:	f000 fa85 	bl	8008c08 <RTC_ByteToBcd2>
 80086fe:	4603      	mov	r3, r0
 8008700:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	785b      	ldrb	r3, [r3, #1]
 8008706:	4618      	mov	r0, r3
 8008708:	f000 fa7e 	bl	8008c08 <RTC_ByteToBcd2>
 800870c:	4603      	mov	r3, r0
 800870e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008710:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	789b      	ldrb	r3, [r3, #2]
 8008716:	4618      	mov	r0, r3
 8008718:	f000 fa76 	bl	8008c08 <RTC_ByteToBcd2>
 800871c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800871e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	78db      	ldrb	r3, [r3, #3]
 8008726:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8008728:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008732:	4618      	mov	r0, r3
 8008734:	f000 fa68 	bl	8008c08 <RTC_ByteToBcd2>
 8008738:	4603      	mov	r3, r0
 800873a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800873c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8008744:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800874a:	4313      	orrs	r3, r2
 800874c:	61fb      	str	r3, [r7, #28]
 800874e:	e023      	b.n	8008798 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800875a:	2b00      	cmp	r3, #0
 800875c:	d102      	bne.n	8008764 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	2200      	movs	r2, #0
 8008762:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	781b      	ldrb	r3, [r3, #0]
 8008768:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	785b      	ldrb	r3, [r3, #1]
 800876e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008770:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8008772:	68ba      	ldr	r2, [r7, #8]
 8008774:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008776:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	78db      	ldrb	r3, [r3, #3]
 800877c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800877e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008786:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8008788:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800878e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008794:	4313      	orrs	r3, r2
 8008796:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	685a      	ldr	r2, [r3, #4]
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	69db      	ldr	r3, [r3, #28]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	22ca      	movs	r2, #202	@ 0xca
 80087aa:	625a      	str	r2, [r3, #36]	@ 0x24
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	2253      	movs	r2, #83	@ 0x53
 80087b2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087bc:	d14a      	bne.n	8008854 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	689a      	ldr	r2, [r3, #8]
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80087cc:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	68db      	ldr	r3, [r3, #12]
 80087d4:	b2da      	uxtb	r2, r3
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80087de:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 80087e0:	f7fc fb96 	bl	8004f10 <HAL_GetTick>
 80087e4:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80087e6:	e015      	b.n	8008814 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80087e8:	f7fc fb92 	bl	8004f10 <HAL_GetTick>
 80087ec:	4602      	mov	r2, r0
 80087ee:	693b      	ldr	r3, [r7, #16]
 80087f0:	1ad3      	subs	r3, r2, r3
 80087f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80087f6:	d90d      	bls.n	8008814 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	22ff      	movs	r2, #255	@ 0xff
 80087fe:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2203      	movs	r2, #3
 8008804:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	2200      	movs	r2, #0
 800880c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8008810:	2303      	movs	r3, #3
 8008812:	e082      	b.n	800891a <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	68db      	ldr	r3, [r3, #12]
 800881a:	f003 0301 	and.w	r3, r3, #1
 800881e:	2b00      	cmp	r3, #0
 8008820:	d0e2      	beq.n	80087e8 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	69fa      	ldr	r2, [r7, #28]
 8008828:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	69ba      	ldr	r2, [r7, #24]
 8008830:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	689a      	ldr	r2, [r3, #8]
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008840:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	689a      	ldr	r2, [r3, #8]
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008850:	609a      	str	r2, [r3, #8]
 8008852:	e049      	b.n	80088e8 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	689a      	ldr	r2, [r3, #8]
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008862:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	b2da      	uxtb	r2, r3
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8008874:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 8008876:	f7fc fb4b 	bl	8004f10 <HAL_GetTick>
 800887a:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800887c:	e015      	b.n	80088aa <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800887e:	f7fc fb47 	bl	8004f10 <HAL_GetTick>
 8008882:	4602      	mov	r2, r0
 8008884:	697b      	ldr	r3, [r7, #20]
 8008886:	1ad3      	subs	r3, r2, r3
 8008888:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800888c:	d90d      	bls.n	80088aa <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	22ff      	movs	r2, #255	@ 0xff
 8008894:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2203      	movs	r2, #3
 800889a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2200      	movs	r2, #0
 80088a2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80088a6:	2303      	movs	r3, #3
 80088a8:	e037      	b.n	800891a <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68db      	ldr	r3, [r3, #12]
 80088b0:	f003 0302 	and.w	r3, r3, #2
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d0e2      	beq.n	800887e <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	69fa      	ldr	r2, [r7, #28]
 80088be:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	69ba      	ldr	r2, [r7, #24]
 80088c6:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	689a      	ldr	r2, [r3, #8]
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088d6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	689a      	ldr	r2, [r3, #8]
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80088e6:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80088e8:	4b0e      	ldr	r3, [pc, #56]	@ (8008924 <HAL_RTC_SetAlarm_IT+0x274>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a0d      	ldr	r2, [pc, #52]	@ (8008924 <HAL_RTC_SetAlarm_IT+0x274>)
 80088ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80088f2:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80088f4:	4b0b      	ldr	r3, [pc, #44]	@ (8008924 <HAL_RTC_SetAlarm_IT+0x274>)
 80088f6:	689b      	ldr	r3, [r3, #8]
 80088f8:	4a0a      	ldr	r2, [pc, #40]	@ (8008924 <HAL_RTC_SetAlarm_IT+0x274>)
 80088fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80088fe:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	22ff      	movs	r2, #255	@ 0xff
 8008906:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	2201      	movs	r2, #1
 800890c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2200      	movs	r2, #0
 8008914:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8008918:	2300      	movs	r3, #0
}
 800891a:	4618      	mov	r0, r3
 800891c:	3724      	adds	r7, #36	@ 0x24
 800891e:	46bd      	mov	sp, r7
 8008920:	bd90      	pop	{r4, r7, pc}
 8008922:	bf00      	nop
 8008924:	40010400 	.word	0x40010400

08008928 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b084      	sub	sp, #16
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008938:	2b01      	cmp	r3, #1
 800893a:	d101      	bne.n	8008940 <HAL_RTC_DeactivateAlarm+0x18>
 800893c:	2302      	movs	r3, #2
 800893e:	e083      	b.n	8008a48 <HAL_RTC_DeactivateAlarm+0x120>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2202      	movs	r2, #2
 800894c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	22ca      	movs	r2, #202	@ 0xca
 8008956:	625a      	str	r2, [r3, #36]	@ 0x24
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	2253      	movs	r2, #83	@ 0x53
 800895e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008966:	d131      	bne.n	80089cc <HAL_RTC_DeactivateAlarm+0xa4>
    /* AlarmA */
#if defined (RTC_ALRMASSR_SSCLR)
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
#endif

    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	689a      	ldr	r2, [r3, #8]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008976:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	689a      	ldr	r2, [r3, #8]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008986:	609a      	str	r2, [r3, #8]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8008988:	f7fc fac2 	bl	8004f10 <HAL_GetTick>
 800898c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800898e:	e015      	b.n	80089bc <HAL_RTC_DeactivateAlarm+0x94>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008990:	f7fc fabe 	bl	8004f10 <HAL_GetTick>
 8008994:	4602      	mov	r2, r0
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	1ad3      	subs	r3, r2, r3
 800899a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800899e:	d90d      	bls.n	80089bc <HAL_RTC_DeactivateAlarm+0x94>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	22ff      	movs	r2, #255	@ 0xff
 80089a6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2203      	movs	r2, #3
 80089ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80089b8:	2303      	movs	r3, #3
 80089ba:	e045      	b.n	8008a48 <HAL_RTC_DeactivateAlarm+0x120>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	68db      	ldr	r3, [r3, #12]
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d0e2      	beq.n	8008990 <HAL_RTC_DeactivateAlarm+0x68>
 80089ca:	e030      	b.n	8008a2e <HAL_RTC_DeactivateAlarm+0x106>
    /* AlarmB */
#if defined (RTC_ALRMBSSR_SSCLR)
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMASSR_SSCLR);
#endif

    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	689a      	ldr	r2, [r3, #8]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80089da:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	689a      	ldr	r2, [r3, #8]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80089ea:	609a      	str	r2, [r3, #8]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 80089ec:	f7fc fa90 	bl	8004f10 <HAL_GetTick>
 80089f0:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80089f2:	e015      	b.n	8008a20 <HAL_RTC_DeactivateAlarm+0xf8>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80089f4:	f7fc fa8c 	bl	8004f10 <HAL_GetTick>
 80089f8:	4602      	mov	r2, r0
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	1ad3      	subs	r3, r2, r3
 80089fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008a02:	d90d      	bls.n	8008a20 <HAL_RTC_DeactivateAlarm+0xf8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	22ff      	movs	r2, #255	@ 0xff
 8008a0a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2203      	movs	r2, #3
 8008a10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2200      	movs	r2, #0
 8008a18:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8008a1c:	2303      	movs	r3, #3
 8008a1e:	e013      	b.n	8008a48 <HAL_RTC_DeactivateAlarm+0x120>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	68db      	ldr	r3, [r3, #12]
 8008a26:	f003 0302 	and.w	r3, r3, #2
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d0e2      	beq.n	80089f4 <HAL_RTC_DeactivateAlarm+0xcc>
      }
    }
#endif
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	22ff      	movs	r2, #255	@ 0xff
 8008a34:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2201      	movs	r2, #1
 8008a3a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2200      	movs	r2, #0
 8008a42:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8008a46:	2300      	movs	r3, #0
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3710      	adds	r7, #16
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}

08008a50 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b082      	sub	sp, #8
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8008a58:	4b1f      	ldr	r3, [pc, #124]	@ (8008ad8 <HAL_RTC_AlarmIRQHandler+0x88>)
 8008a5a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8008a5e:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d012      	beq.n	8008a94 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	68db      	ldr	r3, [r3, #12]
 8008a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d00b      	beq.n	8008a94 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	68db      	ldr	r3, [r3, #12]
 8008a82:	b2da      	uxtb	r2, r3
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8008a8c:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f7f8 fc6c 	bl	800136c <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d012      	beq.n	8008ac8 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	68db      	ldr	r3, [r3, #12]
 8008aa8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d00b      	beq.n	8008ac8 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	68db      	ldr	r3, [r3, #12]
 8008ab6:	b2da      	uxtb	r2, r3
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8008ac0:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 f8da 	bl	8008c7c <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8008ad0:	bf00      	nop
 8008ad2:	3708      	adds	r7, #8
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}
 8008ad8:	40010400 	.word	0x40010400

08008adc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8008b20 <HAL_RTC_WaitForSynchro+0x44>)
 8008aea:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8008aec:	f7fc fa10 	bl	8004f10 <HAL_GetTick>
 8008af0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008af2:	e009      	b.n	8008b08 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008af4:	f7fc fa0c 	bl	8004f10 <HAL_GetTick>
 8008af8:	4602      	mov	r2, r0
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	1ad3      	subs	r3, r2, r3
 8008afe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008b02:	d901      	bls.n	8008b08 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8008b04:	2303      	movs	r3, #3
 8008b06:	e007      	b.n	8008b18 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	f003 0320 	and.w	r3, r3, #32
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d0ee      	beq.n	8008af4 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8008b16:	2300      	movs	r3, #0
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3710      	adds	r7, #16
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}
 8008b20:	0003ff5f 	.word	0x0003ff5f

08008b24 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	68db      	ldr	r3, [r3, #12]
 8008b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d120      	bne.n	8008b80 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f04f 32ff 	mov.w	r2, #4294967295
 8008b46:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008b48:	f7fc f9e2 	bl	8004f10 <HAL_GetTick>
 8008b4c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008b4e:	e00d      	b.n	8008b6c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008b50:	f7fc f9de 	bl	8004f10 <HAL_GetTick>
 8008b54:	4602      	mov	r2, r0
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	1ad3      	subs	r3, r2, r3
 8008b5a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008b5e:	d905      	bls.n	8008b6c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8008b60:	2303      	movs	r3, #3
 8008b62:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2203      	movs	r2, #3
 8008b68:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	68db      	ldr	r3, [r3, #12]
 8008b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d102      	bne.n	8008b80 <RTC_EnterInitMode+0x5c>
 8008b7a:	7bfb      	ldrb	r3, [r7, #15]
 8008b7c:	2b03      	cmp	r3, #3
 8008b7e:	d1e7      	bne.n	8008b50 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8008b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
	...

08008b8c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b94:	2300      	movs	r3, #0
 8008b96:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8008b98:	4b1a      	ldr	r3, [pc, #104]	@ (8008c04 <RTC_ExitInitMode+0x78>)
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	4a19      	ldr	r2, [pc, #100]	@ (8008c04 <RTC_ExitInitMode+0x78>)
 8008b9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ba2:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008ba4:	4b17      	ldr	r3, [pc, #92]	@ (8008c04 <RTC_ExitInitMode+0x78>)
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	f003 0320 	and.w	r3, r3, #32
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d10c      	bne.n	8008bca <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f7ff ff93 	bl	8008adc <HAL_RTC_WaitForSynchro>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d01e      	beq.n	8008bfa <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2203      	movs	r2, #3
 8008bc0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8008bc4:	2303      	movs	r3, #3
 8008bc6:	73fb      	strb	r3, [r7, #15]
 8008bc8:	e017      	b.n	8008bfa <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008bca:	4b0e      	ldr	r3, [pc, #56]	@ (8008c04 <RTC_ExitInitMode+0x78>)
 8008bcc:	689b      	ldr	r3, [r3, #8]
 8008bce:	4a0d      	ldr	r2, [pc, #52]	@ (8008c04 <RTC_ExitInitMode+0x78>)
 8008bd0:	f023 0320 	bic.w	r3, r3, #32
 8008bd4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f7ff ff80 	bl	8008adc <HAL_RTC_WaitForSynchro>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d005      	beq.n	8008bee <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2203      	movs	r2, #3
 8008be6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8008bea:	2303      	movs	r3, #3
 8008bec:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008bee:	4b05      	ldr	r3, [pc, #20]	@ (8008c04 <RTC_ExitInitMode+0x78>)
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	4a04      	ldr	r2, [pc, #16]	@ (8008c04 <RTC_ExitInitMode+0x78>)
 8008bf4:	f043 0320 	orr.w	r3, r3, #32
 8008bf8:	6093      	str	r3, [r2, #8]
  }

  return status;
 8008bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3710      	adds	r7, #16
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	40002800 	.word	0x40002800

08008c08 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	4603      	mov	r3, r0
 8008c10:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008c12:	2300      	movs	r3, #0
 8008c14:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8008c16:	79fb      	ldrb	r3, [r7, #7]
 8008c18:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8008c1a:	e005      	b.n	8008c28 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	3301      	adds	r3, #1
 8008c20:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8008c22:	7afb      	ldrb	r3, [r7, #11]
 8008c24:	3b0a      	subs	r3, #10
 8008c26:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8008c28:	7afb      	ldrb	r3, [r7, #11]
 8008c2a:	2b09      	cmp	r3, #9
 8008c2c:	d8f6      	bhi.n	8008c1c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	011b      	lsls	r3, r3, #4
 8008c34:	b2da      	uxtb	r2, r3
 8008c36:	7afb      	ldrb	r3, [r7, #11]
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	b2db      	uxtb	r3, r3
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3714      	adds	r7, #20
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr

08008c48 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	4603      	mov	r3, r0
 8008c50:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8008c52:	79fb      	ldrb	r3, [r7, #7]
 8008c54:	091b      	lsrs	r3, r3, #4
 8008c56:	b2db      	uxtb	r3, r3
 8008c58:	461a      	mov	r2, r3
 8008c5a:	0092      	lsls	r2, r2, #2
 8008c5c:	4413      	add	r3, r2
 8008c5e:	005b      	lsls	r3, r3, #1
 8008c60:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8008c62:	79fb      	ldrb	r3, [r7, #7]
 8008c64:	f003 030f 	and.w	r3, r3, #15
 8008c68:	b2da      	uxtb	r2, r3
 8008c6a:	7bfb      	ldrb	r3, [r7, #15]
 8008c6c:	4413      	add	r3, r2
 8008c6e:	b2db      	uxtb	r3, r3
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3714      	adds	r7, #20
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8008c84:	bf00      	nop
 8008c86:	370c      	adds	r7, #12
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr

08008c90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b084      	sub	sp, #16
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d101      	bne.n	8008ca2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	e095      	b.n	8008dce <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d108      	bne.n	8008cbc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008cb2:	d009      	beq.n	8008cc8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	61da      	str	r2, [r3, #28]
 8008cba:	e005      	b.n	8008cc8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008cd4:	b2db      	uxtb	r3, r3
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d106      	bne.n	8008ce8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f7f9 fc04 	bl	80024f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2202      	movs	r2, #2
 8008cec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	681a      	ldr	r2, [r3, #0]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cfe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	68db      	ldr	r3, [r3, #12]
 8008d04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008d08:	d902      	bls.n	8008d10 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	60fb      	str	r3, [r7, #12]
 8008d0e:	e002      	b.n	8008d16 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008d10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008d14:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	68db      	ldr	r3, [r3, #12]
 8008d1a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008d1e:	d007      	beq.n	8008d30 <HAL_SPI_Init+0xa0>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	68db      	ldr	r3, [r3, #12]
 8008d24:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008d28:	d002      	beq.n	8008d30 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008d40:	431a      	orrs	r2, r3
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	691b      	ldr	r3, [r3, #16]
 8008d46:	f003 0302 	and.w	r3, r3, #2
 8008d4a:	431a      	orrs	r2, r3
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	695b      	ldr	r3, [r3, #20]
 8008d50:	f003 0301 	and.w	r3, r3, #1
 8008d54:	431a      	orrs	r2, r3
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	699b      	ldr	r3, [r3, #24]
 8008d5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d5e:	431a      	orrs	r2, r3
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	69db      	ldr	r3, [r3, #28]
 8008d64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008d68:	431a      	orrs	r2, r3
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6a1b      	ldr	r3, [r3, #32]
 8008d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d72:	ea42 0103 	orr.w	r1, r2, r3
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d7a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	430a      	orrs	r2, r1
 8008d84:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	699b      	ldr	r3, [r3, #24]
 8008d8a:	0c1b      	lsrs	r3, r3, #16
 8008d8c:	f003 0204 	and.w	r2, r3, #4
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d94:	f003 0310 	and.w	r3, r3, #16
 8008d98:	431a      	orrs	r2, r3
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d9e:	f003 0308 	and.w	r3, r3, #8
 8008da2:	431a      	orrs	r2, r3
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	68db      	ldr	r3, [r3, #12]
 8008da8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008dac:	ea42 0103 	orr.w	r1, r2, r3
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	430a      	orrs	r2, r1
 8008dbc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008dcc:	2300      	movs	r3, #0
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3710      	adds	r7, #16
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b082      	sub	sp, #8
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d101      	bne.n	8008de8 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8008de4:	2301      	movs	r3, #1
 8008de6:	e01a      	b.n	8008e1e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2202      	movs	r2, #2
 8008dec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008dfe:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f7f9 fbc1 	bl	8002588 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2200      	movs	r2, #0
 8008e18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8008e1c:	2300      	movs	r3, #0
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3708      	adds	r7, #8
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}

08008e26 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e26:	b580      	push	{r7, lr}
 8008e28:	b088      	sub	sp, #32
 8008e2a:	af02      	add	r7, sp, #8
 8008e2c:	60f8      	str	r0, [r7, #12]
 8008e2e:	60b9      	str	r1, [r7, #8]
 8008e30:	603b      	str	r3, [r7, #0]
 8008e32:	4613      	mov	r3, r2
 8008e34:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008e3c:	b2db      	uxtb	r3, r3
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	d001      	beq.n	8008e46 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8008e42:	2302      	movs	r3, #2
 8008e44:	e123      	b.n	800908e <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d002      	beq.n	8008e52 <HAL_SPI_Receive+0x2c>
 8008e4c:	88fb      	ldrh	r3, [r7, #6]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d101      	bne.n	8008e56 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	e11b      	b.n	800908e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008e5e:	d112      	bne.n	8008e86 <HAL_SPI_Receive+0x60>
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d10e      	bne.n	8008e86 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	2204      	movs	r2, #4
 8008e6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008e70:	88fa      	ldrh	r2, [r7, #6]
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	9300      	str	r3, [sp, #0]
 8008e76:	4613      	mov	r3, r2
 8008e78:	68ba      	ldr	r2, [r7, #8]
 8008e7a:	68b9      	ldr	r1, [r7, #8]
 8008e7c:	68f8      	ldr	r0, [r7, #12]
 8008e7e:	f000 f90a 	bl	8009096 <HAL_SPI_TransmitReceive>
 8008e82:	4603      	mov	r3, r0
 8008e84:	e103      	b.n	800908e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e86:	f7fc f843 	bl	8004f10 <HAL_GetTick>
 8008e8a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008e92:	2b01      	cmp	r3, #1
 8008e94:	d101      	bne.n	8008e9a <HAL_SPI_Receive+0x74>
 8008e96:	2302      	movs	r3, #2
 8008e98:	e0f9      	b.n	800908e <HAL_SPI_Receive+0x268>
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2204      	movs	r2, #4
 8008ea6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2200      	movs	r2, #0
 8008eae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	68ba      	ldr	r2, [r7, #8]
 8008eb4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	88fa      	ldrh	r2, [r7, #6]
 8008eba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	88fa      	ldrh	r2, [r7, #6]
 8008ec2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2200      	movs	r2, #0
 8008edc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	68db      	ldr	r3, [r3, #12]
 8008ee8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008eec:	d908      	bls.n	8008f00 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	685a      	ldr	r2, [r3, #4]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008efc:	605a      	str	r2, [r3, #4]
 8008efe:	e007      	b.n	8008f10 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	685a      	ldr	r2, [r3, #4]
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008f0e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f18:	d10f      	bne.n	8008f3a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	681a      	ldr	r2, [r3, #0]
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f28:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	681a      	ldr	r2, [r3, #0]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008f38:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f44:	2b40      	cmp	r3, #64	@ 0x40
 8008f46:	d007      	beq.n	8008f58 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	681a      	ldr	r2, [r3, #0]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008f56:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	68db      	ldr	r3, [r3, #12]
 8008f5c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008f60:	d875      	bhi.n	800904e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008f62:	e037      	b.n	8008fd4 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	689b      	ldr	r3, [r3, #8]
 8008f6a:	f003 0301 	and.w	r3, r3, #1
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	d117      	bne.n	8008fa2 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f103 020c 	add.w	r2, r3, #12
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f7e:	7812      	ldrb	r2, [r2, #0]
 8008f80:	b2d2      	uxtb	r2, r2
 8008f82:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f88:	1c5a      	adds	r2, r3, #1
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	3b01      	subs	r3, #1
 8008f98:	b29a      	uxth	r2, r3
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008fa0:	e018      	b.n	8008fd4 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008fa2:	f7fb ffb5 	bl	8004f10 <HAL_GetTick>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	1ad3      	subs	r3, r2, r3
 8008fac:	683a      	ldr	r2, [r7, #0]
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d803      	bhi.n	8008fba <HAL_SPI_Receive+0x194>
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fb8:	d102      	bne.n	8008fc0 <HAL_SPI_Receive+0x19a>
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d109      	bne.n	8008fd4 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008fd0:	2303      	movs	r3, #3
 8008fd2:	e05c      	b.n	800908e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d1c1      	bne.n	8008f64 <HAL_SPI_Receive+0x13e>
 8008fe0:	e03b      	b.n	800905a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	f003 0301 	and.w	r3, r3, #1
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	d115      	bne.n	800901c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	68da      	ldr	r2, [r3, #12]
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ffa:	b292      	uxth	r2, r2
 8008ffc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009002:	1c9a      	adds	r2, r3, #2
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800900e:	b29b      	uxth	r3, r3
 8009010:	3b01      	subs	r3, #1
 8009012:	b29a      	uxth	r2, r3
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800901a:	e018      	b.n	800904e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800901c:	f7fb ff78 	bl	8004f10 <HAL_GetTick>
 8009020:	4602      	mov	r2, r0
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	1ad3      	subs	r3, r2, r3
 8009026:	683a      	ldr	r2, [r7, #0]
 8009028:	429a      	cmp	r2, r3
 800902a:	d803      	bhi.n	8009034 <HAL_SPI_Receive+0x20e>
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009032:	d102      	bne.n	800903a <HAL_SPI_Receive+0x214>
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d109      	bne.n	800904e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2201      	movs	r2, #1
 800903e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2200      	movs	r2, #0
 8009046:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800904a:	2303      	movs	r3, #3
 800904c:	e01f      	b.n	800908e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009054:	b29b      	uxth	r3, r3
 8009056:	2b00      	cmp	r3, #0
 8009058:	d1c3      	bne.n	8008fe2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	6839      	ldr	r1, [r7, #0]
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f000 fffa 	bl	800a058 <SPI_EndRxTransaction>
 8009064:	4603      	mov	r3, r0
 8009066:	2b00      	cmp	r3, #0
 8009068:	d002      	beq.n	8009070 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2220      	movs	r2, #32
 800906e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2201      	movs	r2, #1
 8009074:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2200      	movs	r2, #0
 800907c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009084:	2b00      	cmp	r3, #0
 8009086:	d001      	beq.n	800908c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8009088:	2301      	movs	r3, #1
 800908a:	e000      	b.n	800908e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800908c:	2300      	movs	r3, #0
  }
}
 800908e:	4618      	mov	r0, r3
 8009090:	3718      	adds	r7, #24
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}

08009096 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009096:	b580      	push	{r7, lr}
 8009098:	b08a      	sub	sp, #40	@ 0x28
 800909a:	af00      	add	r7, sp, #0
 800909c:	60f8      	str	r0, [r7, #12]
 800909e:	60b9      	str	r1, [r7, #8]
 80090a0:	607a      	str	r2, [r7, #4]
 80090a2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80090a4:	2301      	movs	r3, #1
 80090a6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80090a8:	f7fb ff32 	bl	8004f10 <HAL_GetTick>
 80090ac:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80090b4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80090bc:	887b      	ldrh	r3, [r7, #2]
 80090be:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80090c0:	887b      	ldrh	r3, [r7, #2]
 80090c2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80090c4:	7ffb      	ldrb	r3, [r7, #31]
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	d00c      	beq.n	80090e4 <HAL_SPI_TransmitReceive+0x4e>
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80090d0:	d106      	bne.n	80090e0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	689b      	ldr	r3, [r3, #8]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d102      	bne.n	80090e0 <HAL_SPI_TransmitReceive+0x4a>
 80090da:	7ffb      	ldrb	r3, [r7, #31]
 80090dc:	2b04      	cmp	r3, #4
 80090de:	d001      	beq.n	80090e4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80090e0:	2302      	movs	r3, #2
 80090e2:	e1f3      	b.n	80094cc <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d005      	beq.n	80090f6 <HAL_SPI_TransmitReceive+0x60>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d002      	beq.n	80090f6 <HAL_SPI_TransmitReceive+0x60>
 80090f0:	887b      	ldrh	r3, [r7, #2]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d101      	bne.n	80090fa <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80090f6:	2301      	movs	r3, #1
 80090f8:	e1e8      	b.n	80094cc <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009100:	2b01      	cmp	r3, #1
 8009102:	d101      	bne.n	8009108 <HAL_SPI_TransmitReceive+0x72>
 8009104:	2302      	movs	r3, #2
 8009106:	e1e1      	b.n	80094cc <HAL_SPI_TransmitReceive+0x436>
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2201      	movs	r2, #1
 800910c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009116:	b2db      	uxtb	r3, r3
 8009118:	2b04      	cmp	r3, #4
 800911a:	d003      	beq.n	8009124 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2205      	movs	r2, #5
 8009120:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	2200      	movs	r2, #0
 8009128:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	687a      	ldr	r2, [r7, #4]
 800912e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	887a      	ldrh	r2, [r7, #2]
 8009134:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	887a      	ldrh	r2, [r7, #2]
 800913c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	68ba      	ldr	r2, [r7, #8]
 8009144:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	887a      	ldrh	r2, [r7, #2]
 800914a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	887a      	ldrh	r2, [r7, #2]
 8009150:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2200      	movs	r2, #0
 8009156:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2200      	movs	r2, #0
 800915c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	68db      	ldr	r3, [r3, #12]
 8009162:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009166:	d802      	bhi.n	800916e <HAL_SPI_TransmitReceive+0xd8>
 8009168:	8abb      	ldrh	r3, [r7, #20]
 800916a:	2b01      	cmp	r3, #1
 800916c:	d908      	bls.n	8009180 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	685a      	ldr	r2, [r3, #4]
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800917c:	605a      	str	r2, [r3, #4]
 800917e:	e007      	b.n	8009190 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	685a      	ldr	r2, [r3, #4]
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800918e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800919a:	2b40      	cmp	r3, #64	@ 0x40
 800919c:	d007      	beq.n	80091ae <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	681a      	ldr	r2, [r3, #0]
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80091ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80091b6:	f240 8083 	bls.w	80092c0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d002      	beq.n	80091c8 <HAL_SPI_TransmitReceive+0x132>
 80091c2:	8afb      	ldrh	r3, [r7, #22]
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d16f      	bne.n	80092a8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091cc:	881a      	ldrh	r2, [r3, #0]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091d8:	1c9a      	adds	r2, r3, #2
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	3b01      	subs	r3, #1
 80091e6:	b29a      	uxth	r2, r3
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80091ec:	e05c      	b.n	80092a8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	689b      	ldr	r3, [r3, #8]
 80091f4:	f003 0302 	and.w	r3, r3, #2
 80091f8:	2b02      	cmp	r3, #2
 80091fa:	d11b      	bne.n	8009234 <HAL_SPI_TransmitReceive+0x19e>
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009200:	b29b      	uxth	r3, r3
 8009202:	2b00      	cmp	r3, #0
 8009204:	d016      	beq.n	8009234 <HAL_SPI_TransmitReceive+0x19e>
 8009206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009208:	2b01      	cmp	r3, #1
 800920a:	d113      	bne.n	8009234 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009210:	881a      	ldrh	r2, [r3, #0]
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800921c:	1c9a      	adds	r2, r3, #2
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009226:	b29b      	uxth	r3, r3
 8009228:	3b01      	subs	r3, #1
 800922a:	b29a      	uxth	r2, r3
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009230:	2300      	movs	r3, #0
 8009232:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	689b      	ldr	r3, [r3, #8]
 800923a:	f003 0301 	and.w	r3, r3, #1
 800923e:	2b01      	cmp	r3, #1
 8009240:	d11c      	bne.n	800927c <HAL_SPI_TransmitReceive+0x1e6>
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009248:	b29b      	uxth	r3, r3
 800924a:	2b00      	cmp	r3, #0
 800924c:	d016      	beq.n	800927c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	68da      	ldr	r2, [r3, #12]
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009258:	b292      	uxth	r2, r2
 800925a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009260:	1c9a      	adds	r2, r3, #2
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800926c:	b29b      	uxth	r3, r3
 800926e:	3b01      	subs	r3, #1
 8009270:	b29a      	uxth	r2, r3
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009278:	2301      	movs	r3, #1
 800927a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800927c:	f7fb fe48 	bl	8004f10 <HAL_GetTick>
 8009280:	4602      	mov	r2, r0
 8009282:	6a3b      	ldr	r3, [r7, #32]
 8009284:	1ad3      	subs	r3, r2, r3
 8009286:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009288:	429a      	cmp	r2, r3
 800928a:	d80d      	bhi.n	80092a8 <HAL_SPI_TransmitReceive+0x212>
 800928c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800928e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009292:	d009      	beq.n	80092a8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2201      	movs	r2, #1
 8009298:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2200      	movs	r2, #0
 80092a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80092a4:	2303      	movs	r3, #3
 80092a6:	e111      	b.n	80094cc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d19d      	bne.n	80091ee <HAL_SPI_TransmitReceive+0x158>
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80092b8:	b29b      	uxth	r3, r3
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d197      	bne.n	80091ee <HAL_SPI_TransmitReceive+0x158>
 80092be:	e0e5      	b.n	800948c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d003      	beq.n	80092d0 <HAL_SPI_TransmitReceive+0x23a>
 80092c8:	8afb      	ldrh	r3, [r7, #22]
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	f040 80d1 	bne.w	8009472 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d912      	bls.n	8009300 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092de:	881a      	ldrh	r2, [r3, #0]
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ea:	1c9a      	adds	r2, r3, #2
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092f4:	b29b      	uxth	r3, r3
 80092f6:	3b02      	subs	r3, #2
 80092f8:	b29a      	uxth	r2, r3
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80092fe:	e0b8      	b.n	8009472 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	330c      	adds	r3, #12
 800930a:	7812      	ldrb	r2, [r2, #0]
 800930c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009312:	1c5a      	adds	r2, r3, #1
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800931c:	b29b      	uxth	r3, r3
 800931e:	3b01      	subs	r3, #1
 8009320:	b29a      	uxth	r2, r3
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009326:	e0a4      	b.n	8009472 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	689b      	ldr	r3, [r3, #8]
 800932e:	f003 0302 	and.w	r3, r3, #2
 8009332:	2b02      	cmp	r3, #2
 8009334:	d134      	bne.n	80093a0 <HAL_SPI_TransmitReceive+0x30a>
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800933a:	b29b      	uxth	r3, r3
 800933c:	2b00      	cmp	r3, #0
 800933e:	d02f      	beq.n	80093a0 <HAL_SPI_TransmitReceive+0x30a>
 8009340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009342:	2b01      	cmp	r3, #1
 8009344:	d12c      	bne.n	80093a0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800934a:	b29b      	uxth	r3, r3
 800934c:	2b01      	cmp	r3, #1
 800934e:	d912      	bls.n	8009376 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009354:	881a      	ldrh	r2, [r3, #0]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009360:	1c9a      	adds	r2, r3, #2
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800936a:	b29b      	uxth	r3, r3
 800936c:	3b02      	subs	r3, #2
 800936e:	b29a      	uxth	r2, r3
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009374:	e012      	b.n	800939c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	330c      	adds	r3, #12
 8009380:	7812      	ldrb	r2, [r2, #0]
 8009382:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009388:	1c5a      	adds	r2, r3, #1
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009392:	b29b      	uxth	r3, r3
 8009394:	3b01      	subs	r3, #1
 8009396:	b29a      	uxth	r2, r3
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800939c:	2300      	movs	r3, #0
 800939e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	f003 0301 	and.w	r3, r3, #1
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d148      	bne.n	8009440 <HAL_SPI_TransmitReceive+0x3aa>
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d042      	beq.n	8009440 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093c0:	b29b      	uxth	r3, r3
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	d923      	bls.n	800940e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	68da      	ldr	r2, [r3, #12]
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093d0:	b292      	uxth	r2, r2
 80093d2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093d8:	1c9a      	adds	r2, r3, #2
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093e4:	b29b      	uxth	r3, r3
 80093e6:	3b02      	subs	r3, #2
 80093e8:	b29a      	uxth	r2, r3
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	d81f      	bhi.n	800943c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	685a      	ldr	r2, [r3, #4]
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800940a:	605a      	str	r2, [r3, #4]
 800940c:	e016      	b.n	800943c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f103 020c 	add.w	r2, r3, #12
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800941a:	7812      	ldrb	r2, [r2, #0]
 800941c:	b2d2      	uxtb	r2, r2
 800941e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009424:	1c5a      	adds	r2, r3, #1
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009430:	b29b      	uxth	r3, r3
 8009432:	3b01      	subs	r3, #1
 8009434:	b29a      	uxth	r2, r3
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800943c:	2301      	movs	r3, #1
 800943e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009440:	f7fb fd66 	bl	8004f10 <HAL_GetTick>
 8009444:	4602      	mov	r2, r0
 8009446:	6a3b      	ldr	r3, [r7, #32]
 8009448:	1ad3      	subs	r3, r2, r3
 800944a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800944c:	429a      	cmp	r2, r3
 800944e:	d803      	bhi.n	8009458 <HAL_SPI_TransmitReceive+0x3c2>
 8009450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009456:	d102      	bne.n	800945e <HAL_SPI_TransmitReceive+0x3c8>
 8009458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800945a:	2b00      	cmp	r3, #0
 800945c:	d109      	bne.n	8009472 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2201      	movs	r2, #1
 8009462:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800946e:	2303      	movs	r3, #3
 8009470:	e02c      	b.n	80094cc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009476:	b29b      	uxth	r3, r3
 8009478:	2b00      	cmp	r3, #0
 800947a:	f47f af55 	bne.w	8009328 <HAL_SPI_TransmitReceive+0x292>
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009484:	b29b      	uxth	r3, r3
 8009486:	2b00      	cmp	r3, #0
 8009488:	f47f af4e 	bne.w	8009328 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800948c:	6a3a      	ldr	r2, [r7, #32]
 800948e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009490:	68f8      	ldr	r0, [r7, #12]
 8009492:	f000 fe39 	bl	800a108 <SPI_EndRxTxTransaction>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d008      	beq.n	80094ae <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2220      	movs	r2, #32
 80094a0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2200      	movs	r2, #0
 80094a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80094aa:	2301      	movs	r3, #1
 80094ac:	e00e      	b.n	80094cc <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2201      	movs	r2, #1
 80094b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2200      	movs	r2, #0
 80094ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d001      	beq.n	80094ca <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80094c6:	2301      	movs	r3, #1
 80094c8:	e000      	b.n	80094cc <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80094ca:	2300      	movs	r3, #0
  }
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3728      	adds	r7, #40	@ 0x28
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b085      	sub	sp, #20
 80094d8:	af00      	add	r7, sp, #0
 80094da:	60f8      	str	r0, [r7, #12]
 80094dc:	60b9      	str	r1, [r7, #8]
 80094de:	4613      	mov	r3, r2
 80094e0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d002      	beq.n	80094ee <HAL_SPI_Transmit_IT+0x1a>
 80094e8:	88fb      	ldrh	r3, [r7, #6]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d101      	bne.n	80094f2 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 80094ee:	2301      	movs	r3, #1
 80094f0:	e06d      	b.n	80095ce <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80094f8:	b2db      	uxtb	r3, r3
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d001      	beq.n	8009502 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 80094fe:	2302      	movs	r3, #2
 8009500:	e065      	b.n	80095ce <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009508:	2b01      	cmp	r3, #1
 800950a:	d101      	bne.n	8009510 <HAL_SPI_Transmit_IT+0x3c>
 800950c:	2302      	movs	r3, #2
 800950e:	e05e      	b.n	80095ce <HAL_SPI_Transmit_IT+0xfa>
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	2201      	movs	r2, #1
 8009514:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	2203      	movs	r2, #3
 800951c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	2200      	movs	r2, #0
 8009524:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	68ba      	ldr	r2, [r7, #8]
 800952a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	88fa      	ldrh	r2, [r7, #6]
 8009530:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	88fa      	ldrh	r2, [r7, #6]
 8009536:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	2200      	movs	r2, #0
 800953c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2200      	movs	r2, #0
 8009542:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2200      	movs	r2, #0
 800954a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2200      	movs	r2, #0
 8009552:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800955c:	d903      	bls.n	8009566 <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	4a1e      	ldr	r2, [pc, #120]	@ (80095dc <HAL_SPI_Transmit_IT+0x108>)
 8009562:	651a      	str	r2, [r3, #80]	@ 0x50
 8009564:	e002      	b.n	800956c <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	4a1d      	ldr	r2, [pc, #116]	@ (80095e0 <HAL_SPI_Transmit_IT+0x10c>)
 800956a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	689b      	ldr	r3, [r3, #8]
 8009570:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009574:	d10f      	bne.n	8009596 <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009584:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	681a      	ldr	r2, [r3, #0]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009594:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095a0:	2b40      	cmp	r3, #64	@ 0x40
 80095a2:	d007      	beq.n	80095b4 <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	681a      	ldr	r2, [r3, #0]
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80095b2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	2200      	movs	r2, #0
 80095b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	685a      	ldr	r2, [r3, #4]
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80095ca:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80095cc:	2300      	movs	r3, #0
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3714      	adds	r7, #20
 80095d2:	46bd      	mov	sp, r7
 80095d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d8:	4770      	bx	lr
 80095da:	bf00      	nop
 80095dc:	08009dd7 	.word	0x08009dd7
 80095e0:	08009d91 	.word	0x08009d91

080095e4 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b084      	sub	sp, #16
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	60f8      	str	r0, [r7, #12]
 80095ec:	60b9      	str	r1, [r7, #8]
 80095ee:	4613      	mov	r3, r2
 80095f0:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d001      	beq.n	8009602 <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 80095fe:	2302      	movs	r3, #2
 8009600:	e092      	b.n	8009728 <HAL_SPI_Receive_IT+0x144>
  }

  if ((pData == NULL) || (Size == 0U))
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d002      	beq.n	800960e <HAL_SPI_Receive_IT+0x2a>
 8009608:	88fb      	ldrh	r3, [r7, #6]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d101      	bne.n	8009612 <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 800960e:	2301      	movs	r3, #1
 8009610:	e08a      	b.n	8009728 <HAL_SPI_Receive_IT+0x144>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	689b      	ldr	r3, [r3, #8]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d110      	bne.n	800963c <HAL_SPI_Receive_IT+0x58>
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009622:	d10b      	bne.n	800963c <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2204      	movs	r2, #4
 8009628:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800962c:	88fb      	ldrh	r3, [r7, #6]
 800962e:	68ba      	ldr	r2, [r7, #8]
 8009630:	68b9      	ldr	r1, [r7, #8]
 8009632:	68f8      	ldr	r0, [r7, #12]
 8009634:	f000 f880 	bl	8009738 <HAL_SPI_TransmitReceive_IT>
 8009638:	4603      	mov	r3, r0
 800963a:	e075      	b.n	8009728 <HAL_SPI_Receive_IT+0x144>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009642:	2b01      	cmp	r3, #1
 8009644:	d101      	bne.n	800964a <HAL_SPI_Receive_IT+0x66>
 8009646:	2302      	movs	r3, #2
 8009648:	e06e      	b.n	8009728 <HAL_SPI_Receive_IT+0x144>
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2201      	movs	r2, #1
 800964e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2204      	movs	r2, #4
 8009656:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2200      	movs	r2, #0
 800965e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	68ba      	ldr	r2, [r7, #8]
 8009664:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	88fa      	ldrh	r2, [r7, #6]
 800966a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	88fa      	ldrh	r2, [r7, #6]
 8009672:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2200      	movs	r2, #0
 800967a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2200      	movs	r2, #0
 8009680:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2200      	movs	r2, #0
 8009686:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	2200      	movs	r2, #0
 800968c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	68db      	ldr	r3, [r3, #12]
 8009692:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009696:	d90b      	bls.n	80096b0 <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	685a      	ldr	r2, [r3, #4]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80096a6:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	4a21      	ldr	r2, [pc, #132]	@ (8009730 <HAL_SPI_Receive_IT+0x14c>)
 80096ac:	64da      	str	r2, [r3, #76]	@ 0x4c
 80096ae:	e00a      	b.n	80096c6 <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	685a      	ldr	r2, [r3, #4]
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80096be:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	4a1c      	ldr	r2, [pc, #112]	@ (8009734 <HAL_SPI_Receive_IT+0x150>)
 80096c4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	689b      	ldr	r3, [r3, #8]
 80096ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096ce:	d10f      	bne.n	80096f0 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	681a      	ldr	r2, [r3, #0]
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80096de:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	681a      	ldr	r2, [r3, #0]
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80096ee:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096fa:	2b40      	cmp	r3, #64	@ 0x40
 80096fc:	d007      	beq.n	800970e <HAL_SPI_Receive_IT+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	681a      	ldr	r2, [r3, #0]
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800970c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	2200      	movs	r2, #0
 8009712:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	685a      	ldr	r2, [r3, #4]
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8009724:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009726:	2300      	movs	r3, #0
}
 8009728:	4618      	mov	r0, r3
 800972a:	3710      	adds	r7, #16
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}
 8009730:	08009d45 	.word	0x08009d45
 8009734:	08009cf5 	.word	0x08009cf5

08009738 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8009738:	b480      	push	{r7}
 800973a:	b087      	sub	sp, #28
 800973c:	af00      	add	r7, sp, #0
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	607a      	str	r2, [r7, #4]
 8009744:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800974c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	685b      	ldr	r3, [r3, #4]
 8009752:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009754:	7dfb      	ldrb	r3, [r7, #23]
 8009756:	2b01      	cmp	r3, #1
 8009758:	d00c      	beq.n	8009774 <HAL_SPI_TransmitReceive_IT+0x3c>
 800975a:	693b      	ldr	r3, [r7, #16]
 800975c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009760:	d106      	bne.n	8009770 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	689b      	ldr	r3, [r3, #8]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d102      	bne.n	8009770 <HAL_SPI_TransmitReceive_IT+0x38>
 800976a:	7dfb      	ldrb	r3, [r7, #23]
 800976c:	2b04      	cmp	r3, #4
 800976e:	d001      	beq.n	8009774 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009770:	2302      	movs	r3, #2
 8009772:	e07d      	b.n	8009870 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d005      	beq.n	8009786 <HAL_SPI_TransmitReceive_IT+0x4e>
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d002      	beq.n	8009786 <HAL_SPI_TransmitReceive_IT+0x4e>
 8009780:	887b      	ldrh	r3, [r7, #2]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d101      	bne.n	800978a <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	e072      	b.n	8009870 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009790:	2b01      	cmp	r3, #1
 8009792:	d101      	bne.n	8009798 <HAL_SPI_TransmitReceive_IT+0x60>
 8009794:	2302      	movs	r3, #2
 8009796:	e06b      	b.n	8009870 <HAL_SPI_TransmitReceive_IT+0x138>
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	2201      	movs	r2, #1
 800979c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	2b04      	cmp	r3, #4
 80097aa:	d003      	beq.n	80097b4 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2205      	movs	r2, #5
 80097b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2200      	movs	r2, #0
 80097b8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	68ba      	ldr	r2, [r7, #8]
 80097be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	887a      	ldrh	r2, [r7, #2]
 80097c4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	887a      	ldrh	r2, [r7, #2]
 80097ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	887a      	ldrh	r2, [r7, #2]
 80097d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	887a      	ldrh	r2, [r7, #2]
 80097de:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	68db      	ldr	r3, [r3, #12]
 80097e6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80097ea:	d906      	bls.n	80097fa <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	4a23      	ldr	r2, [pc, #140]	@ (800987c <HAL_SPI_TransmitReceive_IT+0x144>)
 80097f0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	4a22      	ldr	r2, [pc, #136]	@ (8009880 <HAL_SPI_TransmitReceive_IT+0x148>)
 80097f6:	651a      	str	r2, [r3, #80]	@ 0x50
 80097f8:	e005      	b.n	8009806 <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	4a21      	ldr	r2, [pc, #132]	@ (8009884 <HAL_SPI_TransmitReceive_IT+0x14c>)
 80097fe:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	4a21      	ldr	r2, [pc, #132]	@ (8009888 <HAL_SPI_TransmitReceive_IT+0x150>)
 8009804:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800980e:	d802      	bhi.n	8009816 <HAL_SPI_TransmitReceive_IT+0xde>
 8009810:	887b      	ldrh	r3, [r7, #2]
 8009812:	2b01      	cmp	r3, #1
 8009814:	d908      	bls.n	8009828 <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	685a      	ldr	r2, [r3, #4]
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009824:	605a      	str	r2, [r3, #4]
 8009826:	e007      	b.n	8009838 <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	685a      	ldr	r2, [r3, #4]
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009836:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009842:	2b40      	cmp	r3, #64	@ 0x40
 8009844:	d007      	beq.n	8009856 <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	681a      	ldr	r2, [r3, #0]
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009854:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2200      	movs	r2, #0
 800985a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	685a      	ldr	r2, [r3, #4]
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 800986c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	371c      	adds	r7, #28
 8009874:	46bd      	mov	sp, r7
 8009876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987a:	4770      	bx	lr
 800987c:	08009c2f 	.word	0x08009c2f
 8009880:	08009c95 	.word	0x08009c95
 8009884:	08009adf 	.word	0x08009adf
 8009888:	08009b9d 	.word	0x08009b9d

0800988c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b088      	sub	sp, #32
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	689b      	ldr	r3, [r3, #8]
 80098a2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80098a4:	69bb      	ldr	r3, [r7, #24]
 80098a6:	099b      	lsrs	r3, r3, #6
 80098a8:	f003 0301 	and.w	r3, r3, #1
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d10f      	bne.n	80098d0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80098b0:	69bb      	ldr	r3, [r7, #24]
 80098b2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d00a      	beq.n	80098d0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80098ba:	69fb      	ldr	r3, [r7, #28]
 80098bc:	099b      	lsrs	r3, r3, #6
 80098be:	f003 0301 	and.w	r3, r3, #1
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d004      	beq.n	80098d0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	4798      	blx	r3
    return;
 80098ce:	e0d7      	b.n	8009a80 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80098d0:	69bb      	ldr	r3, [r7, #24]
 80098d2:	085b      	lsrs	r3, r3, #1
 80098d4:	f003 0301 	and.w	r3, r3, #1
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d00a      	beq.n	80098f2 <HAL_SPI_IRQHandler+0x66>
 80098dc:	69fb      	ldr	r3, [r7, #28]
 80098de:	09db      	lsrs	r3, r3, #7
 80098e0:	f003 0301 	and.w	r3, r3, #1
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d004      	beq.n	80098f2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	4798      	blx	r3
    return;
 80098f0:	e0c6      	b.n	8009a80 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80098f2:	69bb      	ldr	r3, [r7, #24]
 80098f4:	095b      	lsrs	r3, r3, #5
 80098f6:	f003 0301 	and.w	r3, r3, #1
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d10c      	bne.n	8009918 <HAL_SPI_IRQHandler+0x8c>
 80098fe:	69bb      	ldr	r3, [r7, #24]
 8009900:	099b      	lsrs	r3, r3, #6
 8009902:	f003 0301 	and.w	r3, r3, #1
 8009906:	2b00      	cmp	r3, #0
 8009908:	d106      	bne.n	8009918 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800990a:	69bb      	ldr	r3, [r7, #24]
 800990c:	0a1b      	lsrs	r3, r3, #8
 800990e:	f003 0301 	and.w	r3, r3, #1
 8009912:	2b00      	cmp	r3, #0
 8009914:	f000 80b4 	beq.w	8009a80 <HAL_SPI_IRQHandler+0x1f4>
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	095b      	lsrs	r3, r3, #5
 800991c:	f003 0301 	and.w	r3, r3, #1
 8009920:	2b00      	cmp	r3, #0
 8009922:	f000 80ad 	beq.w	8009a80 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009926:	69bb      	ldr	r3, [r7, #24]
 8009928:	099b      	lsrs	r3, r3, #6
 800992a:	f003 0301 	and.w	r3, r3, #1
 800992e:	2b00      	cmp	r3, #0
 8009930:	d023      	beq.n	800997a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009938:	b2db      	uxtb	r3, r3
 800993a:	2b03      	cmp	r3, #3
 800993c:	d011      	beq.n	8009962 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009942:	f043 0204 	orr.w	r2, r3, #4
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800994a:	2300      	movs	r3, #0
 800994c:	617b      	str	r3, [r7, #20]
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	68db      	ldr	r3, [r3, #12]
 8009954:	617b      	str	r3, [r7, #20]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	617b      	str	r3, [r7, #20]
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	e00b      	b.n	800997a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009962:	2300      	movs	r3, #0
 8009964:	613b      	str	r3, [r7, #16]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	68db      	ldr	r3, [r3, #12]
 800996c:	613b      	str	r3, [r7, #16]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	613b      	str	r3, [r7, #16]
 8009976:	693b      	ldr	r3, [r7, #16]
        return;
 8009978:	e082      	b.n	8009a80 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800997a:	69bb      	ldr	r3, [r7, #24]
 800997c:	095b      	lsrs	r3, r3, #5
 800997e:	f003 0301 	and.w	r3, r3, #1
 8009982:	2b00      	cmp	r3, #0
 8009984:	d014      	beq.n	80099b0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800998a:	f043 0201 	orr.w	r2, r3, #1
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009992:	2300      	movs	r3, #0
 8009994:	60fb      	str	r3, [r7, #12]
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	689b      	ldr	r3, [r3, #8]
 800999c:	60fb      	str	r3, [r7, #12]
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80099ac:	601a      	str	r2, [r3, #0]
 80099ae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	0a1b      	lsrs	r3, r3, #8
 80099b4:	f003 0301 	and.w	r3, r3, #1
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d00c      	beq.n	80099d6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099c0:	f043 0208 	orr.w	r2, r3, #8
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80099c8:	2300      	movs	r3, #0
 80099ca:	60bb      	str	r3, [r7, #8]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	689b      	ldr	r3, [r3, #8]
 80099d2:	60bb      	str	r3, [r7, #8]
 80099d4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d04f      	beq.n	8009a7e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	685a      	ldr	r2, [r3, #4]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80099ec:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2201      	movs	r2, #1
 80099f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80099f6:	69fb      	ldr	r3, [r7, #28]
 80099f8:	f003 0302 	and.w	r3, r3, #2
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d104      	bne.n	8009a0a <HAL_SPI_IRQHandler+0x17e>
 8009a00:	69fb      	ldr	r3, [r7, #28]
 8009a02:	f003 0301 	and.w	r3, r3, #1
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d034      	beq.n	8009a74 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	685a      	ldr	r2, [r3, #4]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f022 0203 	bic.w	r2, r2, #3
 8009a18:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d011      	beq.n	8009a46 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a26:	4a18      	ldr	r2, [pc, #96]	@ (8009a88 <HAL_SPI_IRQHandler+0x1fc>)
 8009a28:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f7fb fcff 	bl	8005432 <HAL_DMA_Abort_IT>
 8009a34:	4603      	mov	r3, r0
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d005      	beq.n	8009a46 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d016      	beq.n	8009a7c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a52:	4a0d      	ldr	r2, [pc, #52]	@ (8009a88 <HAL_SPI_IRQHandler+0x1fc>)
 8009a54:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7fb fce9 	bl	8005432 <HAL_DMA_Abort_IT>
 8009a60:	4603      	mov	r3, r0
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d00a      	beq.n	8009a7c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8009a72:	e003      	b.n	8009a7c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 f813 	bl	8009aa0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009a7a:	e000      	b.n	8009a7e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009a7c:	bf00      	nop
    return;
 8009a7e:	bf00      	nop
  }
}
 8009a80:	3720      	adds	r7, #32
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop
 8009a88:	08009ab5 	.word	0x08009ab5

08009a8c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009a94:	bf00      	nop
 8009a96:	370c      	adds	r7, #12
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b083      	sub	sp, #12
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009aa8:	bf00      	nop
 8009aaa:	370c      	adds	r7, #12
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr

08009ab4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b084      	sub	sp, #16
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ac0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	2200      	movs	r2, #0
 8009ace:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009ad0:	68f8      	ldr	r0, [r7, #12]
 8009ad2:	f7ff ffe5 	bl	8009aa0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009ad6:	bf00      	nop
 8009ad8:	3710      	adds	r7, #16
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}

08009ade <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009ade:	b580      	push	{r7, lr}
 8009ae0:	b082      	sub	sp, #8
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	d923      	bls.n	8009b3a <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	68da      	ldr	r2, [r3, #12]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009afc:	b292      	uxth	r2, r2
 8009afe:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b04:	1c9a      	adds	r2, r3, #2
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009b10:	b29b      	uxth	r3, r3
 8009b12:	3b02      	subs	r3, #2
 8009b14:	b29a      	uxth	r2, r3
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009b22:	b29b      	uxth	r3, r3
 8009b24:	2b01      	cmp	r3, #1
 8009b26:	d11f      	bne.n	8009b68 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	685a      	ldr	r2, [r3, #4]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009b36:	605a      	str	r2, [r3, #4]
 8009b38:	e016      	b.n	8009b68 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f103 020c 	add.w	r2, r3, #12
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b46:	7812      	ldrb	r2, [r2, #0]
 8009b48:	b2d2      	uxtb	r2, r2
 8009b4a:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b50:	1c5a      	adds	r2, r3, #1
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009b5c:	b29b      	uxth	r3, r3
 8009b5e:	3b01      	subs	r3, #1
 8009b60:	b29a      	uxth	r2, r3
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009b6e:	b29b      	uxth	r3, r3
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d10f      	bne.n	8009b94 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	685a      	ldr	r2, [r3, #4]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8009b82:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b88:	b29b      	uxth	r3, r3
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d102      	bne.n	8009b94 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f000 fb00 	bl	800a194 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009b94:	bf00      	nop
 8009b96:	3708      	adds	r7, #8
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}

08009b9c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b082      	sub	sp, #8
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ba8:	b29b      	uxth	r3, r3
 8009baa:	2b01      	cmp	r3, #1
 8009bac:	d912      	bls.n	8009bd4 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bb2:	881a      	ldrh	r2, [r3, #0]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bbe:	1c9a      	adds	r2, r3, #2
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009bc8:	b29b      	uxth	r3, r3
 8009bca:	3b02      	subs	r3, #2
 8009bcc:	b29a      	uxth	r2, r3
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009bd2:	e012      	b.n	8009bfa <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	330c      	adds	r3, #12
 8009bde:	7812      	ldrb	r2, [r2, #0]
 8009be0:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009be6:	1c5a      	adds	r2, r3, #1
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009bf0:	b29b      	uxth	r3, r3
 8009bf2:	3b01      	subs	r3, #1
 8009bf4:	b29a      	uxth	r2, r3
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009bfe:	b29b      	uxth	r3, r3
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d110      	bne.n	8009c26 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	685a      	ldr	r2, [r3, #4]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009c12:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c1a:	b29b      	uxth	r3, r3
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d102      	bne.n	8009c26 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f000 fab7 	bl	800a194 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009c26:	bf00      	nop
 8009c28:	3708      	adds	r7, #8
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009c2e:	b580      	push	{r7, lr}
 8009c30:	b082      	sub	sp, #8
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	68da      	ldr	r2, [r3, #12]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c40:	b292      	uxth	r2, r2
 8009c42:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c48:	1c9a      	adds	r2, r3, #2
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c54:	b29b      	uxth	r3, r3
 8009c56:	3b01      	subs	r3, #1
 8009c58:	b29a      	uxth	r2, r3
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c66:	b29b      	uxth	r3, r3
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d10f      	bne.n	8009c8c <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	685a      	ldr	r2, [r3, #4]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c7a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c80:	b29b      	uxth	r3, r3
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d102      	bne.n	8009c8c <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 fa84 	bl	800a194 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009c8c:	bf00      	nop
 8009c8e:	3708      	adds	r7, #8
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}

08009c94 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b082      	sub	sp, #8
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ca0:	881a      	ldrh	r2, [r3, #0]
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cac:	1c9a      	adds	r2, r3, #2
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009cb6:	b29b      	uxth	r3, r3
 8009cb8:	3b01      	subs	r3, #1
 8009cba:	b29a      	uxth	r2, r3
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d110      	bne.n	8009cec <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	685a      	ldr	r2, [r3, #4]
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009cd8:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d102      	bne.n	8009cec <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f000 fa54 	bl	800a194 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009cec:	bf00      	nop
 8009cee:	3708      	adds	r7, #8
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}

08009cf4 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b082      	sub	sp, #8
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f103 020c 	add.w	r2, r3, #12
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d08:	7812      	ldrb	r2, [r2, #0]
 8009d0a:	b2d2      	uxtb	r2, r2
 8009d0c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d12:	1c5a      	adds	r2, r3, #1
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009d1e:	b29b      	uxth	r3, r3
 8009d20:	3b01      	subs	r3, #1
 8009d22:	b29a      	uxth	r2, r3
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009d30:	b29b      	uxth	r3, r3
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d102      	bne.n	8009d3c <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f000 fa6e 	bl	800a218 <SPI_CloseRx_ISR>
  }
}
 8009d3c:	bf00      	nop
 8009d3e:	3708      	adds	r7, #8
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b082      	sub	sp, #8
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	68da      	ldr	r2, [r3, #12]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d56:	b292      	uxth	r2, r2
 8009d58:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d5e:	1c9a      	adds	r2, r3, #2
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009d6a:	b29b      	uxth	r3, r3
 8009d6c:	3b01      	subs	r3, #1
 8009d6e:	b29a      	uxth	r2, r3
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009d7c:	b29b      	uxth	r3, r3
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d102      	bne.n	8009d88 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 fa48 	bl	800a218 <SPI_CloseRx_ISR>
  }
}
 8009d88:	bf00      	nop
 8009d8a:	3708      	adds	r7, #8
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	bd80      	pop	{r7, pc}

08009d90 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	330c      	adds	r3, #12
 8009da2:	7812      	ldrb	r2, [r2, #0]
 8009da4:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009daa:	1c5a      	adds	r2, r3, #1
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009db4:	b29b      	uxth	r3, r3
 8009db6:	3b01      	subs	r3, #1
 8009db8:	b29a      	uxth	r2, r3
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009dc2:	b29b      	uxth	r3, r3
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d102      	bne.n	8009dce <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f000 fa55 	bl	800a278 <SPI_CloseTx_ISR>
  }
}
 8009dce:	bf00      	nop
 8009dd0:	3708      	adds	r7, #8
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}

08009dd6 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009dd6:	b580      	push	{r7, lr}
 8009dd8:	b082      	sub	sp, #8
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009de2:	881a      	ldrh	r2, [r3, #0]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dee:	1c9a      	adds	r2, r3, #2
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	3b01      	subs	r3, #1
 8009dfc:	b29a      	uxth	r2, r3
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d102      	bne.n	8009e12 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 fa33 	bl	800a278 <SPI_CloseTx_ISR>
  }
}
 8009e12:	bf00      	nop
 8009e14:	3708      	adds	r7, #8
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
	...

08009e1c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b088      	sub	sp, #32
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	60f8      	str	r0, [r7, #12]
 8009e24:	60b9      	str	r1, [r7, #8]
 8009e26:	603b      	str	r3, [r7, #0]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009e2c:	f7fb f870 	bl	8004f10 <HAL_GetTick>
 8009e30:	4602      	mov	r2, r0
 8009e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e34:	1a9b      	subs	r3, r3, r2
 8009e36:	683a      	ldr	r2, [r7, #0]
 8009e38:	4413      	add	r3, r2
 8009e3a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009e3c:	f7fb f868 	bl	8004f10 <HAL_GetTick>
 8009e40:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009e42:	4b39      	ldr	r3, [pc, #228]	@ (8009f28 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	015b      	lsls	r3, r3, #5
 8009e48:	0d1b      	lsrs	r3, r3, #20
 8009e4a:	69fa      	ldr	r2, [r7, #28]
 8009e4c:	fb02 f303 	mul.w	r3, r2, r3
 8009e50:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009e52:	e055      	b.n	8009f00 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e5a:	d051      	beq.n	8009f00 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009e5c:	f7fb f858 	bl	8004f10 <HAL_GetTick>
 8009e60:	4602      	mov	r2, r0
 8009e62:	69bb      	ldr	r3, [r7, #24]
 8009e64:	1ad3      	subs	r3, r2, r3
 8009e66:	69fa      	ldr	r2, [r7, #28]
 8009e68:	429a      	cmp	r2, r3
 8009e6a:	d902      	bls.n	8009e72 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009e6c:	69fb      	ldr	r3, [r7, #28]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d13d      	bne.n	8009eee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	685a      	ldr	r2, [r3, #4]
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009e80:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009e8a:	d111      	bne.n	8009eb0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e94:	d004      	beq.n	8009ea0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	689b      	ldr	r3, [r3, #8]
 8009e9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e9e:	d107      	bne.n	8009eb0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	681a      	ldr	r2, [r3, #0]
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009eae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009eb8:	d10f      	bne.n	8009eda <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	681a      	ldr	r2, [r3, #0]
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009ec8:	601a      	str	r2, [r3, #0]
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	681a      	ldr	r2, [r3, #0]
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009ed8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	2201      	movs	r2, #1
 8009ede:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009eea:	2303      	movs	r3, #3
 8009eec:	e018      	b.n	8009f20 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d102      	bne.n	8009efa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	61fb      	str	r3, [r7, #28]
 8009ef8:	e002      	b.n	8009f00 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8009efa:	697b      	ldr	r3, [r7, #20]
 8009efc:	3b01      	subs	r3, #1
 8009efe:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	689a      	ldr	r2, [r3, #8]
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	4013      	ands	r3, r2
 8009f0a:	68ba      	ldr	r2, [r7, #8]
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	bf0c      	ite	eq
 8009f10:	2301      	moveq	r3, #1
 8009f12:	2300      	movne	r3, #0
 8009f14:	b2db      	uxtb	r3, r3
 8009f16:	461a      	mov	r2, r3
 8009f18:	79fb      	ldrb	r3, [r7, #7]
 8009f1a:	429a      	cmp	r2, r3
 8009f1c:	d19a      	bne.n	8009e54 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009f1e:	2300      	movs	r3, #0
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	3720      	adds	r7, #32
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}
 8009f28:	20000070 	.word	0x20000070

08009f2c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b08a      	sub	sp, #40	@ 0x28
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	60f8      	str	r0, [r7, #12]
 8009f34:	60b9      	str	r1, [r7, #8]
 8009f36:	607a      	str	r2, [r7, #4]
 8009f38:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009f3e:	f7fa ffe7 	bl	8004f10 <HAL_GetTick>
 8009f42:	4602      	mov	r2, r0
 8009f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f46:	1a9b      	subs	r3, r3, r2
 8009f48:	683a      	ldr	r2, [r7, #0]
 8009f4a:	4413      	add	r3, r2
 8009f4c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009f4e:	f7fa ffdf 	bl	8004f10 <HAL_GetTick>
 8009f52:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	330c      	adds	r3, #12
 8009f5a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009f5c:	4b3d      	ldr	r3, [pc, #244]	@ (800a054 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009f5e:	681a      	ldr	r2, [r3, #0]
 8009f60:	4613      	mov	r3, r2
 8009f62:	009b      	lsls	r3, r3, #2
 8009f64:	4413      	add	r3, r2
 8009f66:	00da      	lsls	r2, r3, #3
 8009f68:	1ad3      	subs	r3, r2, r3
 8009f6a:	0d1b      	lsrs	r3, r3, #20
 8009f6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f6e:	fb02 f303 	mul.w	r3, r2, r3
 8009f72:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009f74:	e061      	b.n	800a03a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009f7c:	d107      	bne.n	8009f8e <SPI_WaitFifoStateUntilTimeout+0x62>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d104      	bne.n	8009f8e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009f84:	69fb      	ldr	r3, [r7, #28]
 8009f86:	781b      	ldrb	r3, [r3, #0]
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009f8c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f94:	d051      	beq.n	800a03a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009f96:	f7fa ffbb 	bl	8004f10 <HAL_GetTick>
 8009f9a:	4602      	mov	r2, r0
 8009f9c:	6a3b      	ldr	r3, [r7, #32]
 8009f9e:	1ad3      	subs	r3, r2, r3
 8009fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	d902      	bls.n	8009fac <SPI_WaitFifoStateUntilTimeout+0x80>
 8009fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d13d      	bne.n	800a028 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	685a      	ldr	r2, [r3, #4]
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009fba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009fc4:	d111      	bne.n	8009fea <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	689b      	ldr	r3, [r3, #8]
 8009fca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009fce:	d004      	beq.n	8009fda <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	689b      	ldr	r3, [r3, #8]
 8009fd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009fd8:	d107      	bne.n	8009fea <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	681a      	ldr	r2, [r3, #0]
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009fe8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ff2:	d10f      	bne.n	800a014 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	681a      	ldr	r2, [r3, #0]
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a002:	601a      	str	r2, [r3, #0]
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a012:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	2201      	movs	r2, #1
 800a018:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	2200      	movs	r2, #0
 800a020:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a024:	2303      	movs	r3, #3
 800a026:	e011      	b.n	800a04c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a028:	69bb      	ldr	r3, [r7, #24]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d102      	bne.n	800a034 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800a02e:	2300      	movs	r3, #0
 800a030:	627b      	str	r3, [r7, #36]	@ 0x24
 800a032:	e002      	b.n	800a03a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800a034:	69bb      	ldr	r3, [r7, #24]
 800a036:	3b01      	subs	r3, #1
 800a038:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	689a      	ldr	r2, [r3, #8]
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	4013      	ands	r3, r2
 800a044:	687a      	ldr	r2, [r7, #4]
 800a046:	429a      	cmp	r2, r3
 800a048:	d195      	bne.n	8009f76 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800a04a:	2300      	movs	r3, #0
}
 800a04c:	4618      	mov	r0, r3
 800a04e:	3728      	adds	r7, #40	@ 0x28
 800a050:	46bd      	mov	sp, r7
 800a052:	bd80      	pop	{r7, pc}
 800a054:	20000070 	.word	0x20000070

0800a058 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b086      	sub	sp, #24
 800a05c:	af02      	add	r7, sp, #8
 800a05e:	60f8      	str	r0, [r7, #12]
 800a060:	60b9      	str	r1, [r7, #8]
 800a062:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a06c:	d111      	bne.n	800a092 <SPI_EndRxTransaction+0x3a>
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a076:	d004      	beq.n	800a082 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	689b      	ldr	r3, [r3, #8]
 800a07c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a080:	d107      	bne.n	800a092 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	681a      	ldr	r2, [r3, #0]
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a090:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	9300      	str	r3, [sp, #0]
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	2200      	movs	r2, #0
 800a09a:	2180      	movs	r1, #128	@ 0x80
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f7ff febd 	bl	8009e1c <SPI_WaitFlagStateUntilTimeout>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d007      	beq.n	800a0b8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0ac:	f043 0220 	orr.w	r2, r3, #32
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a0b4:	2303      	movs	r3, #3
 800a0b6:	e023      	b.n	800a100 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a0c0:	d11d      	bne.n	800a0fe <SPI_EndRxTransaction+0xa6>
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	689b      	ldr	r3, [r3, #8]
 800a0c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0ca:	d004      	beq.n	800a0d6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	689b      	ldr	r3, [r3, #8]
 800a0d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a0d4:	d113      	bne.n	800a0fe <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	9300      	str	r3, [sp, #0]
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a0e2:	68f8      	ldr	r0, [r7, #12]
 800a0e4:	f7ff ff22 	bl	8009f2c <SPI_WaitFifoStateUntilTimeout>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d007      	beq.n	800a0fe <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0f2:	f043 0220 	orr.w	r2, r3, #32
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800a0fa:	2303      	movs	r3, #3
 800a0fc:	e000      	b.n	800a100 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800a0fe:	2300      	movs	r3, #0
}
 800a100:	4618      	mov	r0, r3
 800a102:	3710      	adds	r7, #16
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}

0800a108 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b086      	sub	sp, #24
 800a10c:	af02      	add	r7, sp, #8
 800a10e:	60f8      	str	r0, [r7, #12]
 800a110:	60b9      	str	r1, [r7, #8]
 800a112:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	9300      	str	r3, [sp, #0]
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	2200      	movs	r2, #0
 800a11c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800a120:	68f8      	ldr	r0, [r7, #12]
 800a122:	f7ff ff03 	bl	8009f2c <SPI_WaitFifoStateUntilTimeout>
 800a126:	4603      	mov	r3, r0
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d007      	beq.n	800a13c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a130:	f043 0220 	orr.w	r2, r3, #32
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a138:	2303      	movs	r3, #3
 800a13a:	e027      	b.n	800a18c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	9300      	str	r3, [sp, #0]
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	2200      	movs	r2, #0
 800a144:	2180      	movs	r1, #128	@ 0x80
 800a146:	68f8      	ldr	r0, [r7, #12]
 800a148:	f7ff fe68 	bl	8009e1c <SPI_WaitFlagStateUntilTimeout>
 800a14c:	4603      	mov	r3, r0
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d007      	beq.n	800a162 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a156:	f043 0220 	orr.w	r2, r3, #32
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a15e:	2303      	movs	r3, #3
 800a160:	e014      	b.n	800a18c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	9300      	str	r3, [sp, #0]
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	2200      	movs	r2, #0
 800a16a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a16e:	68f8      	ldr	r0, [r7, #12]
 800a170:	f7ff fedc 	bl	8009f2c <SPI_WaitFifoStateUntilTimeout>
 800a174:	4603      	mov	r3, r0
 800a176:	2b00      	cmp	r3, #0
 800a178:	d007      	beq.n	800a18a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a17e:	f043 0220 	orr.w	r2, r3, #32
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a186:	2303      	movs	r3, #3
 800a188:	e000      	b.n	800a18c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a18a:	2300      	movs	r3, #0
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3710      	adds	r7, #16
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}

0800a194 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a19c:	f7fa feb8 	bl	8004f10 <HAL_GetTick>
 800a1a0:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	685a      	ldr	r2, [r3, #4]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f022 0220 	bic.w	r2, r2, #32
 800a1b0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a1b2:	68fa      	ldr	r2, [r7, #12]
 800a1b4:	2164      	movs	r1, #100	@ 0x64
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f7ff ffa6 	bl	800a108 <SPI_EndRxTxTransaction>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d005      	beq.n	800a1ce <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1c6:	f043 0220 	orr.w	r2, r3, #32
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d115      	bne.n	800a202 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a1dc:	b2db      	uxtb	r3, r3
 800a1de:	2b04      	cmp	r3, #4
 800a1e0:	d107      	bne.n	800a1f2 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2201      	movs	r2, #1
 800a1e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f7f9 ffd6 	bl	800419c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800a1f0:	e00e      	b.n	800a210 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2201      	movs	r2, #1
 800a1f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f7ff fc46 	bl	8009a8c <HAL_SPI_TxRxCpltCallback>
}
 800a200:	e006      	b.n	800a210 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2201      	movs	r2, #1
 800a206:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f7ff fc48 	bl	8009aa0 <HAL_SPI_ErrorCallback>
}
 800a210:	bf00      	nop
 800a212:	3710      	adds	r7, #16
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b082      	sub	sp, #8
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	685a      	ldr	r2, [r3, #4]
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800a22e:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800a230:	f7fa fe6e 	bl	8004f10 <HAL_GetTick>
 800a234:	4603      	mov	r3, r0
 800a236:	461a      	mov	r2, r3
 800a238:	2164      	movs	r1, #100	@ 0x64
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f7ff ff0c 	bl	800a058 <SPI_EndRxTransaction>
 800a240:	4603      	mov	r3, r0
 800a242:	2b00      	cmp	r3, #0
 800a244:	d005      	beq.n	800a252 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a24a:	f043 0220 	orr.w	r2, r3, #32
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2201      	movs	r2, #1
 800a256:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d103      	bne.n	800a26a <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f7f9 ff9a 	bl	800419c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800a268:	e002      	b.n	800a270 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f7ff fc18 	bl	8009aa0 <HAL_SPI_ErrorCallback>
}
 800a270:	bf00      	nop
 800a272:	3708      	adds	r7, #8
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b084      	sub	sp, #16
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a280:	f7fa fe46 	bl	8004f10 <HAL_GetTick>
 800a284:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	685a      	ldr	r2, [r3, #4]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800a294:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a296:	68fa      	ldr	r2, [r7, #12]
 800a298:	2164      	movs	r1, #100	@ 0x64
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f7ff ff34 	bl	800a108 <SPI_EndRxTxTransaction>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d005      	beq.n	800a2b2 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a2aa:	f043 0220 	orr.w	r2, r3, #32
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	689b      	ldr	r3, [r3, #8]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d10a      	bne.n	800a2d0 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	60bb      	str	r3, [r7, #8]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	68db      	ldr	r3, [r3, #12]
 800a2c4:	60bb      	str	r3, [r7, #8]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	689b      	ldr	r3, [r3, #8]
 800a2cc:	60bb      	str	r3, [r7, #8]
 800a2ce:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d003      	beq.n	800a2e8 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f7ff fbdd 	bl	8009aa0 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800a2e6:	e002      	b.n	800a2ee <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f7f9 ff6b 	bl	80041c4 <HAL_SPI_TxCpltCallback>
}
 800a2ee:	bf00      	nop
 800a2f0:	3710      	adds	r7, #16
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}

0800a2f6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a2f6:	b580      	push	{r7, lr}
 800a2f8:	b082      	sub	sp, #8
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d101      	bne.n	800a308 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a304:	2301      	movs	r3, #1
 800a306:	e049      	b.n	800a39c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a30e:	b2db      	uxtb	r3, r3
 800a310:	2b00      	cmp	r3, #0
 800a312:	d106      	bne.n	800a322 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2200      	movs	r2, #0
 800a318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 f841 	bl	800a3a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2202      	movs	r2, #2
 800a326:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681a      	ldr	r2, [r3, #0]
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	3304      	adds	r3, #4
 800a332:	4619      	mov	r1, r3
 800a334:	4610      	mov	r0, r2
 800a336:	f000 f9df 	bl	800a6f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2201      	movs	r2, #1
 800a33e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2201      	movs	r2, #1
 800a346:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2201      	movs	r2, #1
 800a34e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2201      	movs	r2, #1
 800a356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2201      	movs	r2, #1
 800a35e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2201      	movs	r2, #1
 800a366:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2201      	movs	r2, #1
 800a36e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2201      	movs	r2, #1
 800a376:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2201      	movs	r2, #1
 800a37e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2201      	movs	r2, #1
 800a386:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2201      	movs	r2, #1
 800a38e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2201      	movs	r2, #1
 800a396:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a39a:	2300      	movs	r3, #0
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	3708      	adds	r7, #8
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}

0800a3a4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b083      	sub	sp, #12
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a3ac:	bf00      	nop
 800a3ae:	370c      	adds	r7, #12
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr

0800a3b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b085      	sub	sp, #20
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a3c6:	b2db      	uxtb	r3, r3
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	d001      	beq.n	800a3d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	e04f      	b.n	800a470 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2202      	movs	r2, #2
 800a3d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	68da      	ldr	r2, [r3, #12]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f042 0201 	orr.w	r2, r2, #1
 800a3e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	4a23      	ldr	r2, [pc, #140]	@ (800a47c <HAL_TIM_Base_Start_IT+0xc4>)
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d01d      	beq.n	800a42e <HAL_TIM_Base_Start_IT+0x76>
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3fa:	d018      	beq.n	800a42e <HAL_TIM_Base_Start_IT+0x76>
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a1f      	ldr	r2, [pc, #124]	@ (800a480 <HAL_TIM_Base_Start_IT+0xc8>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d013      	beq.n	800a42e <HAL_TIM_Base_Start_IT+0x76>
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a1e      	ldr	r2, [pc, #120]	@ (800a484 <HAL_TIM_Base_Start_IT+0xcc>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d00e      	beq.n	800a42e <HAL_TIM_Base_Start_IT+0x76>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4a1c      	ldr	r2, [pc, #112]	@ (800a488 <HAL_TIM_Base_Start_IT+0xd0>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d009      	beq.n	800a42e <HAL_TIM_Base_Start_IT+0x76>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4a1b      	ldr	r2, [pc, #108]	@ (800a48c <HAL_TIM_Base_Start_IT+0xd4>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d004      	beq.n	800a42e <HAL_TIM_Base_Start_IT+0x76>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4a19      	ldr	r2, [pc, #100]	@ (800a490 <HAL_TIM_Base_Start_IT+0xd8>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d115      	bne.n	800a45a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	689a      	ldr	r2, [r3, #8]
 800a434:	4b17      	ldr	r3, [pc, #92]	@ (800a494 <HAL_TIM_Base_Start_IT+0xdc>)
 800a436:	4013      	ands	r3, r2
 800a438:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	2b06      	cmp	r3, #6
 800a43e:	d015      	beq.n	800a46c <HAL_TIM_Base_Start_IT+0xb4>
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a446:	d011      	beq.n	800a46c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	681a      	ldr	r2, [r3, #0]
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	f042 0201 	orr.w	r2, r2, #1
 800a456:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a458:	e008      	b.n	800a46c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	681a      	ldr	r2, [r3, #0]
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f042 0201 	orr.w	r2, r2, #1
 800a468:	601a      	str	r2, [r3, #0]
 800a46a:	e000      	b.n	800a46e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a46c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a46e:	2300      	movs	r3, #0
}
 800a470:	4618      	mov	r0, r3
 800a472:	3714      	adds	r7, #20
 800a474:	46bd      	mov	sp, r7
 800a476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47a:	4770      	bx	lr
 800a47c:	40012c00 	.word	0x40012c00
 800a480:	40000400 	.word	0x40000400
 800a484:	40000800 	.word	0x40000800
 800a488:	40000c00 	.word	0x40000c00
 800a48c:	40013400 	.word	0x40013400
 800a490:	40014000 	.word	0x40014000
 800a494:	00010007 	.word	0x00010007

0800a498 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b084      	sub	sp, #16
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	691b      	ldr	r3, [r3, #16]
 800a4ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	f003 0302 	and.w	r3, r3, #2
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d020      	beq.n	800a4fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	f003 0302 	and.w	r3, r3, #2
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d01b      	beq.n	800a4fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f06f 0202 	mvn.w	r2, #2
 800a4cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2201      	movs	r2, #1
 800a4d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	699b      	ldr	r3, [r3, #24]
 800a4da:	f003 0303 	and.w	r3, r3, #3
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d003      	beq.n	800a4ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f000 f8e9 	bl	800a6ba <HAL_TIM_IC_CaptureCallback>
 800a4e8:	e005      	b.n	800a4f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f000 f8db 	bl	800a6a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f000 f8ec 	bl	800a6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	f003 0304 	and.w	r3, r3, #4
 800a502:	2b00      	cmp	r3, #0
 800a504:	d020      	beq.n	800a548 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	f003 0304 	and.w	r3, r3, #4
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d01b      	beq.n	800a548 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	f06f 0204 	mvn.w	r2, #4
 800a518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2202      	movs	r2, #2
 800a51e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	699b      	ldr	r3, [r3, #24]
 800a526:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d003      	beq.n	800a536 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f000 f8c3 	bl	800a6ba <HAL_TIM_IC_CaptureCallback>
 800a534:	e005      	b.n	800a542 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f000 f8b5 	bl	800a6a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f000 f8c6 	bl	800a6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2200      	movs	r2, #0
 800a546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	f003 0308 	and.w	r3, r3, #8
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d020      	beq.n	800a594 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	f003 0308 	and.w	r3, r3, #8
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d01b      	beq.n	800a594 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f06f 0208 	mvn.w	r2, #8
 800a564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2204      	movs	r2, #4
 800a56a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	69db      	ldr	r3, [r3, #28]
 800a572:	f003 0303 	and.w	r3, r3, #3
 800a576:	2b00      	cmp	r3, #0
 800a578:	d003      	beq.n	800a582 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f000 f89d 	bl	800a6ba <HAL_TIM_IC_CaptureCallback>
 800a580:	e005      	b.n	800a58e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f000 f88f 	bl	800a6a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a588:	6878      	ldr	r0, [r7, #4]
 800a58a:	f000 f8a0 	bl	800a6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2200      	movs	r2, #0
 800a592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	f003 0310 	and.w	r3, r3, #16
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d020      	beq.n	800a5e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	f003 0310 	and.w	r3, r3, #16
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d01b      	beq.n	800a5e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f06f 0210 	mvn.w	r2, #16
 800a5b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2208      	movs	r2, #8
 800a5b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	69db      	ldr	r3, [r3, #28]
 800a5be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d003      	beq.n	800a5ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 f877 	bl	800a6ba <HAL_TIM_IC_CaptureCallback>
 800a5cc:	e005      	b.n	800a5da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f000 f869 	bl	800a6a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f000 f87a 	bl	800a6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	f003 0301 	and.w	r3, r3, #1
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d00c      	beq.n	800a604 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	f003 0301 	and.w	r3, r3, #1
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d007      	beq.n	800a604 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f06f 0201 	mvn.w	r2, #1
 800a5fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f7f7 fb74 	bl	8001cec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d104      	bne.n	800a618 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a614:	2b00      	cmp	r3, #0
 800a616:	d00c      	beq.n	800a632 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d007      	beq.n	800a632 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a62a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f000 f90d 	bl	800a84c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d00c      	beq.n	800a656 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a642:	2b00      	cmp	r3, #0
 800a644:	d007      	beq.n	800a656 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a64e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f000 f905 	bl	800a860 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d00c      	beq.n	800a67a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a666:	2b00      	cmp	r3, #0
 800a668:	d007      	beq.n	800a67a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a672:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 f834 	bl	800a6e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	f003 0320 	and.w	r3, r3, #32
 800a680:	2b00      	cmp	r3, #0
 800a682:	d00c      	beq.n	800a69e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	f003 0320 	and.w	r3, r3, #32
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d007      	beq.n	800a69e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f06f 0220 	mvn.w	r2, #32
 800a696:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f000 f8cd 	bl	800a838 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a69e:	bf00      	nop
 800a6a0:	3710      	adds	r7, #16
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}

0800a6a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a6a6:	b480      	push	{r7}
 800a6a8:	b083      	sub	sp, #12
 800a6aa:	af00      	add	r7, sp, #0
 800a6ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a6ae:	bf00      	nop
 800a6b0:	370c      	adds	r7, #12
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b8:	4770      	bx	lr

0800a6ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a6ba:	b480      	push	{r7}
 800a6bc:	b083      	sub	sp, #12
 800a6be:	af00      	add	r7, sp, #0
 800a6c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a6c2:	bf00      	nop
 800a6c4:	370c      	adds	r7, #12
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6cc:	4770      	bx	lr

0800a6ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a6ce:	b480      	push	{r7}
 800a6d0:	b083      	sub	sp, #12
 800a6d2:	af00      	add	r7, sp, #0
 800a6d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a6d6:	bf00      	nop
 800a6d8:	370c      	adds	r7, #12
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e0:	4770      	bx	lr

0800a6e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a6e2:	b480      	push	{r7}
 800a6e4:	b083      	sub	sp, #12
 800a6e6:	af00      	add	r7, sp, #0
 800a6e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a6ea:	bf00      	nop
 800a6ec:	370c      	adds	r7, #12
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f4:	4770      	bx	lr
	...

0800a6f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b085      	sub	sp, #20
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	4a43      	ldr	r2, [pc, #268]	@ (800a818 <TIM_Base_SetConfig+0x120>)
 800a70c:	4293      	cmp	r3, r2
 800a70e:	d013      	beq.n	800a738 <TIM_Base_SetConfig+0x40>
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a716:	d00f      	beq.n	800a738 <TIM_Base_SetConfig+0x40>
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	4a40      	ldr	r2, [pc, #256]	@ (800a81c <TIM_Base_SetConfig+0x124>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d00b      	beq.n	800a738 <TIM_Base_SetConfig+0x40>
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	4a3f      	ldr	r2, [pc, #252]	@ (800a820 <TIM_Base_SetConfig+0x128>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d007      	beq.n	800a738 <TIM_Base_SetConfig+0x40>
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	4a3e      	ldr	r2, [pc, #248]	@ (800a824 <TIM_Base_SetConfig+0x12c>)
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d003      	beq.n	800a738 <TIM_Base_SetConfig+0x40>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	4a3d      	ldr	r2, [pc, #244]	@ (800a828 <TIM_Base_SetConfig+0x130>)
 800a734:	4293      	cmp	r3, r2
 800a736:	d108      	bne.n	800a74a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a73e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	685b      	ldr	r3, [r3, #4]
 800a744:	68fa      	ldr	r2, [r7, #12]
 800a746:	4313      	orrs	r3, r2
 800a748:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	4a32      	ldr	r2, [pc, #200]	@ (800a818 <TIM_Base_SetConfig+0x120>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d01f      	beq.n	800a792 <TIM_Base_SetConfig+0x9a>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a758:	d01b      	beq.n	800a792 <TIM_Base_SetConfig+0x9a>
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	4a2f      	ldr	r2, [pc, #188]	@ (800a81c <TIM_Base_SetConfig+0x124>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d017      	beq.n	800a792 <TIM_Base_SetConfig+0x9a>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	4a2e      	ldr	r2, [pc, #184]	@ (800a820 <TIM_Base_SetConfig+0x128>)
 800a766:	4293      	cmp	r3, r2
 800a768:	d013      	beq.n	800a792 <TIM_Base_SetConfig+0x9a>
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	4a2d      	ldr	r2, [pc, #180]	@ (800a824 <TIM_Base_SetConfig+0x12c>)
 800a76e:	4293      	cmp	r3, r2
 800a770:	d00f      	beq.n	800a792 <TIM_Base_SetConfig+0x9a>
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	4a2c      	ldr	r2, [pc, #176]	@ (800a828 <TIM_Base_SetConfig+0x130>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d00b      	beq.n	800a792 <TIM_Base_SetConfig+0x9a>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	4a2b      	ldr	r2, [pc, #172]	@ (800a82c <TIM_Base_SetConfig+0x134>)
 800a77e:	4293      	cmp	r3, r2
 800a780:	d007      	beq.n	800a792 <TIM_Base_SetConfig+0x9a>
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	4a2a      	ldr	r2, [pc, #168]	@ (800a830 <TIM_Base_SetConfig+0x138>)
 800a786:	4293      	cmp	r3, r2
 800a788:	d003      	beq.n	800a792 <TIM_Base_SetConfig+0x9a>
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	4a29      	ldr	r2, [pc, #164]	@ (800a834 <TIM_Base_SetConfig+0x13c>)
 800a78e:	4293      	cmp	r3, r2
 800a790:	d108      	bne.n	800a7a4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a798:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	68fa      	ldr	r2, [r7, #12]
 800a7a0:	4313      	orrs	r3, r2
 800a7a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	695b      	ldr	r3, [r3, #20]
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	689a      	ldr	r2, [r3, #8]
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	681a      	ldr	r2, [r3, #0]
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	4a14      	ldr	r2, [pc, #80]	@ (800a818 <TIM_Base_SetConfig+0x120>)
 800a7c6:	4293      	cmp	r3, r2
 800a7c8:	d00f      	beq.n	800a7ea <TIM_Base_SetConfig+0xf2>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	4a16      	ldr	r2, [pc, #88]	@ (800a828 <TIM_Base_SetConfig+0x130>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d00b      	beq.n	800a7ea <TIM_Base_SetConfig+0xf2>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	4a15      	ldr	r2, [pc, #84]	@ (800a82c <TIM_Base_SetConfig+0x134>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d007      	beq.n	800a7ea <TIM_Base_SetConfig+0xf2>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	4a14      	ldr	r2, [pc, #80]	@ (800a830 <TIM_Base_SetConfig+0x138>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d003      	beq.n	800a7ea <TIM_Base_SetConfig+0xf2>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	4a13      	ldr	r2, [pc, #76]	@ (800a834 <TIM_Base_SetConfig+0x13c>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d103      	bne.n	800a7f2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	691a      	ldr	r2, [r3, #16]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f043 0204 	orr.w	r2, r3, #4
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2201      	movs	r2, #1
 800a802:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	68fa      	ldr	r2, [r7, #12]
 800a808:	601a      	str	r2, [r3, #0]
}
 800a80a:	bf00      	nop
 800a80c:	3714      	adds	r7, #20
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr
 800a816:	bf00      	nop
 800a818:	40012c00 	.word	0x40012c00
 800a81c:	40000400 	.word	0x40000400
 800a820:	40000800 	.word	0x40000800
 800a824:	40000c00 	.word	0x40000c00
 800a828:	40013400 	.word	0x40013400
 800a82c:	40014000 	.word	0x40014000
 800a830:	40014400 	.word	0x40014400
 800a834:	40014800 	.word	0x40014800

0800a838 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a838:	b480      	push	{r7}
 800a83a:	b083      	sub	sp, #12
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a840:	bf00      	nop
 800a842:	370c      	adds	r7, #12
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b083      	sub	sp, #12
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a854:	bf00      	nop
 800a856:	370c      	adds	r7, #12
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a860:	b480      	push	{r7}
 800a862:	b083      	sub	sp, #12
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a868:	bf00      	nop
 800a86a:	370c      	adds	r7, #12
 800a86c:	46bd      	mov	sp, r7
 800a86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a872:	4770      	bx	lr

0800a874 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b082      	sub	sp, #8
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d101      	bne.n	800a886 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a882:	2301      	movs	r3, #1
 800a884:	e040      	b.n	800a908 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d106      	bne.n	800a89c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2200      	movs	r2, #0
 800a892:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f7f7 fe98 	bl	80025cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2224      	movs	r2, #36	@ 0x24
 800a8a0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	681a      	ldr	r2, [r3, #0]
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f022 0201 	bic.w	r2, r2, #1
 800a8b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d002      	beq.n	800a8c0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f000 fee6 	bl	800b68c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f000 fc2b 	bl	800b11c <UART_SetConfig>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	2b01      	cmp	r3, #1
 800a8ca:	d101      	bne.n	800a8d0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800a8cc:	2301      	movs	r3, #1
 800a8ce:	e01b      	b.n	800a908 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	685a      	ldr	r2, [r3, #4]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a8de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	689a      	ldr	r2, [r3, #8]
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a8ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	681a      	ldr	r2, [r3, #0]
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f042 0201 	orr.w	r2, r2, #1
 800a8fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a900:	6878      	ldr	r0, [r7, #4]
 800a902:	f000 ff65 	bl	800b7d0 <UART_CheckIdleState>
 800a906:	4603      	mov	r3, r0
}
 800a908:	4618      	mov	r0, r3
 800a90a:	3708      	adds	r7, #8
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bd80      	pop	{r7, pc}

0800a910 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b08a      	sub	sp, #40	@ 0x28
 800a914:	af02      	add	r7, sp, #8
 800a916:	60f8      	str	r0, [r7, #12]
 800a918:	60b9      	str	r1, [r7, #8]
 800a91a:	603b      	str	r3, [r7, #0]
 800a91c:	4613      	mov	r3, r2
 800a91e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a924:	2b20      	cmp	r3, #32
 800a926:	f040 8081 	bne.w	800aa2c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d002      	beq.n	800a936 <HAL_UART_Transmit+0x26>
 800a930:	88fb      	ldrh	r3, [r7, #6]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d101      	bne.n	800a93a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a936:	2301      	movs	r3, #1
 800a938:	e079      	b.n	800aa2e <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	2200      	movs	r2, #0
 800a93e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	2221      	movs	r2, #33	@ 0x21
 800a946:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a948:	f7fa fae2 	bl	8004f10 <HAL_GetTick>
 800a94c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	88fa      	ldrh	r2, [r7, #6]
 800a952:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	88fa      	ldrh	r2, [r7, #6]
 800a95a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	689b      	ldr	r3, [r3, #8]
 800a962:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a966:	d108      	bne.n	800a97a <HAL_UART_Transmit+0x6a>
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	691b      	ldr	r3, [r3, #16]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d104      	bne.n	800a97a <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 800a970:	2300      	movs	r3, #0
 800a972:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	61bb      	str	r3, [r7, #24]
 800a978:	e003      	b.n	800a982 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 800a97a:	68bb      	ldr	r3, [r7, #8]
 800a97c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a97e:	2300      	movs	r3, #0
 800a980:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a982:	e038      	b.n	800a9f6 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	9300      	str	r3, [sp, #0]
 800a988:	697b      	ldr	r3, [r7, #20]
 800a98a:	2200      	movs	r2, #0
 800a98c:	2180      	movs	r1, #128	@ 0x80
 800a98e:	68f8      	ldr	r0, [r7, #12]
 800a990:	f000 ffc6 	bl	800b920 <UART_WaitOnFlagUntilTimeout>
 800a994:	4603      	mov	r3, r0
 800a996:	2b00      	cmp	r3, #0
 800a998:	d004      	beq.n	800a9a4 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	2220      	movs	r2, #32
 800a99e:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800a9a0:	2303      	movs	r3, #3
 800a9a2:	e044      	b.n	800aa2e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800a9a4:	69fb      	ldr	r3, [r7, #28]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d10b      	bne.n	800a9c2 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a9aa:	69bb      	ldr	r3, [r7, #24]
 800a9ac:	881b      	ldrh	r3, [r3, #0]
 800a9ae:	461a      	mov	r2, r3
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a9b8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a9ba:	69bb      	ldr	r3, [r7, #24]
 800a9bc:	3302      	adds	r3, #2
 800a9be:	61bb      	str	r3, [r7, #24]
 800a9c0:	e007      	b.n	800a9d2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a9c2:	69fb      	ldr	r3, [r7, #28]
 800a9c4:	781a      	ldrb	r2, [r3, #0]
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a9cc:	69fb      	ldr	r3, [r7, #28]
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9d6:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800a9da:	2b21      	cmp	r3, #33	@ 0x21
 800a9dc:	d109      	bne.n	800a9f2 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a9e4:	b29b      	uxth	r3, r3
 800a9e6:	3b01      	subs	r3, #1
 800a9e8:	b29a      	uxth	r2, r3
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 800a9f0:	e001      	b.n	800a9f6 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 800a9f2:	2301      	movs	r3, #1
 800a9f4:	e01b      	b.n	800aa2e <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a9fc:	b29b      	uxth	r3, r3
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d1c0      	bne.n	800a984 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	9300      	str	r3, [sp, #0]
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	2140      	movs	r1, #64	@ 0x40
 800aa0c:	68f8      	ldr	r0, [r7, #12]
 800aa0e:	f000 ff87 	bl	800b920 <UART_WaitOnFlagUntilTimeout>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d004      	beq.n	800aa22 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	2220      	movs	r2, #32
 800aa1c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800aa1e:	2303      	movs	r3, #3
 800aa20:	e005      	b.n	800aa2e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	2220      	movs	r2, #32
 800aa26:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	e000      	b.n	800aa2e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800aa2c:	2302      	movs	r3, #2
  }
}
 800aa2e:	4618      	mov	r0, r3
 800aa30:	3720      	adds	r7, #32
 800aa32:	46bd      	mov	sp, r7
 800aa34:	bd80      	pop	{r7, pc}
	...

0800aa38 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b08a      	sub	sp, #40	@ 0x28
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	60f8      	str	r0, [r7, #12]
 800aa40:	60b9      	str	r1, [r7, #8]
 800aa42:	4613      	mov	r3, r2
 800aa44:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa4c:	2b20      	cmp	r3, #32
 800aa4e:	d137      	bne.n	800aac0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d002      	beq.n	800aa5c <HAL_UART_Receive_IT+0x24>
 800aa56:	88fb      	ldrh	r3, [r7, #6]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d101      	bne.n	800aa60 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	e030      	b.n	800aac2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	2200      	movs	r2, #0
 800aa64:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	4a18      	ldr	r2, [pc, #96]	@ (800aacc <HAL_UART_Receive_IT+0x94>)
 800aa6c:	4293      	cmp	r3, r2
 800aa6e:	d01f      	beq.n	800aab0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d018      	beq.n	800aab0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	e853 3f00 	ldrex	r3, [r3]
 800aa8a:	613b      	str	r3, [r7, #16]
   return(result);
 800aa8c:	693b      	ldr	r3, [r7, #16]
 800aa8e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800aa92:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	461a      	mov	r2, r3
 800aa9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa9c:	623b      	str	r3, [r7, #32]
 800aa9e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaa0:	69f9      	ldr	r1, [r7, #28]
 800aaa2:	6a3a      	ldr	r2, [r7, #32]
 800aaa4:	e841 2300 	strex	r3, r2, [r1]
 800aaa8:	61bb      	str	r3, [r7, #24]
   return(result);
 800aaaa:	69bb      	ldr	r3, [r7, #24]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d1e6      	bne.n	800aa7e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800aab0:	88fb      	ldrh	r3, [r7, #6]
 800aab2:	461a      	mov	r2, r3
 800aab4:	68b9      	ldr	r1, [r7, #8]
 800aab6:	68f8      	ldr	r0, [r7, #12]
 800aab8:	f000 ffa0 	bl	800b9fc <UART_Start_Receive_IT>
 800aabc:	4603      	mov	r3, r0
 800aabe:	e000      	b.n	800aac2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800aac0:	2302      	movs	r3, #2
  }
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3728      	adds	r7, #40	@ 0x28
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
 800aaca:	bf00      	nop
 800aacc:	40008000 	.word	0x40008000

0800aad0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b0ba      	sub	sp, #232	@ 0xe8
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	69db      	ldr	r3, [r3, #28]
 800aade:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	689b      	ldr	r3, [r3, #8]
 800aaf2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800aaf6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800aafa:	f640 030f 	movw	r3, #2063	@ 0x80f
 800aafe:	4013      	ands	r3, r2
 800ab00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ab04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d115      	bne.n	800ab38 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800ab0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab10:	f003 0320 	and.w	r3, r3, #32
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d00f      	beq.n	800ab38 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ab18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab1c:	f003 0320 	and.w	r3, r3, #32
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d009      	beq.n	800ab38 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	f000 82ca 	beq.w	800b0c2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	4798      	blx	r3
      }
      return;
 800ab36:	e2c4      	b.n	800b0c2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800ab38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	f000 8117 	beq.w	800ad70 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800ab42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab46:	f003 0301 	and.w	r3, r3, #1
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d106      	bne.n	800ab5c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800ab4e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ab52:	4b85      	ldr	r3, [pc, #532]	@ (800ad68 <HAL_UART_IRQHandler+0x298>)
 800ab54:	4013      	ands	r3, r2
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	f000 810a 	beq.w	800ad70 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ab5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab60:	f003 0301 	and.w	r3, r3, #1
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d011      	beq.n	800ab8c <HAL_UART_IRQHandler+0xbc>
 800ab68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d00b      	beq.n	800ab8c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	2201      	movs	r2, #1
 800ab7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ab82:	f043 0201 	orr.w	r2, r3, #1
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ab8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab90:	f003 0302 	and.w	r3, r3, #2
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d011      	beq.n	800abbc <HAL_UART_IRQHandler+0xec>
 800ab98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab9c:	f003 0301 	and.w	r3, r3, #1
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d00b      	beq.n	800abbc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	2202      	movs	r2, #2
 800abaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800abb2:	f043 0204 	orr.w	r2, r3, #4
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800abbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abc0:	f003 0304 	and.w	r3, r3, #4
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d011      	beq.n	800abec <HAL_UART_IRQHandler+0x11c>
 800abc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abcc:	f003 0301 	and.w	r3, r3, #1
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d00b      	beq.n	800abec <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	2204      	movs	r2, #4
 800abda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800abe2:	f043 0202 	orr.w	r2, r3, #2
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800abec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abf0:	f003 0308 	and.w	r3, r3, #8
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d017      	beq.n	800ac28 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800abf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abfc:	f003 0320 	and.w	r3, r3, #32
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d105      	bne.n	800ac10 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800ac04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac08:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d00b      	beq.n	800ac28 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	2208      	movs	r2, #8
 800ac16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac1e:	f043 0208 	orr.w	r2, r3, #8
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ac28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d012      	beq.n	800ac5a <HAL_UART_IRQHandler+0x18a>
 800ac34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d00c      	beq.n	800ac5a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ac48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac50:	f043 0220 	orr.w	r2, r3, #32
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	f000 8230 	beq.w	800b0c6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800ac66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac6a:	f003 0320 	and.w	r3, r3, #32
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d00d      	beq.n	800ac8e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ac72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac76:	f003 0320 	and.w	r3, r3, #32
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d007      	beq.n	800ac8e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d003      	beq.n	800ac8e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac94:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	689b      	ldr	r3, [r3, #8]
 800ac9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aca2:	2b40      	cmp	r3, #64	@ 0x40
 800aca4:	d005      	beq.n	800acb2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800aca6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800acaa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d04f      	beq.n	800ad52 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f000 ff68 	bl	800bb88 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	689b      	ldr	r3, [r3, #8]
 800acbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acc2:	2b40      	cmp	r3, #64	@ 0x40
 800acc4:	d141      	bne.n	800ad4a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	3308      	adds	r3, #8
 800accc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acd0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800acd4:	e853 3f00 	ldrex	r3, [r3]
 800acd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800acdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ace0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ace4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	3308      	adds	r3, #8
 800acee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800acf2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800acf6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acfa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800acfe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ad02:	e841 2300 	strex	r3, r2, [r1]
 800ad06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ad0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d1d9      	bne.n	800acc6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d013      	beq.n	800ad42 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad1e:	4a13      	ldr	r2, [pc, #76]	@ (800ad6c <HAL_UART_IRQHandler+0x29c>)
 800ad20:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad26:	4618      	mov	r0, r3
 800ad28:	f7fa fb83 	bl	8005432 <HAL_DMA_Abort_IT>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d017      	beq.n	800ad62 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad38:	687a      	ldr	r2, [r7, #4]
 800ad3a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800ad3c:	4610      	mov	r0, r2
 800ad3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad40:	e00f      	b.n	800ad62 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ad42:	6878      	ldr	r0, [r7, #4]
 800ad44:	f000 f9d4 	bl	800b0f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad48:	e00b      	b.n	800ad62 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 f9d0 	bl	800b0f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad50:	e007      	b.n	800ad62 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f000 f9cc 	bl	800b0f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800ad60:	e1b1      	b.n	800b0c6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad62:	bf00      	nop
    return;
 800ad64:	e1af      	b.n	800b0c6 <HAL_UART_IRQHandler+0x5f6>
 800ad66:	bf00      	nop
 800ad68:	04000120 	.word	0x04000120
 800ad6c:	0800bc51 	.word	0x0800bc51

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad74:	2b01      	cmp	r3, #1
 800ad76:	f040 816a 	bne.w	800b04e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ad7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad7e:	f003 0310 	and.w	r3, r3, #16
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	f000 8163 	beq.w	800b04e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ad88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad8c:	f003 0310 	and.w	r3, r3, #16
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	f000 815c 	beq.w	800b04e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	2210      	movs	r2, #16
 800ad9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	689b      	ldr	r3, [r3, #8]
 800ada4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ada8:	2b40      	cmp	r3, #64	@ 0x40
 800adaa:	f040 80d4 	bne.w	800af56 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800adba:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	f000 80ad 	beq.w	800af1e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800adca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800adce:	429a      	cmp	r2, r3
 800add0:	f080 80a5 	bcs.w	800af1e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800adda:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f003 0320 	and.w	r3, r3, #32
 800adea:	2b00      	cmp	r3, #0
 800adec:	f040 8086 	bne.w	800aefc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adf8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800adfc:	e853 3f00 	ldrex	r3, [r3]
 800ae00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ae04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ae08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	461a      	mov	r2, r3
 800ae16:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ae1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ae1e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae22:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ae26:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ae2a:	e841 2300 	strex	r3, r2, [r1]
 800ae2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ae32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d1da      	bne.n	800adf0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	3308      	adds	r3, #8
 800ae40:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ae44:	e853 3f00 	ldrex	r3, [r3]
 800ae48:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ae4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae4c:	f023 0301 	bic.w	r3, r3, #1
 800ae50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	3308      	adds	r3, #8
 800ae5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ae5e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ae62:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae64:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ae66:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ae6a:	e841 2300 	strex	r3, r2, [r1]
 800ae6e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ae70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d1e1      	bne.n	800ae3a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	3308      	adds	r3, #8
 800ae7c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ae80:	e853 3f00 	ldrex	r3, [r3]
 800ae84:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ae86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	3308      	adds	r3, #8
 800ae96:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ae9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ae9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae9e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800aea0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800aea2:	e841 2300 	strex	r3, r2, [r1]
 800aea6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800aea8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d1e3      	bne.n	800ae76 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2220      	movs	r2, #32
 800aeb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2200      	movs	r2, #0
 800aeba:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aec2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aec4:	e853 3f00 	ldrex	r3, [r3]
 800aec8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aeca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aecc:	f023 0310 	bic.w	r3, r3, #16
 800aed0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	461a      	mov	r2, r3
 800aeda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aede:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aee0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aee2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aee4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aee6:	e841 2300 	strex	r3, r2, [r1]
 800aeea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aeec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d1e4      	bne.n	800aebc <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aef6:	4618      	mov	r0, r3
 800aef8:	f7fa fa5a 	bl	80053b0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2202      	movs	r2, #2
 800af00:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800af0e:	b29b      	uxth	r3, r3
 800af10:	1ad3      	subs	r3, r2, r3
 800af12:	b29b      	uxth	r3, r3
 800af14:	4619      	mov	r1, r3
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f000 f8f4 	bl	800b104 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800af1c:	e0d5      	b.n	800b0ca <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800af24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800af28:	429a      	cmp	r2, r3
 800af2a:	f040 80ce 	bne.w	800b0ca <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f003 0320 	and.w	r3, r3, #32
 800af3a:	2b20      	cmp	r3, #32
 800af3c:	f040 80c5 	bne.w	800b0ca <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2202      	movs	r2, #2
 800af44:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800af4c:	4619      	mov	r1, r3
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f000 f8d8 	bl	800b104 <HAL_UARTEx_RxEventCallback>
      return;
 800af54:	e0b9      	b.n	800b0ca <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800af62:	b29b      	uxth	r3, r3
 800af64:	1ad3      	subs	r3, r2, r3
 800af66:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800af70:	b29b      	uxth	r3, r3
 800af72:	2b00      	cmp	r3, #0
 800af74:	f000 80ab 	beq.w	800b0ce <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800af78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	f000 80a6 	beq.w	800b0ce <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af8a:	e853 3f00 	ldrex	r3, [r3]
 800af8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	461a      	mov	r2, r3
 800afa0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800afa4:	647b      	str	r3, [r7, #68]	@ 0x44
 800afa6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800afaa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afac:	e841 2300 	strex	r3, r2, [r1]
 800afb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800afb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d1e4      	bne.n	800af82 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	3308      	adds	r3, #8
 800afbe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afc2:	e853 3f00 	ldrex	r3, [r3]
 800afc6:	623b      	str	r3, [r7, #32]
   return(result);
 800afc8:	6a3b      	ldr	r3, [r7, #32]
 800afca:	f023 0301 	bic.w	r3, r3, #1
 800afce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	3308      	adds	r3, #8
 800afd8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800afdc:	633a      	str	r2, [r7, #48]	@ 0x30
 800afde:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afe0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800afe2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afe4:	e841 2300 	strex	r3, r2, [r1]
 800afe8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800afea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afec:	2b00      	cmp	r3, #0
 800afee:	d1e3      	bne.n	800afb8 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2220      	movs	r2, #32
 800aff4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2200      	movs	r2, #0
 800affc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2200      	movs	r2, #0
 800b002:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	e853 3f00 	ldrex	r3, [r3]
 800b010:	60fb      	str	r3, [r7, #12]
   return(result);
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	f023 0310 	bic.w	r3, r3, #16
 800b018:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	461a      	mov	r2, r3
 800b022:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b026:	61fb      	str	r3, [r7, #28]
 800b028:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b02a:	69b9      	ldr	r1, [r7, #24]
 800b02c:	69fa      	ldr	r2, [r7, #28]
 800b02e:	e841 2300 	strex	r3, r2, [r1]
 800b032:	617b      	str	r3, [r7, #20]
   return(result);
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d1e4      	bne.n	800b004 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	2202      	movs	r2, #2
 800b03e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b040:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b044:	4619      	mov	r1, r3
 800b046:	6878      	ldr	r0, [r7, #4]
 800b048:	f000 f85c 	bl	800b104 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b04c:	e03f      	b.n	800b0ce <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b04e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b052:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b056:	2b00      	cmp	r3, #0
 800b058:	d00e      	beq.n	800b078 <HAL_UART_IRQHandler+0x5a8>
 800b05a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b05e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b062:	2b00      	cmp	r3, #0
 800b064:	d008      	beq.n	800b078 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b06e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	f000 ffdd 	bl	800c030 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b076:	e02d      	b.n	800b0d4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800b078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b07c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b080:	2b00      	cmp	r3, #0
 800b082:	d00e      	beq.n	800b0a2 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800b084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b088:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d008      	beq.n	800b0a2 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b094:	2b00      	cmp	r3, #0
 800b096:	d01c      	beq.n	800b0d2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	4798      	blx	r3
    }
    return;
 800b0a0:	e017      	b.n	800b0d2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b0a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d012      	beq.n	800b0d4 <HAL_UART_IRQHandler+0x604>
 800b0ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b0b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d00c      	beq.n	800b0d4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f000 fdd6 	bl	800bc6c <UART_EndTransmit_IT>
    return;
 800b0c0:	e008      	b.n	800b0d4 <HAL_UART_IRQHandler+0x604>
      return;
 800b0c2:	bf00      	nop
 800b0c4:	e006      	b.n	800b0d4 <HAL_UART_IRQHandler+0x604>
    return;
 800b0c6:	bf00      	nop
 800b0c8:	e004      	b.n	800b0d4 <HAL_UART_IRQHandler+0x604>
      return;
 800b0ca:	bf00      	nop
 800b0cc:	e002      	b.n	800b0d4 <HAL_UART_IRQHandler+0x604>
      return;
 800b0ce:	bf00      	nop
 800b0d0:	e000      	b.n	800b0d4 <HAL_UART_IRQHandler+0x604>
    return;
 800b0d2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800b0d4:	37e8      	adds	r7, #232	@ 0xe8
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}
 800b0da:	bf00      	nop

0800b0dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b0dc:	b480      	push	{r7}
 800b0de:	b083      	sub	sp, #12
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b0e4:	bf00      	nop
 800b0e6:	370c      	adds	r7, #12
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ee:	4770      	bx	lr

0800b0f0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b0f0:	b480      	push	{r7}
 800b0f2:	b083      	sub	sp, #12
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b0f8:	bf00      	nop
 800b0fa:	370c      	adds	r7, #12
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b102:	4770      	bx	lr

0800b104 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b104:	b480      	push	{r7}
 800b106:	b083      	sub	sp, #12
 800b108:	af00      	add	r7, sp, #0
 800b10a:	6078      	str	r0, [r7, #4]
 800b10c:	460b      	mov	r3, r1
 800b10e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b110:	bf00      	nop
 800b112:	370c      	adds	r7, #12
 800b114:	46bd      	mov	sp, r7
 800b116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11a:	4770      	bx	lr

0800b11c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b11c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b120:	b08a      	sub	sp, #40	@ 0x28
 800b122:	af00      	add	r7, sp, #0
 800b124:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b126:	2300      	movs	r3, #0
 800b128:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	689a      	ldr	r2, [r3, #8]
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	691b      	ldr	r3, [r3, #16]
 800b134:	431a      	orrs	r2, r3
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	695b      	ldr	r3, [r3, #20]
 800b13a:	431a      	orrs	r2, r3
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	69db      	ldr	r3, [r3, #28]
 800b140:	4313      	orrs	r3, r2
 800b142:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	681a      	ldr	r2, [r3, #0]
 800b14a:	4ba4      	ldr	r3, [pc, #656]	@ (800b3dc <UART_SetConfig+0x2c0>)
 800b14c:	4013      	ands	r3, r2
 800b14e:	68fa      	ldr	r2, [r7, #12]
 800b150:	6812      	ldr	r2, [r2, #0]
 800b152:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b154:	430b      	orrs	r3, r1
 800b156:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	685b      	ldr	r3, [r3, #4]
 800b15e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	68da      	ldr	r2, [r3, #12]
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	430a      	orrs	r2, r1
 800b16c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	699b      	ldr	r3, [r3, #24]
 800b172:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	4a99      	ldr	r2, [pc, #612]	@ (800b3e0 <UART_SetConfig+0x2c4>)
 800b17a:	4293      	cmp	r3, r2
 800b17c:	d004      	beq.n	800b188 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	6a1b      	ldr	r3, [r3, #32]
 800b182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b184:	4313      	orrs	r3, r2
 800b186:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	689b      	ldr	r3, [r3, #8]
 800b18e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b198:	430a      	orrs	r2, r1
 800b19a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	4a90      	ldr	r2, [pc, #576]	@ (800b3e4 <UART_SetConfig+0x2c8>)
 800b1a2:	4293      	cmp	r3, r2
 800b1a4:	d126      	bne.n	800b1f4 <UART_SetConfig+0xd8>
 800b1a6:	4b90      	ldr	r3, [pc, #576]	@ (800b3e8 <UART_SetConfig+0x2cc>)
 800b1a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1ac:	f003 0303 	and.w	r3, r3, #3
 800b1b0:	2b03      	cmp	r3, #3
 800b1b2:	d81b      	bhi.n	800b1ec <UART_SetConfig+0xd0>
 800b1b4:	a201      	add	r2, pc, #4	@ (adr r2, 800b1bc <UART_SetConfig+0xa0>)
 800b1b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1ba:	bf00      	nop
 800b1bc:	0800b1cd 	.word	0x0800b1cd
 800b1c0:	0800b1dd 	.word	0x0800b1dd
 800b1c4:	0800b1d5 	.word	0x0800b1d5
 800b1c8:	0800b1e5 	.word	0x0800b1e5
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b1d2:	e116      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b1d4:	2302      	movs	r3, #2
 800b1d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b1da:	e112      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b1dc:	2304      	movs	r3, #4
 800b1de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b1e2:	e10e      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b1e4:	2308      	movs	r3, #8
 800b1e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b1ea:	e10a      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b1ec:	2310      	movs	r3, #16
 800b1ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b1f2:	e106      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	4a7c      	ldr	r2, [pc, #496]	@ (800b3ec <UART_SetConfig+0x2d0>)
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	d138      	bne.n	800b270 <UART_SetConfig+0x154>
 800b1fe:	4b7a      	ldr	r3, [pc, #488]	@ (800b3e8 <UART_SetConfig+0x2cc>)
 800b200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b204:	f003 030c 	and.w	r3, r3, #12
 800b208:	2b0c      	cmp	r3, #12
 800b20a:	d82d      	bhi.n	800b268 <UART_SetConfig+0x14c>
 800b20c:	a201      	add	r2, pc, #4	@ (adr r2, 800b214 <UART_SetConfig+0xf8>)
 800b20e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b212:	bf00      	nop
 800b214:	0800b249 	.word	0x0800b249
 800b218:	0800b269 	.word	0x0800b269
 800b21c:	0800b269 	.word	0x0800b269
 800b220:	0800b269 	.word	0x0800b269
 800b224:	0800b259 	.word	0x0800b259
 800b228:	0800b269 	.word	0x0800b269
 800b22c:	0800b269 	.word	0x0800b269
 800b230:	0800b269 	.word	0x0800b269
 800b234:	0800b251 	.word	0x0800b251
 800b238:	0800b269 	.word	0x0800b269
 800b23c:	0800b269 	.word	0x0800b269
 800b240:	0800b269 	.word	0x0800b269
 800b244:	0800b261 	.word	0x0800b261
 800b248:	2300      	movs	r3, #0
 800b24a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b24e:	e0d8      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b250:	2302      	movs	r3, #2
 800b252:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b256:	e0d4      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b258:	2304      	movs	r3, #4
 800b25a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b25e:	e0d0      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b260:	2308      	movs	r3, #8
 800b262:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b266:	e0cc      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b268:	2310      	movs	r3, #16
 800b26a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b26e:	e0c8      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	4a5e      	ldr	r2, [pc, #376]	@ (800b3f0 <UART_SetConfig+0x2d4>)
 800b276:	4293      	cmp	r3, r2
 800b278:	d125      	bne.n	800b2c6 <UART_SetConfig+0x1aa>
 800b27a:	4b5b      	ldr	r3, [pc, #364]	@ (800b3e8 <UART_SetConfig+0x2cc>)
 800b27c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b280:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b284:	2b30      	cmp	r3, #48	@ 0x30
 800b286:	d016      	beq.n	800b2b6 <UART_SetConfig+0x19a>
 800b288:	2b30      	cmp	r3, #48	@ 0x30
 800b28a:	d818      	bhi.n	800b2be <UART_SetConfig+0x1a2>
 800b28c:	2b20      	cmp	r3, #32
 800b28e:	d00a      	beq.n	800b2a6 <UART_SetConfig+0x18a>
 800b290:	2b20      	cmp	r3, #32
 800b292:	d814      	bhi.n	800b2be <UART_SetConfig+0x1a2>
 800b294:	2b00      	cmp	r3, #0
 800b296:	d002      	beq.n	800b29e <UART_SetConfig+0x182>
 800b298:	2b10      	cmp	r3, #16
 800b29a:	d008      	beq.n	800b2ae <UART_SetConfig+0x192>
 800b29c:	e00f      	b.n	800b2be <UART_SetConfig+0x1a2>
 800b29e:	2300      	movs	r3, #0
 800b2a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2a4:	e0ad      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b2a6:	2302      	movs	r3, #2
 800b2a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2ac:	e0a9      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b2ae:	2304      	movs	r3, #4
 800b2b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2b4:	e0a5      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b2b6:	2308      	movs	r3, #8
 800b2b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2bc:	e0a1      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b2be:	2310      	movs	r3, #16
 800b2c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2c4:	e09d      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	4a4a      	ldr	r2, [pc, #296]	@ (800b3f4 <UART_SetConfig+0x2d8>)
 800b2cc:	4293      	cmp	r3, r2
 800b2ce:	d125      	bne.n	800b31c <UART_SetConfig+0x200>
 800b2d0:	4b45      	ldr	r3, [pc, #276]	@ (800b3e8 <UART_SetConfig+0x2cc>)
 800b2d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2d6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b2da:	2bc0      	cmp	r3, #192	@ 0xc0
 800b2dc:	d016      	beq.n	800b30c <UART_SetConfig+0x1f0>
 800b2de:	2bc0      	cmp	r3, #192	@ 0xc0
 800b2e0:	d818      	bhi.n	800b314 <UART_SetConfig+0x1f8>
 800b2e2:	2b80      	cmp	r3, #128	@ 0x80
 800b2e4:	d00a      	beq.n	800b2fc <UART_SetConfig+0x1e0>
 800b2e6:	2b80      	cmp	r3, #128	@ 0x80
 800b2e8:	d814      	bhi.n	800b314 <UART_SetConfig+0x1f8>
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d002      	beq.n	800b2f4 <UART_SetConfig+0x1d8>
 800b2ee:	2b40      	cmp	r3, #64	@ 0x40
 800b2f0:	d008      	beq.n	800b304 <UART_SetConfig+0x1e8>
 800b2f2:	e00f      	b.n	800b314 <UART_SetConfig+0x1f8>
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b2fa:	e082      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b2fc:	2302      	movs	r3, #2
 800b2fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b302:	e07e      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b304:	2304      	movs	r3, #4
 800b306:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b30a:	e07a      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b30c:	2308      	movs	r3, #8
 800b30e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b312:	e076      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b314:	2310      	movs	r3, #16
 800b316:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b31a:	e072      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	4a35      	ldr	r2, [pc, #212]	@ (800b3f8 <UART_SetConfig+0x2dc>)
 800b322:	4293      	cmp	r3, r2
 800b324:	d12a      	bne.n	800b37c <UART_SetConfig+0x260>
 800b326:	4b30      	ldr	r3, [pc, #192]	@ (800b3e8 <UART_SetConfig+0x2cc>)
 800b328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b32c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b330:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b334:	d01a      	beq.n	800b36c <UART_SetConfig+0x250>
 800b336:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b33a:	d81b      	bhi.n	800b374 <UART_SetConfig+0x258>
 800b33c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b340:	d00c      	beq.n	800b35c <UART_SetConfig+0x240>
 800b342:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b346:	d815      	bhi.n	800b374 <UART_SetConfig+0x258>
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d003      	beq.n	800b354 <UART_SetConfig+0x238>
 800b34c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b350:	d008      	beq.n	800b364 <UART_SetConfig+0x248>
 800b352:	e00f      	b.n	800b374 <UART_SetConfig+0x258>
 800b354:	2300      	movs	r3, #0
 800b356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b35a:	e052      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b35c:	2302      	movs	r3, #2
 800b35e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b362:	e04e      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b364:	2304      	movs	r3, #4
 800b366:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b36a:	e04a      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b36c:	2308      	movs	r3, #8
 800b36e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b372:	e046      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b374:	2310      	movs	r3, #16
 800b376:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b37a:	e042      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	4a17      	ldr	r2, [pc, #92]	@ (800b3e0 <UART_SetConfig+0x2c4>)
 800b382:	4293      	cmp	r3, r2
 800b384:	d13a      	bne.n	800b3fc <UART_SetConfig+0x2e0>
 800b386:	4b18      	ldr	r3, [pc, #96]	@ (800b3e8 <UART_SetConfig+0x2cc>)
 800b388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b38c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b390:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b394:	d01a      	beq.n	800b3cc <UART_SetConfig+0x2b0>
 800b396:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b39a:	d81b      	bhi.n	800b3d4 <UART_SetConfig+0x2b8>
 800b39c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b3a0:	d00c      	beq.n	800b3bc <UART_SetConfig+0x2a0>
 800b3a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b3a6:	d815      	bhi.n	800b3d4 <UART_SetConfig+0x2b8>
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d003      	beq.n	800b3b4 <UART_SetConfig+0x298>
 800b3ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3b0:	d008      	beq.n	800b3c4 <UART_SetConfig+0x2a8>
 800b3b2:	e00f      	b.n	800b3d4 <UART_SetConfig+0x2b8>
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b3ba:	e022      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b3bc:	2302      	movs	r3, #2
 800b3be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b3c2:	e01e      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b3c4:	2304      	movs	r3, #4
 800b3c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b3ca:	e01a      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b3cc:	2308      	movs	r3, #8
 800b3ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b3d2:	e016      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b3d4:	2310      	movs	r3, #16
 800b3d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b3da:	e012      	b.n	800b402 <UART_SetConfig+0x2e6>
 800b3dc:	efff69f3 	.word	0xefff69f3
 800b3e0:	40008000 	.word	0x40008000
 800b3e4:	40013800 	.word	0x40013800
 800b3e8:	40021000 	.word	0x40021000
 800b3ec:	40004400 	.word	0x40004400
 800b3f0:	40004800 	.word	0x40004800
 800b3f4:	40004c00 	.word	0x40004c00
 800b3f8:	40005000 	.word	0x40005000
 800b3fc:	2310      	movs	r3, #16
 800b3fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	4a9f      	ldr	r2, [pc, #636]	@ (800b684 <UART_SetConfig+0x568>)
 800b408:	4293      	cmp	r3, r2
 800b40a:	d17a      	bne.n	800b502 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b40c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b410:	2b08      	cmp	r3, #8
 800b412:	d824      	bhi.n	800b45e <UART_SetConfig+0x342>
 800b414:	a201      	add	r2, pc, #4	@ (adr r2, 800b41c <UART_SetConfig+0x300>)
 800b416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b41a:	bf00      	nop
 800b41c:	0800b441 	.word	0x0800b441
 800b420:	0800b45f 	.word	0x0800b45f
 800b424:	0800b449 	.word	0x0800b449
 800b428:	0800b45f 	.word	0x0800b45f
 800b42c:	0800b44f 	.word	0x0800b44f
 800b430:	0800b45f 	.word	0x0800b45f
 800b434:	0800b45f 	.word	0x0800b45f
 800b438:	0800b45f 	.word	0x0800b45f
 800b43c:	0800b457 	.word	0x0800b457
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b440:	f7fc f956 	bl	80076f0 <HAL_RCC_GetPCLK1Freq>
 800b444:	61f8      	str	r0, [r7, #28]
        break;
 800b446:	e010      	b.n	800b46a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b448:	4b8f      	ldr	r3, [pc, #572]	@ (800b688 <UART_SetConfig+0x56c>)
 800b44a:	61fb      	str	r3, [r7, #28]
        break;
 800b44c:	e00d      	b.n	800b46a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b44e:	f7fc f8b7 	bl	80075c0 <HAL_RCC_GetSysClockFreq>
 800b452:	61f8      	str	r0, [r7, #28]
        break;
 800b454:	e009      	b.n	800b46a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b456:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b45a:	61fb      	str	r3, [r7, #28]
        break;
 800b45c:	e005      	b.n	800b46a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800b45e:	2300      	movs	r3, #0
 800b460:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b462:	2301      	movs	r3, #1
 800b464:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800b468:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b46a:	69fb      	ldr	r3, [r7, #28]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	f000 80fb 	beq.w	800b668 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	685a      	ldr	r2, [r3, #4]
 800b476:	4613      	mov	r3, r2
 800b478:	005b      	lsls	r3, r3, #1
 800b47a:	4413      	add	r3, r2
 800b47c:	69fa      	ldr	r2, [r7, #28]
 800b47e:	429a      	cmp	r2, r3
 800b480:	d305      	bcc.n	800b48e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	685b      	ldr	r3, [r3, #4]
 800b486:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800b488:	69fa      	ldr	r2, [r7, #28]
 800b48a:	429a      	cmp	r2, r3
 800b48c:	d903      	bls.n	800b496 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800b48e:	2301      	movs	r3, #1
 800b490:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800b494:	e0e8      	b.n	800b668 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800b496:	69fb      	ldr	r3, [r7, #28]
 800b498:	2200      	movs	r2, #0
 800b49a:	461c      	mov	r4, r3
 800b49c:	4615      	mov	r5, r2
 800b49e:	f04f 0200 	mov.w	r2, #0
 800b4a2:	f04f 0300 	mov.w	r3, #0
 800b4a6:	022b      	lsls	r3, r5, #8
 800b4a8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800b4ac:	0222      	lsls	r2, r4, #8
 800b4ae:	68f9      	ldr	r1, [r7, #12]
 800b4b0:	6849      	ldr	r1, [r1, #4]
 800b4b2:	0849      	lsrs	r1, r1, #1
 800b4b4:	2000      	movs	r0, #0
 800b4b6:	4688      	mov	r8, r1
 800b4b8:	4681      	mov	r9, r0
 800b4ba:	eb12 0a08 	adds.w	sl, r2, r8
 800b4be:	eb43 0b09 	adc.w	fp, r3, r9
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	685b      	ldr	r3, [r3, #4]
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	603b      	str	r3, [r7, #0]
 800b4ca:	607a      	str	r2, [r7, #4]
 800b4cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b4d0:	4650      	mov	r0, sl
 800b4d2:	4659      	mov	r1, fp
 800b4d4:	f7f4 fee4 	bl	80002a0 <__aeabi_uldivmod>
 800b4d8:	4602      	mov	r2, r0
 800b4da:	460b      	mov	r3, r1
 800b4dc:	4613      	mov	r3, r2
 800b4de:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b4e0:	69bb      	ldr	r3, [r7, #24]
 800b4e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b4e6:	d308      	bcc.n	800b4fa <UART_SetConfig+0x3de>
 800b4e8:	69bb      	ldr	r3, [r7, #24]
 800b4ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b4ee:	d204      	bcs.n	800b4fa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	69ba      	ldr	r2, [r7, #24]
 800b4f6:	60da      	str	r2, [r3, #12]
 800b4f8:	e0b6      	b.n	800b668 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800b500:	e0b2      	b.n	800b668 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	69db      	ldr	r3, [r3, #28]
 800b506:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b50a:	d15e      	bne.n	800b5ca <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800b50c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b510:	2b08      	cmp	r3, #8
 800b512:	d828      	bhi.n	800b566 <UART_SetConfig+0x44a>
 800b514:	a201      	add	r2, pc, #4	@ (adr r2, 800b51c <UART_SetConfig+0x400>)
 800b516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b51a:	bf00      	nop
 800b51c:	0800b541 	.word	0x0800b541
 800b520:	0800b549 	.word	0x0800b549
 800b524:	0800b551 	.word	0x0800b551
 800b528:	0800b567 	.word	0x0800b567
 800b52c:	0800b557 	.word	0x0800b557
 800b530:	0800b567 	.word	0x0800b567
 800b534:	0800b567 	.word	0x0800b567
 800b538:	0800b567 	.word	0x0800b567
 800b53c:	0800b55f 	.word	0x0800b55f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b540:	f7fc f8d6 	bl	80076f0 <HAL_RCC_GetPCLK1Freq>
 800b544:	61f8      	str	r0, [r7, #28]
        break;
 800b546:	e014      	b.n	800b572 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b548:	f7fc f8e8 	bl	800771c <HAL_RCC_GetPCLK2Freq>
 800b54c:	61f8      	str	r0, [r7, #28]
        break;
 800b54e:	e010      	b.n	800b572 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b550:	4b4d      	ldr	r3, [pc, #308]	@ (800b688 <UART_SetConfig+0x56c>)
 800b552:	61fb      	str	r3, [r7, #28]
        break;
 800b554:	e00d      	b.n	800b572 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b556:	f7fc f833 	bl	80075c0 <HAL_RCC_GetSysClockFreq>
 800b55a:	61f8      	str	r0, [r7, #28]
        break;
 800b55c:	e009      	b.n	800b572 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b55e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b562:	61fb      	str	r3, [r7, #28]
        break;
 800b564:	e005      	b.n	800b572 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800b566:	2300      	movs	r3, #0
 800b568:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b56a:	2301      	movs	r3, #1
 800b56c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800b570:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b572:	69fb      	ldr	r3, [r7, #28]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d077      	beq.n	800b668 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b578:	69fb      	ldr	r3, [r7, #28]
 800b57a:	005a      	lsls	r2, r3, #1
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	685b      	ldr	r3, [r3, #4]
 800b580:	085b      	lsrs	r3, r3, #1
 800b582:	441a      	add	r2, r3
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	685b      	ldr	r3, [r3, #4]
 800b588:	fbb2 f3f3 	udiv	r3, r2, r3
 800b58c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b58e:	69bb      	ldr	r3, [r7, #24]
 800b590:	2b0f      	cmp	r3, #15
 800b592:	d916      	bls.n	800b5c2 <UART_SetConfig+0x4a6>
 800b594:	69bb      	ldr	r3, [r7, #24]
 800b596:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b59a:	d212      	bcs.n	800b5c2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b59c:	69bb      	ldr	r3, [r7, #24]
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	f023 030f 	bic.w	r3, r3, #15
 800b5a4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b5a6:	69bb      	ldr	r3, [r7, #24]
 800b5a8:	085b      	lsrs	r3, r3, #1
 800b5aa:	b29b      	uxth	r3, r3
 800b5ac:	f003 0307 	and.w	r3, r3, #7
 800b5b0:	b29a      	uxth	r2, r3
 800b5b2:	8afb      	ldrh	r3, [r7, #22]
 800b5b4:	4313      	orrs	r3, r2
 800b5b6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	8afa      	ldrh	r2, [r7, #22]
 800b5be:	60da      	str	r2, [r3, #12]
 800b5c0:	e052      	b.n	800b668 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800b5c8:	e04e      	b.n	800b668 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b5ca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b5ce:	2b08      	cmp	r3, #8
 800b5d0:	d827      	bhi.n	800b622 <UART_SetConfig+0x506>
 800b5d2:	a201      	add	r2, pc, #4	@ (adr r2, 800b5d8 <UART_SetConfig+0x4bc>)
 800b5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5d8:	0800b5fd 	.word	0x0800b5fd
 800b5dc:	0800b605 	.word	0x0800b605
 800b5e0:	0800b60d 	.word	0x0800b60d
 800b5e4:	0800b623 	.word	0x0800b623
 800b5e8:	0800b613 	.word	0x0800b613
 800b5ec:	0800b623 	.word	0x0800b623
 800b5f0:	0800b623 	.word	0x0800b623
 800b5f4:	0800b623 	.word	0x0800b623
 800b5f8:	0800b61b 	.word	0x0800b61b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b5fc:	f7fc f878 	bl	80076f0 <HAL_RCC_GetPCLK1Freq>
 800b600:	61f8      	str	r0, [r7, #28]
        break;
 800b602:	e014      	b.n	800b62e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b604:	f7fc f88a 	bl	800771c <HAL_RCC_GetPCLK2Freq>
 800b608:	61f8      	str	r0, [r7, #28]
        break;
 800b60a:	e010      	b.n	800b62e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b60c:	4b1e      	ldr	r3, [pc, #120]	@ (800b688 <UART_SetConfig+0x56c>)
 800b60e:	61fb      	str	r3, [r7, #28]
        break;
 800b610:	e00d      	b.n	800b62e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b612:	f7fb ffd5 	bl	80075c0 <HAL_RCC_GetSysClockFreq>
 800b616:	61f8      	str	r0, [r7, #28]
        break;
 800b618:	e009      	b.n	800b62e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b61a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b61e:	61fb      	str	r3, [r7, #28]
        break;
 800b620:	e005      	b.n	800b62e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800b622:	2300      	movs	r3, #0
 800b624:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b626:	2301      	movs	r3, #1
 800b628:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800b62c:	bf00      	nop
    }

    if (pclk != 0U)
 800b62e:	69fb      	ldr	r3, [r7, #28]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d019      	beq.n	800b668 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	685b      	ldr	r3, [r3, #4]
 800b638:	085a      	lsrs	r2, r3, #1
 800b63a:	69fb      	ldr	r3, [r7, #28]
 800b63c:	441a      	add	r2, r3
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	685b      	ldr	r3, [r3, #4]
 800b642:	fbb2 f3f3 	udiv	r3, r2, r3
 800b646:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b648:	69bb      	ldr	r3, [r7, #24]
 800b64a:	2b0f      	cmp	r3, #15
 800b64c:	d909      	bls.n	800b662 <UART_SetConfig+0x546>
 800b64e:	69bb      	ldr	r3, [r7, #24]
 800b650:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b654:	d205      	bcs.n	800b662 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b656:	69bb      	ldr	r3, [r7, #24]
 800b658:	b29a      	uxth	r2, r3
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	60da      	str	r2, [r3, #12]
 800b660:	e002      	b.n	800b668 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800b662:	2301      	movs	r3, #1
 800b664:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	2200      	movs	r2, #0
 800b66c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	2200      	movs	r2, #0
 800b672:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b674:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800b678:	4618      	mov	r0, r3
 800b67a:	3728      	adds	r7, #40	@ 0x28
 800b67c:	46bd      	mov	sp, r7
 800b67e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b682:	bf00      	nop
 800b684:	40008000 	.word	0x40008000
 800b688:	00f42400 	.word	0x00f42400

0800b68c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b68c:	b480      	push	{r7}
 800b68e:	b083      	sub	sp, #12
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b698:	f003 0308 	and.w	r3, r3, #8
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d00a      	beq.n	800b6b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	685b      	ldr	r3, [r3, #4]
 800b6a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	430a      	orrs	r2, r1
 800b6b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6ba:	f003 0301 	and.w	r3, r3, #1
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d00a      	beq.n	800b6d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	685b      	ldr	r3, [r3, #4]
 800b6c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	430a      	orrs	r2, r1
 800b6d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6dc:	f003 0302 	and.w	r3, r3, #2
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d00a      	beq.n	800b6fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	685b      	ldr	r3, [r3, #4]
 800b6ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	430a      	orrs	r2, r1
 800b6f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6fe:	f003 0304 	and.w	r3, r3, #4
 800b702:	2b00      	cmp	r3, #0
 800b704:	d00a      	beq.n	800b71c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	685b      	ldr	r3, [r3, #4]
 800b70c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	430a      	orrs	r2, r1
 800b71a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b720:	f003 0310 	and.w	r3, r3, #16
 800b724:	2b00      	cmp	r3, #0
 800b726:	d00a      	beq.n	800b73e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	689b      	ldr	r3, [r3, #8]
 800b72e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	430a      	orrs	r2, r1
 800b73c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b742:	f003 0320 	and.w	r3, r3, #32
 800b746:	2b00      	cmp	r3, #0
 800b748:	d00a      	beq.n	800b760 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	689b      	ldr	r3, [r3, #8]
 800b750:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	430a      	orrs	r2, r1
 800b75e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d01a      	beq.n	800b7a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	685b      	ldr	r3, [r3, #4]
 800b772:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	430a      	orrs	r2, r1
 800b780:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b786:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b78a:	d10a      	bne.n	800b7a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	685b      	ldr	r3, [r3, #4]
 800b792:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	430a      	orrs	r2, r1
 800b7a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d00a      	beq.n	800b7c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	685b      	ldr	r3, [r3, #4]
 800b7b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	430a      	orrs	r2, r1
 800b7c2:	605a      	str	r2, [r3, #4]
  }
}
 800b7c4:	bf00      	nop
 800b7c6:	370c      	adds	r7, #12
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ce:	4770      	bx	lr

0800b7d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b098      	sub	sp, #96	@ 0x60
 800b7d4:	af02      	add	r7, sp, #8
 800b7d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2200      	movs	r2, #0
 800b7dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b7e0:	f7f9 fb96 	bl	8004f10 <HAL_GetTick>
 800b7e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f003 0308 	and.w	r3, r3, #8
 800b7f0:	2b08      	cmp	r3, #8
 800b7f2:	d12e      	bne.n	800b852 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b7f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b7f8:	9300      	str	r3, [sp, #0]
 800b7fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b802:	6878      	ldr	r0, [r7, #4]
 800b804:	f000 f88c 	bl	800b920 <UART_WaitOnFlagUntilTimeout>
 800b808:	4603      	mov	r3, r0
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d021      	beq.n	800b852 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b816:	e853 3f00 	ldrex	r3, [r3]
 800b81a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b81c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b81e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b822:	653b      	str	r3, [r7, #80]	@ 0x50
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	461a      	mov	r2, r3
 800b82a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b82c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b82e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b830:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b832:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b834:	e841 2300 	strex	r3, r2, [r1]
 800b838:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b83a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d1e6      	bne.n	800b80e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2220      	movs	r2, #32
 800b844:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2200      	movs	r2, #0
 800b84a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b84e:	2303      	movs	r3, #3
 800b850:	e062      	b.n	800b918 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	f003 0304 	and.w	r3, r3, #4
 800b85c:	2b04      	cmp	r3, #4
 800b85e:	d149      	bne.n	800b8f4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b860:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b864:	9300      	str	r3, [sp, #0]
 800b866:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b868:	2200      	movs	r2, #0
 800b86a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f000 f856 	bl	800b920 <UART_WaitOnFlagUntilTimeout>
 800b874:	4603      	mov	r3, r0
 800b876:	2b00      	cmp	r3, #0
 800b878:	d03c      	beq.n	800b8f4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b882:	e853 3f00 	ldrex	r3, [r3]
 800b886:	623b      	str	r3, [r7, #32]
   return(result);
 800b888:	6a3b      	ldr	r3, [r7, #32]
 800b88a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b88e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	461a      	mov	r2, r3
 800b896:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b898:	633b      	str	r3, [r7, #48]	@ 0x30
 800b89a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b89c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b89e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b8a0:	e841 2300 	strex	r3, r2, [r1]
 800b8a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b8a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d1e6      	bne.n	800b87a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	3308      	adds	r3, #8
 800b8b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8b4:	693b      	ldr	r3, [r7, #16]
 800b8b6:	e853 3f00 	ldrex	r3, [r3]
 800b8ba:	60fb      	str	r3, [r7, #12]
   return(result);
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f023 0301 	bic.w	r3, r3, #1
 800b8c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	3308      	adds	r3, #8
 800b8ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b8cc:	61fa      	str	r2, [r7, #28]
 800b8ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8d0:	69b9      	ldr	r1, [r7, #24]
 800b8d2:	69fa      	ldr	r2, [r7, #28]
 800b8d4:	e841 2300 	strex	r3, r2, [r1]
 800b8d8:	617b      	str	r3, [r7, #20]
   return(result);
 800b8da:	697b      	ldr	r3, [r7, #20]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d1e5      	bne.n	800b8ac <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2220      	movs	r2, #32
 800b8e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b8f0:	2303      	movs	r3, #3
 800b8f2:	e011      	b.n	800b918 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2220      	movs	r2, #32
 800b8f8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2220      	movs	r2, #32
 800b8fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2200      	movs	r2, #0
 800b906:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2200      	movs	r2, #0
 800b90c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2200      	movs	r2, #0
 800b912:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800b916:	2300      	movs	r3, #0
}
 800b918:	4618      	mov	r0, r3
 800b91a:	3758      	adds	r7, #88	@ 0x58
 800b91c:	46bd      	mov	sp, r7
 800b91e:	bd80      	pop	{r7, pc}

0800b920 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b084      	sub	sp, #16
 800b924:	af00      	add	r7, sp, #0
 800b926:	60f8      	str	r0, [r7, #12]
 800b928:	60b9      	str	r1, [r7, #8]
 800b92a:	603b      	str	r3, [r7, #0]
 800b92c:	4613      	mov	r3, r2
 800b92e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b930:	e04f      	b.n	800b9d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b932:	69bb      	ldr	r3, [r7, #24]
 800b934:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b938:	d04b      	beq.n	800b9d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b93a:	f7f9 fae9 	bl	8004f10 <HAL_GetTick>
 800b93e:	4602      	mov	r2, r0
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	1ad3      	subs	r3, r2, r3
 800b944:	69ba      	ldr	r2, [r7, #24]
 800b946:	429a      	cmp	r2, r3
 800b948:	d302      	bcc.n	800b950 <UART_WaitOnFlagUntilTimeout+0x30>
 800b94a:	69bb      	ldr	r3, [r7, #24]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d101      	bne.n	800b954 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b950:	2303      	movs	r3, #3
 800b952:	e04e      	b.n	800b9f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f003 0304 	and.w	r3, r3, #4
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d037      	beq.n	800b9d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b962:	68bb      	ldr	r3, [r7, #8]
 800b964:	2b80      	cmp	r3, #128	@ 0x80
 800b966:	d034      	beq.n	800b9d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b968:	68bb      	ldr	r3, [r7, #8]
 800b96a:	2b40      	cmp	r3, #64	@ 0x40
 800b96c:	d031      	beq.n	800b9d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	69db      	ldr	r3, [r3, #28]
 800b974:	f003 0308 	and.w	r3, r3, #8
 800b978:	2b08      	cmp	r3, #8
 800b97a:	d110      	bne.n	800b99e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	2208      	movs	r2, #8
 800b982:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b984:	68f8      	ldr	r0, [r7, #12]
 800b986:	f000 f8ff 	bl	800bb88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	2208      	movs	r2, #8
 800b98e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	2200      	movs	r2, #0
 800b996:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800b99a:	2301      	movs	r3, #1
 800b99c:	e029      	b.n	800b9f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	69db      	ldr	r3, [r3, #28]
 800b9a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b9a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b9ac:	d111      	bne.n	800b9d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b9b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b9b8:	68f8      	ldr	r0, [r7, #12]
 800b9ba:	f000 f8e5 	bl	800bb88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	2220      	movs	r2, #32
 800b9c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800b9ce:	2303      	movs	r3, #3
 800b9d0:	e00f      	b.n	800b9f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	69da      	ldr	r2, [r3, #28]
 800b9d8:	68bb      	ldr	r3, [r7, #8]
 800b9da:	4013      	ands	r3, r2
 800b9dc:	68ba      	ldr	r2, [r7, #8]
 800b9de:	429a      	cmp	r2, r3
 800b9e0:	bf0c      	ite	eq
 800b9e2:	2301      	moveq	r3, #1
 800b9e4:	2300      	movne	r3, #0
 800b9e6:	b2db      	uxtb	r3, r3
 800b9e8:	461a      	mov	r2, r3
 800b9ea:	79fb      	ldrb	r3, [r7, #7]
 800b9ec:	429a      	cmp	r2, r3
 800b9ee:	d0a0      	beq.n	800b932 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b9f0:	2300      	movs	r3, #0
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	3710      	adds	r7, #16
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bd80      	pop	{r7, pc}
	...

0800b9fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b097      	sub	sp, #92	@ 0x5c
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	60f8      	str	r0, [r7, #12]
 800ba04:	60b9      	str	r1, [r7, #8]
 800ba06:	4613      	mov	r3, r2
 800ba08:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	68ba      	ldr	r2, [r7, #8]
 800ba0e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	88fa      	ldrh	r2, [r7, #6]
 800ba14:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	88fa      	ldrh	r2, [r7, #6]
 800ba1c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	2200      	movs	r2, #0
 800ba24:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	689b      	ldr	r3, [r3, #8]
 800ba2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba2e:	d10e      	bne.n	800ba4e <UART_Start_Receive_IT+0x52>
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	691b      	ldr	r3, [r3, #16]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d105      	bne.n	800ba44 <UART_Start_Receive_IT+0x48>
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800ba3e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ba42:	e02d      	b.n	800baa0 <UART_Start_Receive_IT+0xa4>
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	22ff      	movs	r2, #255	@ 0xff
 800ba48:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ba4c:	e028      	b.n	800baa0 <UART_Start_Receive_IT+0xa4>
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	689b      	ldr	r3, [r3, #8]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d10d      	bne.n	800ba72 <UART_Start_Receive_IT+0x76>
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	691b      	ldr	r3, [r3, #16]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d104      	bne.n	800ba68 <UART_Start_Receive_IT+0x6c>
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	22ff      	movs	r2, #255	@ 0xff
 800ba62:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ba66:	e01b      	b.n	800baa0 <UART_Start_Receive_IT+0xa4>
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	227f      	movs	r2, #127	@ 0x7f
 800ba6c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ba70:	e016      	b.n	800baa0 <UART_Start_Receive_IT+0xa4>
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	689b      	ldr	r3, [r3, #8]
 800ba76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ba7a:	d10d      	bne.n	800ba98 <UART_Start_Receive_IT+0x9c>
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	691b      	ldr	r3, [r3, #16]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d104      	bne.n	800ba8e <UART_Start_Receive_IT+0x92>
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	227f      	movs	r2, #127	@ 0x7f
 800ba88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ba8c:	e008      	b.n	800baa0 <UART_Start_Receive_IT+0xa4>
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	223f      	movs	r2, #63	@ 0x3f
 800ba92:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ba96:	e003      	b.n	800baa0 <UART_Start_Receive_IT+0xa4>
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	2200      	movs	r2, #0
 800baa4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	2222      	movs	r2, #34	@ 0x22
 800baac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	3308      	adds	r3, #8
 800bab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800baba:	e853 3f00 	ldrex	r3, [r3]
 800babe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bac2:	f043 0301 	orr.w	r3, r3, #1
 800bac6:	657b      	str	r3, [r7, #84]	@ 0x54
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	3308      	adds	r3, #8
 800bace:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bad0:	64ba      	str	r2, [r7, #72]	@ 0x48
 800bad2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bad6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bad8:	e841 2300 	strex	r3, r2, [r1]
 800badc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800bade:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d1e5      	bne.n	800bab0 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	689b      	ldr	r3, [r3, #8]
 800bae8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800baec:	d107      	bne.n	800bafe <UART_Start_Receive_IT+0x102>
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	691b      	ldr	r3, [r3, #16]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d103      	bne.n	800bafe <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	4a21      	ldr	r2, [pc, #132]	@ (800bb80 <UART_Start_Receive_IT+0x184>)
 800bafa:	669a      	str	r2, [r3, #104]	@ 0x68
 800bafc:	e002      	b.n	800bb04 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	4a20      	ldr	r2, [pc, #128]	@ (800bb84 <UART_Start_Receive_IT+0x188>)
 800bb02:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	691b      	ldr	r3, [r3, #16]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d019      	beq.n	800bb40 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb14:	e853 3f00 	ldrex	r3, [r3]
 800bb18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bb1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb1c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800bb20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	461a      	mov	r2, r3
 800bb28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb2a:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb2c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb2e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bb30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bb32:	e841 2300 	strex	r3, r2, [r1]
 800bb36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bb38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d1e6      	bne.n	800bb0c <UART_Start_Receive_IT+0x110>
 800bb3e:	e018      	b.n	800bb72 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb46:	697b      	ldr	r3, [r7, #20]
 800bb48:	e853 3f00 	ldrex	r3, [r3]
 800bb4c:	613b      	str	r3, [r7, #16]
   return(result);
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	f043 0320 	orr.w	r3, r3, #32
 800bb54:	653b      	str	r3, [r7, #80]	@ 0x50
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	461a      	mov	r2, r3
 800bb5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb5e:	623b      	str	r3, [r7, #32]
 800bb60:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb62:	69f9      	ldr	r1, [r7, #28]
 800bb64:	6a3a      	ldr	r2, [r7, #32]
 800bb66:	e841 2300 	strex	r3, r2, [r1]
 800bb6a:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb6c:	69bb      	ldr	r3, [r7, #24]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d1e6      	bne.n	800bb40 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800bb72:	2300      	movs	r3, #0
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	375c      	adds	r7, #92	@ 0x5c
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr
 800bb80:	0800be79 	.word	0x0800be79
 800bb84:	0800bcc1 	.word	0x0800bcc1

0800bb88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bb88:	b480      	push	{r7}
 800bb8a:	b095      	sub	sp, #84	@ 0x54
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb98:	e853 3f00 	ldrex	r3, [r3]
 800bb9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bb9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bba0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	461a      	mov	r2, r3
 800bbac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbae:	643b      	str	r3, [r7, #64]	@ 0x40
 800bbb0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bbb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bbb6:	e841 2300 	strex	r3, r2, [r1]
 800bbba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bbbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d1e6      	bne.n	800bb90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	3308      	adds	r3, #8
 800bbc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbca:	6a3b      	ldr	r3, [r7, #32]
 800bbcc:	e853 3f00 	ldrex	r3, [r3]
 800bbd0:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbd2:	69fb      	ldr	r3, [r7, #28]
 800bbd4:	f023 0301 	bic.w	r3, r3, #1
 800bbd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	3308      	adds	r3, #8
 800bbe0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bbe2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bbe4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbe6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bbe8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bbea:	e841 2300 	strex	r3, r2, [r1]
 800bbee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bbf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d1e5      	bne.n	800bbc2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbfa:	2b01      	cmp	r3, #1
 800bbfc:	d118      	bne.n	800bc30 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	e853 3f00 	ldrex	r3, [r3]
 800bc0a:	60bb      	str	r3, [r7, #8]
   return(result);
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	f023 0310 	bic.w	r3, r3, #16
 800bc12:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	461a      	mov	r2, r3
 800bc1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc1c:	61bb      	str	r3, [r7, #24]
 800bc1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc20:	6979      	ldr	r1, [r7, #20]
 800bc22:	69ba      	ldr	r2, [r7, #24]
 800bc24:	e841 2300 	strex	r3, r2, [r1]
 800bc28:	613b      	str	r3, [r7, #16]
   return(result);
 800bc2a:	693b      	ldr	r3, [r7, #16]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d1e6      	bne.n	800bbfe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2220      	movs	r2, #32
 800bc34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	2200      	movs	r2, #0
 800bc42:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800bc44:	bf00      	nop
 800bc46:	3754      	adds	r7, #84	@ 0x54
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4e:	4770      	bx	lr

0800bc50 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b084      	sub	sp, #16
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc5c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bc5e:	68f8      	ldr	r0, [r7, #12]
 800bc60:	f7ff fa46 	bl	800b0f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bc64:	bf00      	nop
 800bc66:	3710      	adds	r7, #16
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	bd80      	pop	{r7, pc}

0800bc6c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b088      	sub	sp, #32
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	e853 3f00 	ldrex	r3, [r3]
 800bc80:	60bb      	str	r3, [r7, #8]
   return(result);
 800bc82:	68bb      	ldr	r3, [r7, #8]
 800bc84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc88:	61fb      	str	r3, [r7, #28]
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	461a      	mov	r2, r3
 800bc90:	69fb      	ldr	r3, [r7, #28]
 800bc92:	61bb      	str	r3, [r7, #24]
 800bc94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc96:	6979      	ldr	r1, [r7, #20]
 800bc98:	69ba      	ldr	r2, [r7, #24]
 800bc9a:	e841 2300 	strex	r3, r2, [r1]
 800bc9e:	613b      	str	r3, [r7, #16]
   return(result);
 800bca0:	693b      	ldr	r3, [r7, #16]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d1e6      	bne.n	800bc74 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	2220      	movs	r2, #32
 800bcaa:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	f7ff fa12 	bl	800b0dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bcb8:	bf00      	nop
 800bcba:	3720      	adds	r7, #32
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}

0800bcc0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b09c      	sub	sp, #112	@ 0x70
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bcce:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcd8:	2b22      	cmp	r3, #34	@ 0x22
 800bcda:	f040 80be 	bne.w	800be5a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bce4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bce8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800bcec:	b2d9      	uxtb	r1, r3
 800bcee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bcf2:	b2da      	uxtb	r2, r3
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bcf8:	400a      	ands	r2, r1
 800bcfa:	b2d2      	uxtb	r2, r2
 800bcfc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd02:	1c5a      	adds	r2, r3, #1
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bd0e:	b29b      	uxth	r3, r3
 800bd10:	3b01      	subs	r3, #1
 800bd12:	b29a      	uxth	r2, r3
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bd20:	b29b      	uxth	r3, r3
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	f040 80a1 	bne.w	800be6a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd30:	e853 3f00 	ldrex	r3, [r3]
 800bd34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bd36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	461a      	mov	r2, r3
 800bd44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd46:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd48:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bd4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bd4e:	e841 2300 	strex	r3, r2, [r1]
 800bd52:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bd54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d1e6      	bne.n	800bd28 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	3308      	adds	r3, #8
 800bd60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd64:	e853 3f00 	ldrex	r3, [r3]
 800bd68:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bd6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd6c:	f023 0301 	bic.w	r3, r3, #1
 800bd70:	667b      	str	r3, [r7, #100]	@ 0x64
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	3308      	adds	r3, #8
 800bd78:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bd7a:	647a      	str	r2, [r7, #68]	@ 0x44
 800bd7c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd7e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bd80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bd82:	e841 2300 	strex	r3, r2, [r1]
 800bd86:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bd88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d1e5      	bne.n	800bd5a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	2220      	movs	r2, #32
 800bd92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	2200      	movs	r2, #0
 800bd9a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2200      	movs	r2, #0
 800bda0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	4a33      	ldr	r2, [pc, #204]	@ (800be74 <UART_RxISR_8BIT+0x1b4>)
 800bda8:	4293      	cmp	r3, r2
 800bdaa:	d01f      	beq.n	800bdec <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	685b      	ldr	r3, [r3, #4]
 800bdb2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d018      	beq.n	800bdec <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc2:	e853 3f00 	ldrex	r3, [r3]
 800bdc6:	623b      	str	r3, [r7, #32]
   return(result);
 800bdc8:	6a3b      	ldr	r3, [r7, #32]
 800bdca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bdce:	663b      	str	r3, [r7, #96]	@ 0x60
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	461a      	mov	r2, r3
 800bdd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bdd8:	633b      	str	r3, [r7, #48]	@ 0x30
 800bdda:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bddc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bdde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bde0:	e841 2300 	strex	r3, r2, [r1]
 800bde4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bde6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d1e6      	bne.n	800bdba <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bdf0:	2b01      	cmp	r3, #1
 800bdf2:	d12e      	bne.n	800be52 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	e853 3f00 	ldrex	r3, [r3]
 800be06:	60fb      	str	r3, [r7, #12]
   return(result);
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	f023 0310 	bic.w	r3, r3, #16
 800be0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	461a      	mov	r2, r3
 800be16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800be18:	61fb      	str	r3, [r7, #28]
 800be1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be1c:	69b9      	ldr	r1, [r7, #24]
 800be1e:	69fa      	ldr	r2, [r7, #28]
 800be20:	e841 2300 	strex	r3, r2, [r1]
 800be24:	617b      	str	r3, [r7, #20]
   return(result);
 800be26:	697b      	ldr	r3, [r7, #20]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d1e6      	bne.n	800bdfa <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	69db      	ldr	r3, [r3, #28]
 800be32:	f003 0310 	and.w	r3, r3, #16
 800be36:	2b10      	cmp	r3, #16
 800be38:	d103      	bne.n	800be42 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	2210      	movs	r2, #16
 800be40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800be48:	4619      	mov	r1, r3
 800be4a:	6878      	ldr	r0, [r7, #4]
 800be4c:	f7ff f95a 	bl	800b104 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800be50:	e00b      	b.n	800be6a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f7f5 f9f4 	bl	8001240 <HAL_UART_RxCpltCallback>
}
 800be58:	e007      	b.n	800be6a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	699a      	ldr	r2, [r3, #24]
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f042 0208 	orr.w	r2, r2, #8
 800be68:	619a      	str	r2, [r3, #24]
}
 800be6a:	bf00      	nop
 800be6c:	3770      	adds	r7, #112	@ 0x70
 800be6e:	46bd      	mov	sp, r7
 800be70:	bd80      	pop	{r7, pc}
 800be72:	bf00      	nop
 800be74:	40008000 	.word	0x40008000

0800be78 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b09c      	sub	sp, #112	@ 0x70
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800be86:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be90:	2b22      	cmp	r3, #34	@ 0x22
 800be92:	f040 80be 	bne.w	800c012 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be9c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bea4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800bea6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800beaa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800beae:	4013      	ands	r3, r2
 800beb0:	b29a      	uxth	r2, r3
 800beb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800beb4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800beba:	1c9a      	adds	r2, r3, #2
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bec6:	b29b      	uxth	r3, r3
 800bec8:	3b01      	subs	r3, #1
 800beca:	b29a      	uxth	r2, r3
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bed8:	b29b      	uxth	r3, r3
 800beda:	2b00      	cmp	r3, #0
 800bedc:	f040 80a1 	bne.w	800c022 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bee6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bee8:	e853 3f00 	ldrex	r3, [r3]
 800beec:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800beee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bef0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bef4:	667b      	str	r3, [r7, #100]	@ 0x64
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	461a      	mov	r2, r3
 800befc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800befe:	657b      	str	r3, [r7, #84]	@ 0x54
 800bf00:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf02:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bf04:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bf06:	e841 2300 	strex	r3, r2, [r1]
 800bf0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bf0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d1e6      	bne.n	800bee0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	3308      	adds	r3, #8
 800bf18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf1c:	e853 3f00 	ldrex	r3, [r3]
 800bf20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bf22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf24:	f023 0301 	bic.w	r3, r3, #1
 800bf28:	663b      	str	r3, [r7, #96]	@ 0x60
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	3308      	adds	r3, #8
 800bf30:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bf32:	643a      	str	r2, [r7, #64]	@ 0x40
 800bf34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bf38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bf3a:	e841 2300 	strex	r3, r2, [r1]
 800bf3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bf40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d1e5      	bne.n	800bf12 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	2220      	movs	r2, #32
 800bf4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	2200      	movs	r2, #0
 800bf52:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2200      	movs	r2, #0
 800bf58:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	4a33      	ldr	r2, [pc, #204]	@ (800c02c <UART_RxISR_16BIT+0x1b4>)
 800bf60:	4293      	cmp	r3, r2
 800bf62:	d01f      	beq.n	800bfa4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	685b      	ldr	r3, [r3, #4]
 800bf6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d018      	beq.n	800bfa4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf78:	6a3b      	ldr	r3, [r7, #32]
 800bf7a:	e853 3f00 	ldrex	r3, [r3]
 800bf7e:	61fb      	str	r3, [r7, #28]
   return(result);
 800bf80:	69fb      	ldr	r3, [r7, #28]
 800bf82:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bf86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	461a      	mov	r2, r3
 800bf8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bf90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bf92:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bf96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf98:	e841 2300 	strex	r3, r2, [r1]
 800bf9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bf9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d1e6      	bne.n	800bf72 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bfa8:	2b01      	cmp	r3, #1
 800bfaa:	d12e      	bne.n	800c00a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	e853 3f00 	ldrex	r3, [r3]
 800bfbe:	60bb      	str	r3, [r7, #8]
   return(result);
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	f023 0310 	bic.w	r3, r3, #16
 800bfc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	461a      	mov	r2, r3
 800bfce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bfd0:	61bb      	str	r3, [r7, #24]
 800bfd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfd4:	6979      	ldr	r1, [r7, #20]
 800bfd6:	69ba      	ldr	r2, [r7, #24]
 800bfd8:	e841 2300 	strex	r3, r2, [r1]
 800bfdc:	613b      	str	r3, [r7, #16]
   return(result);
 800bfde:	693b      	ldr	r3, [r7, #16]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d1e6      	bne.n	800bfb2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	69db      	ldr	r3, [r3, #28]
 800bfea:	f003 0310 	and.w	r3, r3, #16
 800bfee:	2b10      	cmp	r3, #16
 800bff0:	d103      	bne.n	800bffa <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	2210      	movs	r2, #16
 800bff8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c000:	4619      	mov	r1, r3
 800c002:	6878      	ldr	r0, [r7, #4]
 800c004:	f7ff f87e 	bl	800b104 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c008:	e00b      	b.n	800c022 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800c00a:	6878      	ldr	r0, [r7, #4]
 800c00c:	f7f5 f918 	bl	8001240 <HAL_UART_RxCpltCallback>
}
 800c010:	e007      	b.n	800c022 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	699a      	ldr	r2, [r3, #24]
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	f042 0208 	orr.w	r2, r2, #8
 800c020:	619a      	str	r2, [r3, #24]
}
 800c022:	bf00      	nop
 800c024:	3770      	adds	r7, #112	@ 0x70
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}
 800c02a:	bf00      	nop
 800c02c:	40008000 	.word	0x40008000

0800c030 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c030:	b480      	push	{r7}
 800c032:	b083      	sub	sp, #12
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c038:	bf00      	nop
 800c03a:	370c      	adds	r7, #12
 800c03c:	46bd      	mov	sp, r7
 800c03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c042:	4770      	bx	lr

0800c044 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c044:	b084      	sub	sp, #16
 800c046:	b580      	push	{r7, lr}
 800c048:	b084      	sub	sp, #16
 800c04a:	af00      	add	r7, sp, #0
 800c04c:	6078      	str	r0, [r7, #4]
 800c04e:	f107 001c 	add.w	r0, r7, #28
 800c052:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	68db      	ldr	r3, [r3, #12]
 800c05a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800c062:	6878      	ldr	r0, [r7, #4]
 800c064:	f000 fa68 	bl	800c538 <USB_CoreReset>
 800c068:	4603      	mov	r3, r0
 800c06a:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800c06c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c070:	2b00      	cmp	r3, #0
 800c072:	d106      	bne.n	800c082 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c078:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	639a      	str	r2, [r3, #56]	@ 0x38
 800c080:	e005      	b.n	800c08e <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c086:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800c08e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c090:	4618      	mov	r0, r3
 800c092:	3710      	adds	r7, #16
 800c094:	46bd      	mov	sp, r7
 800c096:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c09a:	b004      	add	sp, #16
 800c09c:	4770      	bx	lr

0800c09e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c09e:	b480      	push	{r7}
 800c0a0:	b083      	sub	sp, #12
 800c0a2:	af00      	add	r7, sp, #0
 800c0a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	689b      	ldr	r3, [r3, #8]
 800c0aa:	f023 0201 	bic.w	r2, r3, #1
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c0b2:	2300      	movs	r3, #0
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	370c      	adds	r7, #12
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0be:	4770      	bx	lr

0800c0c0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b084      	sub	sp, #16
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
 800c0c8:	460b      	mov	r3, r1
 800c0ca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	68db      	ldr	r3, [r3, #12]
 800c0d4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c0dc:	78fb      	ldrb	r3, [r7, #3]
 800c0de:	2b01      	cmp	r3, #1
 800c0e0:	d115      	bne.n	800c10e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	68db      	ldr	r3, [r3, #12]
 800c0e6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c0ee:	200a      	movs	r0, #10
 800c0f0:	f7f8 ff1a 	bl	8004f28 <HAL_Delay>
      ms += 10U;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	330a      	adds	r3, #10
 800c0f8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c0fa:	6878      	ldr	r0, [r7, #4]
 800c0fc:	f000 fa0e 	bl	800c51c <USB_GetMode>
 800c100:	4603      	mov	r3, r0
 800c102:	2b01      	cmp	r3, #1
 800c104:	d01e      	beq.n	800c144 <USB_SetCurrentMode+0x84>
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	2bc7      	cmp	r3, #199	@ 0xc7
 800c10a:	d9f0      	bls.n	800c0ee <USB_SetCurrentMode+0x2e>
 800c10c:	e01a      	b.n	800c144 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c10e:	78fb      	ldrb	r3, [r7, #3]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d115      	bne.n	800c140 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	68db      	ldr	r3, [r3, #12]
 800c118:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c120:	200a      	movs	r0, #10
 800c122:	f7f8 ff01 	bl	8004f28 <HAL_Delay>
      ms += 10U;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	330a      	adds	r3, #10
 800c12a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f000 f9f5 	bl	800c51c <USB_GetMode>
 800c132:	4603      	mov	r3, r0
 800c134:	2b00      	cmp	r3, #0
 800c136:	d005      	beq.n	800c144 <USB_SetCurrentMode+0x84>
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	2bc7      	cmp	r3, #199	@ 0xc7
 800c13c:	d9f0      	bls.n	800c120 <USB_SetCurrentMode+0x60>
 800c13e:	e001      	b.n	800c144 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c140:	2301      	movs	r3, #1
 800c142:	e005      	b.n	800c150 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	2bc8      	cmp	r3, #200	@ 0xc8
 800c148:	d101      	bne.n	800c14e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c14a:	2301      	movs	r3, #1
 800c14c:	e000      	b.n	800c150 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c14e:	2300      	movs	r3, #0
}
 800c150:	4618      	mov	r0, r3
 800c152:	3710      	adds	r7, #16
 800c154:	46bd      	mov	sp, r7
 800c156:	bd80      	pop	{r7, pc}

0800c158 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c158:	b084      	sub	sp, #16
 800c15a:	b580      	push	{r7, lr}
 800c15c:	b086      	sub	sp, #24
 800c15e:	af00      	add	r7, sp, #0
 800c160:	6078      	str	r0, [r7, #4]
 800c162:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800c166:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c16a:	2300      	movs	r3, #0
 800c16c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c172:	2300      	movs	r3, #0
 800c174:	613b      	str	r3, [r7, #16]
 800c176:	e009      	b.n	800c18c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c178:	687a      	ldr	r2, [r7, #4]
 800c17a:	693b      	ldr	r3, [r7, #16]
 800c17c:	3340      	adds	r3, #64	@ 0x40
 800c17e:	009b      	lsls	r3, r3, #2
 800c180:	4413      	add	r3, r2
 800c182:	2200      	movs	r2, #0
 800c184:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c186:	693b      	ldr	r3, [r7, #16]
 800c188:	3301      	adds	r3, #1
 800c18a:	613b      	str	r3, [r7, #16]
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	2b0e      	cmp	r3, #14
 800c190:	d9f2      	bls.n	800c178 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c192:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c196:	2b00      	cmp	r3, #0
 800c198:	d11c      	bne.n	800c1d4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c1a0:	685b      	ldr	r3, [r3, #4]
 800c1a2:	68fa      	ldr	r2, [r7, #12]
 800c1a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c1a8:	f043 0302 	orr.w	r3, r3, #2
 800c1ac:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1b2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	601a      	str	r2, [r3, #0]
 800c1d2:	e005      	b.n	800c1e0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1d8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c1e6:	461a      	mov	r2, r3
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c1ec:	2103      	movs	r1, #3
 800c1ee:	6878      	ldr	r0, [r7, #4]
 800c1f0:	f000 f95a 	bl	800c4a8 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c1f4:	2110      	movs	r1, #16
 800c1f6:	6878      	ldr	r0, [r7, #4]
 800c1f8:	f000 f8f6 	bl	800c3e8 <USB_FlushTxFifo>
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d001      	beq.n	800c206 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800c202:	2301      	movs	r3, #1
 800c204:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c206:	6878      	ldr	r0, [r7, #4]
 800c208:	f000 f920 	bl	800c44c <USB_FlushRxFifo>
 800c20c:	4603      	mov	r3, r0
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d001      	beq.n	800c216 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800c212:	2301      	movs	r3, #1
 800c214:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c21c:	461a      	mov	r2, r3
 800c21e:	2300      	movs	r3, #0
 800c220:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c228:	461a      	mov	r2, r3
 800c22a:	2300      	movs	r3, #0
 800c22c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c234:	461a      	mov	r2, r3
 800c236:	2300      	movs	r3, #0
 800c238:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c23a:	2300      	movs	r3, #0
 800c23c:	613b      	str	r3, [r7, #16]
 800c23e:	e043      	b.n	800c2c8 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c240:	693b      	ldr	r3, [r7, #16]
 800c242:	015a      	lsls	r2, r3, #5
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	4413      	add	r3, r2
 800c248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c252:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c256:	d118      	bne.n	800c28a <USB_DevInit+0x132>
    {
      if (i == 0U)
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d10a      	bne.n	800c274 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c25e:	693b      	ldr	r3, [r7, #16]
 800c260:	015a      	lsls	r2, r3, #5
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	4413      	add	r3, r2
 800c266:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c26a:	461a      	mov	r2, r3
 800c26c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c270:	6013      	str	r3, [r2, #0]
 800c272:	e013      	b.n	800c29c <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c274:	693b      	ldr	r3, [r7, #16]
 800c276:	015a      	lsls	r2, r3, #5
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	4413      	add	r3, r2
 800c27c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c280:	461a      	mov	r2, r3
 800c282:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c286:	6013      	str	r3, [r2, #0]
 800c288:	e008      	b.n	800c29c <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c28a:	693b      	ldr	r3, [r7, #16]
 800c28c:	015a      	lsls	r2, r3, #5
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	4413      	add	r3, r2
 800c292:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c296:	461a      	mov	r2, r3
 800c298:	2300      	movs	r3, #0
 800c29a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c29c:	693b      	ldr	r3, [r7, #16]
 800c29e:	015a      	lsls	r2, r3, #5
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	4413      	add	r3, r2
 800c2a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c2ae:	693b      	ldr	r3, [r7, #16]
 800c2b0:	015a      	lsls	r2, r3, #5
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	4413      	add	r3, r2
 800c2b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2ba:	461a      	mov	r2, r3
 800c2bc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c2c0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c2c2:	693b      	ldr	r3, [r7, #16]
 800c2c4:	3301      	adds	r3, #1
 800c2c6:	613b      	str	r3, [r7, #16]
 800c2c8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	693b      	ldr	r3, [r7, #16]
 800c2d0:	4293      	cmp	r3, r2
 800c2d2:	d3b5      	bcc.n	800c240 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	613b      	str	r3, [r7, #16]
 800c2d8:	e043      	b.n	800c362 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c2da:	693b      	ldr	r3, [r7, #16]
 800c2dc:	015a      	lsls	r2, r3, #5
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	4413      	add	r3, r2
 800c2e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c2ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c2f0:	d118      	bne.n	800c324 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d10a      	bne.n	800c30e <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c2f8:	693b      	ldr	r3, [r7, #16]
 800c2fa:	015a      	lsls	r2, r3, #5
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	4413      	add	r3, r2
 800c300:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c304:	461a      	mov	r2, r3
 800c306:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c30a:	6013      	str	r3, [r2, #0]
 800c30c:	e013      	b.n	800c336 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c30e:	693b      	ldr	r3, [r7, #16]
 800c310:	015a      	lsls	r2, r3, #5
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	4413      	add	r3, r2
 800c316:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c31a:	461a      	mov	r2, r3
 800c31c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c320:	6013      	str	r3, [r2, #0]
 800c322:	e008      	b.n	800c336 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c324:	693b      	ldr	r3, [r7, #16]
 800c326:	015a      	lsls	r2, r3, #5
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	4413      	add	r3, r2
 800c32c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c330:	461a      	mov	r2, r3
 800c332:	2300      	movs	r3, #0
 800c334:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c336:	693b      	ldr	r3, [r7, #16]
 800c338:	015a      	lsls	r2, r3, #5
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	4413      	add	r3, r2
 800c33e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c342:	461a      	mov	r2, r3
 800c344:	2300      	movs	r3, #0
 800c346:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	015a      	lsls	r2, r3, #5
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	4413      	add	r3, r2
 800c350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c354:	461a      	mov	r2, r3
 800c356:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c35a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c35c:	693b      	ldr	r3, [r7, #16]
 800c35e:	3301      	adds	r3, #1
 800c360:	613b      	str	r3, [r7, #16]
 800c362:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c366:	461a      	mov	r2, r3
 800c368:	693b      	ldr	r3, [r7, #16]
 800c36a:	4293      	cmp	r3, r2
 800c36c:	d3b5      	bcc.n	800c2da <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c374:	691b      	ldr	r3, [r3, #16]
 800c376:	68fa      	ldr	r2, [r7, #12]
 800c378:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c37c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c380:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2200      	movs	r2, #0
 800c386:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800c38e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	699b      	ldr	r3, [r3, #24]
 800c394:	f043 0210 	orr.w	r2, r3, #16
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	699a      	ldr	r2, [r3, #24]
 800c3a0:	4b10      	ldr	r3, [pc, #64]	@ (800c3e4 <USB_DevInit+0x28c>)
 800c3a2:	4313      	orrs	r3, r2
 800c3a4:	687a      	ldr	r2, [r7, #4]
 800c3a6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c3a8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d005      	beq.n	800c3bc <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	699b      	ldr	r3, [r3, #24]
 800c3b4:	f043 0208 	orr.w	r2, r3, #8
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c3bc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c3c0:	2b01      	cmp	r3, #1
 800c3c2:	d107      	bne.n	800c3d4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	699b      	ldr	r3, [r3, #24]
 800c3c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c3cc:	f043 0304 	orr.w	r3, r3, #4
 800c3d0:	687a      	ldr	r2, [r7, #4]
 800c3d2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c3d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	3718      	adds	r7, #24
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c3e0:	b004      	add	sp, #16
 800c3e2:	4770      	bx	lr
 800c3e4:	803c3800 	.word	0x803c3800

0800c3e8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c3e8:	b480      	push	{r7}
 800c3ea:	b085      	sub	sp, #20
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
 800c3f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c402:	d901      	bls.n	800c408 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c404:	2303      	movs	r3, #3
 800c406:	e01b      	b.n	800c440 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	691b      	ldr	r3, [r3, #16]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	daf2      	bge.n	800c3f6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c410:	2300      	movs	r3, #0
 800c412:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	019b      	lsls	r3, r3, #6
 800c418:	f043 0220 	orr.w	r2, r3, #32
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	3301      	adds	r3, #1
 800c424:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c42c:	d901      	bls.n	800c432 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c42e:	2303      	movs	r3, #3
 800c430:	e006      	b.n	800c440 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	691b      	ldr	r3, [r3, #16]
 800c436:	f003 0320 	and.w	r3, r3, #32
 800c43a:	2b20      	cmp	r3, #32
 800c43c:	d0f0      	beq.n	800c420 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c43e:	2300      	movs	r3, #0
}
 800c440:	4618      	mov	r0, r3
 800c442:	3714      	adds	r7, #20
 800c444:	46bd      	mov	sp, r7
 800c446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44a:	4770      	bx	lr

0800c44c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c44c:	b480      	push	{r7}
 800c44e:	b085      	sub	sp, #20
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c454:	2300      	movs	r3, #0
 800c456:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	3301      	adds	r3, #1
 800c45c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c464:	d901      	bls.n	800c46a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c466:	2303      	movs	r3, #3
 800c468:	e018      	b.n	800c49c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	691b      	ldr	r3, [r3, #16]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	daf2      	bge.n	800c458 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c472:	2300      	movs	r3, #0
 800c474:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2210      	movs	r2, #16
 800c47a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	3301      	adds	r3, #1
 800c480:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c488:	d901      	bls.n	800c48e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c48a:	2303      	movs	r3, #3
 800c48c:	e006      	b.n	800c49c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	691b      	ldr	r3, [r3, #16]
 800c492:	f003 0310 	and.w	r3, r3, #16
 800c496:	2b10      	cmp	r3, #16
 800c498:	d0f0      	beq.n	800c47c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c49a:	2300      	movs	r3, #0
}
 800c49c:	4618      	mov	r0, r3
 800c49e:	3714      	adds	r7, #20
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a6:	4770      	bx	lr

0800c4a8 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b085      	sub	sp, #20
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4be:	681a      	ldr	r2, [r3, #0]
 800c4c0:	78fb      	ldrb	r3, [r7, #3]
 800c4c2:	68f9      	ldr	r1, [r7, #12]
 800c4c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c4c8:	4313      	orrs	r3, r2
 800c4ca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c4cc:	2300      	movs	r3, #0
}
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	3714      	adds	r7, #20
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d8:	4770      	bx	lr

0800c4da <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c4da:	b480      	push	{r7}
 800c4dc:	b085      	sub	sp, #20
 800c4de:	af00      	add	r7, sp, #0
 800c4e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	68fa      	ldr	r2, [r7, #12]
 800c4f0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c4f4:	f023 0303 	bic.w	r3, r3, #3
 800c4f8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c500:	685b      	ldr	r3, [r3, #4]
 800c502:	68fa      	ldr	r2, [r7, #12]
 800c504:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c508:	f043 0302 	orr.w	r3, r3, #2
 800c50c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c50e:	2300      	movs	r3, #0
}
 800c510:	4618      	mov	r0, r3
 800c512:	3714      	adds	r7, #20
 800c514:	46bd      	mov	sp, r7
 800c516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51a:	4770      	bx	lr

0800c51c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800c51c:	b480      	push	{r7}
 800c51e:	b083      	sub	sp, #12
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	695b      	ldr	r3, [r3, #20]
 800c528:	f003 0301 	and.w	r3, r3, #1
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	370c      	adds	r7, #12
 800c530:	46bd      	mov	sp, r7
 800c532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c536:	4770      	bx	lr

0800c538 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c538:	b480      	push	{r7}
 800c53a:	b085      	sub	sp, #20
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c540:	2300      	movs	r3, #0
 800c542:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	3301      	adds	r3, #1
 800c548:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c550:	d901      	bls.n	800c556 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c552:	2303      	movs	r3, #3
 800c554:	e022      	b.n	800c59c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	691b      	ldr	r3, [r3, #16]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	daf2      	bge.n	800c544 <USB_CoreReset+0xc>

  count = 10U;
 800c55e:	230a      	movs	r3, #10
 800c560:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800c562:	e002      	b.n	800c56a <USB_CoreReset+0x32>
  {
    count--;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	3b01      	subs	r3, #1
 800c568:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d1f9      	bne.n	800c564 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	691b      	ldr	r3, [r3, #16]
 800c574:	f043 0201 	orr.w	r2, r3, #1
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	3301      	adds	r3, #1
 800c580:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c588:	d901      	bls.n	800c58e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800c58a:	2303      	movs	r3, #3
 800c58c:	e006      	b.n	800c59c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	691b      	ldr	r3, [r3, #16]
 800c592:	f003 0301 	and.w	r3, r3, #1
 800c596:	2b01      	cmp	r3, #1
 800c598:	d0f0      	beq.n	800c57c <USB_CoreReset+0x44>

  return HAL_OK;
 800c59a:	2300      	movs	r3, #0
}
 800c59c:	4618      	mov	r0, r3
 800c59e:	3714      	adds	r7, #20
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a6:	4770      	bx	lr

0800c5a8 <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b08a      	sub	sp, #40	@ 0x28
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	60f8      	str	r0, [r7, #12]
 800c5b0:	60b9      	str	r1, [r7, #8]
 800c5b2:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 800c5bc:	2300      	movs	r3, #0
 800c5be:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d106      	bne.n	800c5d4 <sendMessageVector+0x2c>
 800c5c6:	4b6a      	ldr	r3, [pc, #424]	@ (800c770 <sendMessageVector+0x1c8>)
 800c5c8:	4a6a      	ldr	r2, [pc, #424]	@ (800c774 <sendMessageVector+0x1cc>)
 800c5ca:	f240 3116 	movw	r1, #790	@ 0x316
 800c5ce:	486a      	ldr	r0, [pc, #424]	@ (800c778 <sendMessageVector+0x1d0>)
 800c5d0:	f007 fea2 	bl	8014318 <__assert_func>
    assert( pIoVec != NULL );
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d106      	bne.n	800c5e8 <sendMessageVector+0x40>
 800c5da:	4b68      	ldr	r3, [pc, #416]	@ (800c77c <sendMessageVector+0x1d4>)
 800c5dc:	4a65      	ldr	r2, [pc, #404]	@ (800c774 <sendMessageVector+0x1cc>)
 800c5de:	f240 3117 	movw	r1, #791	@ 0x317
 800c5e2:	4865      	ldr	r0, [pc, #404]	@ (800c778 <sendMessageVector+0x1d0>)
 800c5e4:	f007 fe98 	bl	8014318 <__assert_func>
    assert( pContext->getTime != NULL );
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d106      	bne.n	800c5fe <sendMessageVector+0x56>
 800c5f0:	4b63      	ldr	r3, [pc, #396]	@ (800c780 <sendMessageVector+0x1d8>)
 800c5f2:	4a60      	ldr	r2, [pc, #384]	@ (800c774 <sendMessageVector+0x1cc>)
 800c5f4:	f44f 7146 	mov.w	r1, #792	@ 0x318
 800c5f8:	485f      	ldr	r0, [pc, #380]	@ (800c778 <sendMessageVector+0x1d0>)
 800c5fa:	f007 fe8d 	bl	8014318 <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	695b      	ldr	r3, [r3, #20]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d106      	bne.n	800c614 <sendMessageVector+0x6c>
 800c606:	4b5f      	ldr	r3, [pc, #380]	@ (800c784 <sendMessageVector+0x1dc>)
 800c608:	4a5a      	ldr	r2, [pc, #360]	@ (800c774 <sendMessageVector+0x1cc>)
 800c60a:	f240 311a 	movw	r1, #794	@ 0x31a
 800c60e:	485a      	ldr	r0, [pc, #360]	@ (800c778 <sendMessageVector+0x1d0>)
 800c610:	f007 fe82 	bl	8014318 <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800c614:	68bb      	ldr	r3, [r7, #8]
 800c616:	623b      	str	r3, [r7, #32]
 800c618:	e007      	b.n	800c62a <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 800c61a:	6a3b      	ldr	r3, [r7, #32]
 800c61c:	685b      	ldr	r3, [r3, #4]
 800c61e:	69ba      	ldr	r2, [r7, #24]
 800c620:	4413      	add	r3, r2
 800c622:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800c624:	6a3b      	ldr	r3, [r7, #32]
 800c626:	3308      	adds	r3, #8
 800c628:	623b      	str	r3, [r7, #32]
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800c630:	3b01      	subs	r3, #1
 800c632:	00db      	lsls	r3, r3, #3
 800c634:	68ba      	ldr	r2, [r7, #8]
 800c636:	4413      	add	r3, r2
 800c638:	6a3a      	ldr	r2, [r7, #32]
 800c63a:	429a      	cmp	r2, r3
 800c63c:	d9ed      	bls.n	800c61a <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 800c63e:	68bb      	ldr	r3, [r7, #8]
 800c640:	623b      	str	r3, [r7, #32]

    /* Note the start time. */
    startTime = pContext->getTime();
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c646:	4798      	blx	r3
 800c648:	6138      	str	r0, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800c64a:	e082      	b.n	800c752 <sendMessageVector+0x1aa>
    {
        if( pContext->transportInterface.writev != NULL )
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	699b      	ldr	r3, [r3, #24]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d008      	beq.n	800c666 <sendMessageVector+0xbe>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	699b      	ldr	r3, [r3, #24]
 800c658:	68fa      	ldr	r2, [r7, #12]
 800c65a:	69d0      	ldr	r0, [r2, #28]
 800c65c:	69fa      	ldr	r2, [r7, #28]
 800c65e:	6a39      	ldr	r1, [r7, #32]
 800c660:	4798      	blx	r3
 800c662:	6278      	str	r0, [r7, #36]	@ 0x24
 800c664:	e009      	b.n	800c67a <sendMessageVector+0xd2>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	695b      	ldr	r3, [r3, #20]
 800c66a:	68fa      	ldr	r2, [r7, #12]
 800c66c:	69d0      	ldr	r0, [r2, #28]
 800c66e:	6a3a      	ldr	r2, [r7, #32]
 800c670:	6811      	ldr	r1, [r2, #0]
 800c672:	6a3a      	ldr	r2, [r7, #32]
 800c674:	6852      	ldr	r2, [r2, #4]
 800c676:	4798      	blx	r3
 800c678:	6278      	str	r0, [r7, #36]	@ 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 800c67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	dd17      	ble.n	800c6b0 <sendMessageVector+0x108>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800c680:	69ba      	ldr	r2, [r7, #24]
 800c682:	697b      	ldr	r3, [r7, #20]
 800c684:	1ad3      	subs	r3, r2, r3
 800c686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c688:	429a      	cmp	r2, r3
 800c68a:	dd06      	ble.n	800c69a <sendMessageVector+0xf2>
 800c68c:	4b3e      	ldr	r3, [pc, #248]	@ (800c788 <sendMessageVector+0x1e0>)
 800c68e:	4a39      	ldr	r2, [pc, #228]	@ (800c774 <sendMessageVector+0x1cc>)
 800c690:	f240 313b 	movw	r1, #827	@ 0x33b
 800c694:	4838      	ldr	r0, [pc, #224]	@ (800c778 <sendMessageVector+0x1d0>)
 800c696:	f007 fe3f 	bl	8014318 <__assert_func>

            bytesSentOrError += sendResult;
 800c69a:	697a      	ldr	r2, [r7, #20]
 800c69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c69e:	4413      	add	r3, r2
 800c6a0:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6a6:	4798      	blx	r3
 800c6a8:	4602      	mov	r2, r0
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	635a      	str	r2, [r3, #52]	@ 0x34
 800c6ae:	e00d      	b.n	800c6cc <sendMessageVector+0x124>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800c6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	da0a      	bge.n	800c6cc <sendMessageVector+0x124>
        {
            bytesSentOrError = sendResult;
 800c6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6b8:	617b      	str	r3, [r7, #20]
            LogError( ( "sendMessageVector: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	d103      	bne.n	800c6cc <sendMessageVector+0x124>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	2202      	movs	r2, #2
 800c6c8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) > MQTT_SEND_TIMEOUT_MS )
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6d0:	4798      	blx	r3
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	6939      	ldr	r1, [r7, #16]
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	f000 f8f2 	bl	800c8c0 <calculateElapsedTime>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d83e      	bhi.n	800c764 <sendMessageVector+0x1bc>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800c6e6:	e00b      	b.n	800c700 <sendMessageVector+0x158>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 800c6e8:	6a3b      	ldr	r3, [r7, #32]
 800c6ea:	685b      	ldr	r3, [r3, #4]
 800c6ec:	461a      	mov	r2, r3
 800c6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6f0:	1a9b      	subs	r3, r3, r2
 800c6f2:	627b      	str	r3, [r7, #36]	@ 0x24
            pIoVectIterator++;
 800c6f4:	6a3b      	ldr	r3, [r7, #32]
 800c6f6:	3308      	adds	r3, #8
 800c6f8:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 800c6fa:	69fb      	ldr	r3, [r7, #28]
 800c6fc:	3b01      	subs	r3, #1
 800c6fe:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800c706:	3b01      	subs	r3, #1
 800c708:	00db      	lsls	r3, r3, #3
 800c70a:	68ba      	ldr	r2, [r7, #8]
 800c70c:	4413      	add	r3, r2
 800c70e:	6a3a      	ldr	r2, [r7, #32]
 800c710:	429a      	cmp	r2, r3
 800c712:	d805      	bhi.n	800c720 <sendMessageVector+0x178>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 800c714:	6a3b      	ldr	r3, [r7, #32]
 800c716:	685b      	ldr	r3, [r3, #4]
 800c718:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800c71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c71c:	4293      	cmp	r3, r2
 800c71e:	dae3      	bge.n	800c6e8 <sendMessageVector+0x140>
         * condition logically cannot be reached as the iterator would always be
         * bounded if the sendResult is positive. If it were not then the assert
         * above in the function will be triggered and the flow will never reach
         * here. Hence for that sake the branches on this condition are excluded
         * from coverage analysis */
        if( ( sendResult > 0 ) &&
 800c720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c722:	2b00      	cmp	r3, #0
 800c724:	dd15      	ble.n	800c752 <sendMessageVector+0x1aa>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) ) /* LCOV_EXCL_BR_LINE */
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800c72c:	3b01      	subs	r3, #1
 800c72e:	00db      	lsls	r3, r3, #3
 800c730:	68ba      	ldr	r2, [r7, #8]
 800c732:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 800c734:	6a3a      	ldr	r2, [r7, #32]
 800c736:	429a      	cmp	r2, r3
 800c738:	d80b      	bhi.n	800c752 <sendMessageVector+0x1aa>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 800c73a:	6a3b      	ldr	r3, [r7, #32]
 800c73c:	681a      	ldr	r2, [r3, #0]
 800c73e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c740:	441a      	add	r2, r3
 800c742:	6a3b      	ldr	r3, [r7, #32]
 800c744:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 800c746:	6a3b      	ldr	r3, [r7, #32]
 800c748:	685a      	ldr	r2, [r3, #4]
 800c74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c74c:	1ad2      	subs	r2, r2, r3
 800c74e:	6a3b      	ldr	r3, [r7, #32]
 800c750:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800c752:	69bb      	ldr	r3, [r7, #24]
 800c754:	697a      	ldr	r2, [r7, #20]
 800c756:	429a      	cmp	r2, r3
 800c758:	da05      	bge.n	800c766 <sendMessageVector+0x1be>
 800c75a:	697b      	ldr	r3, [r7, #20]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	f6bf af75 	bge.w	800c64c <sendMessageVector+0xa4>
 800c762:	e000      	b.n	800c766 <sendMessageVector+0x1be>
            break;
 800c764:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800c766:	697b      	ldr	r3, [r7, #20]
}
 800c768:	4618      	mov	r0, r3
 800c76a:	3728      	adds	r7, #40	@ 0x28
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}
 800c770:	0801719c 	.word	0x0801719c
 800c774:	08017d18 	.word	0x08017d18
 800c778:	080170c0 	.word	0x080170c0
 800c77c:	080171b0 	.word	0x080171b0
 800c780:	080171c0 	.word	0x080171c0
 800c784:	080171dc 	.word	0x080171dc
 800c788:	08017208 	.word	0x08017208

0800c78c <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b088      	sub	sp, #32
 800c790:	af00      	add	r7, sp, #0
 800c792:	60f8      	str	r0, [r7, #12]
 800c794:	60b9      	str	r1, [r7, #8]
 800c796:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    int32_t bytesSentOrError = 0;
 800c798:	2300      	movs	r3, #0
 800c79a:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d106      	bne.n	800c7b4 <sendBuffer+0x28>
 800c7a6:	4b3f      	ldr	r3, [pc, #252]	@ (800c8a4 <sendBuffer+0x118>)
 800c7a8:	4a3f      	ldr	r2, [pc, #252]	@ (800c8a8 <sendBuffer+0x11c>)
 800c7aa:	f240 3181 	movw	r1, #897	@ 0x381
 800c7ae:	483f      	ldr	r0, [pc, #252]	@ (800c8ac <sendBuffer+0x120>)
 800c7b0:	f007 fdb2 	bl	8014318 <__assert_func>
    assert( pContext->getTime != NULL );
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d106      	bne.n	800c7ca <sendBuffer+0x3e>
 800c7bc:	4b3c      	ldr	r3, [pc, #240]	@ (800c8b0 <sendBuffer+0x124>)
 800c7be:	4a3a      	ldr	r2, [pc, #232]	@ (800c8a8 <sendBuffer+0x11c>)
 800c7c0:	f240 3182 	movw	r1, #898	@ 0x382
 800c7c4:	4839      	ldr	r0, [pc, #228]	@ (800c8ac <sendBuffer+0x120>)
 800c7c6:	f007 fda7 	bl	8014318 <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	695b      	ldr	r3, [r3, #20]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d106      	bne.n	800c7e0 <sendBuffer+0x54>
 800c7d2:	4b38      	ldr	r3, [pc, #224]	@ (800c8b4 <sendBuffer+0x128>)
 800c7d4:	4a34      	ldr	r2, [pc, #208]	@ (800c8a8 <sendBuffer+0x11c>)
 800c7d6:	f240 3183 	movw	r1, #899	@ 0x383
 800c7da:	4834      	ldr	r0, [pc, #208]	@ (800c8ac <sendBuffer+0x120>)
 800c7dc:	f007 fd9c 	bl	8014318 <__assert_func>
    assert( pIndex != NULL );
 800c7e0:	69bb      	ldr	r3, [r7, #24]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d106      	bne.n	800c7f4 <sendBuffer+0x68>
 800c7e6:	4b34      	ldr	r3, [pc, #208]	@ (800c8b8 <sendBuffer+0x12c>)
 800c7e8:	4a2f      	ldr	r2, [pc, #188]	@ (800c8a8 <sendBuffer+0x11c>)
 800c7ea:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800c7ee:	482f      	ldr	r0, [pc, #188]	@ (800c8ac <sendBuffer+0x120>)
 800c7f0:	f007 fd92 	bl	8014318 <__assert_func>

    /* Set the timeout. */
    startTime = pContext->getTime();
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7f8:	4798      	blx	r3
 800c7fa:	6178      	str	r0, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800c7fc:	e043      	b.n	800c886 <sendBuffer+0xfa>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	695b      	ldr	r3, [r3, #20]
 800c802:	68fa      	ldr	r2, [r7, #12]
 800c804:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 800c806:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800c808:	6879      	ldr	r1, [r7, #4]
 800c80a:	1a8a      	subs	r2, r1, r2
 800c80c:	69b9      	ldr	r1, [r7, #24]
 800c80e:	4798      	blx	r3
 800c810:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 800c812:	693b      	ldr	r3, [r7, #16]
 800c814:	2b00      	cmp	r3, #0
 800c816:	dd1b      	ble.n	800c850 <sendBuffer+0xc4>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800c818:	687a      	ldr	r2, [r7, #4]
 800c81a:	69fb      	ldr	r3, [r7, #28]
 800c81c:	1ad3      	subs	r3, r2, r3
 800c81e:	693a      	ldr	r2, [r7, #16]
 800c820:	429a      	cmp	r2, r3
 800c822:	dd06      	ble.n	800c832 <sendBuffer+0xa6>
 800c824:	4b25      	ldr	r3, [pc, #148]	@ (800c8bc <sendBuffer+0x130>)
 800c826:	4a20      	ldr	r2, [pc, #128]	@ (800c8a8 <sendBuffer+0x11c>)
 800c828:	f240 3193 	movw	r1, #915	@ 0x393
 800c82c:	481f      	ldr	r0, [pc, #124]	@ (800c8ac <sendBuffer+0x120>)
 800c82e:	f007 fd73 	bl	8014318 <__assert_func>

            bytesSentOrError += sendResult;
 800c832:	69fa      	ldr	r2, [r7, #28]
 800c834:	693b      	ldr	r3, [r7, #16]
 800c836:	4413      	add	r3, r2
 800c838:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 800c83a:	693b      	ldr	r3, [r7, #16]
 800c83c:	69ba      	ldr	r2, [r7, #24]
 800c83e:	4413      	add	r3, r2
 800c840:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c846:	4798      	blx	r3
 800c848:	4602      	mov	r2, r0
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	635a      	str	r2, [r3, #52]	@ 0x34
 800c84e:	e00d      	b.n	800c86c <sendBuffer+0xe0>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	2b00      	cmp	r3, #0
 800c854:	da0a      	bge.n	800c86c <sendBuffer+0xe0>
        {
            bytesSentOrError = sendResult;
 800c856:	693b      	ldr	r3, [r7, #16]
 800c858:	61fb      	str	r3, [r7, #28]
            LogError( ( "sendBuffer: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c860:	2b01      	cmp	r3, #1
 800c862:	d103      	bne.n	800c86c <sendBuffer+0xe0>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	2202      	movs	r2, #2
 800c868:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) >= ( MQTT_SEND_TIMEOUT_MS ) )
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c870:	4798      	blx	r3
 800c872:	4603      	mov	r3, r0
 800c874:	6979      	ldr	r1, [r7, #20]
 800c876:	4618      	mov	r0, r3
 800c878:	f000 f822 	bl	800c8c0 <calculateElapsedTime>
 800c87c:	4603      	mov	r3, r0
 800c87e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800c882:	4293      	cmp	r3, r2
 800c884:	d807      	bhi.n	800c896 <sendBuffer+0x10a>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	69fa      	ldr	r2, [r7, #28]
 800c88a:	429a      	cmp	r2, r3
 800c88c:	da04      	bge.n	800c898 <sendBuffer+0x10c>
 800c88e:	69fb      	ldr	r3, [r7, #28]
 800c890:	2b00      	cmp	r3, #0
 800c892:	dab4      	bge.n	800c7fe <sendBuffer+0x72>
 800c894:	e000      	b.n	800c898 <sendBuffer+0x10c>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 800c896:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800c898:	69fb      	ldr	r3, [r7, #28]
}
 800c89a:	4618      	mov	r0, r3
 800c89c:	3720      	adds	r7, #32
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}
 800c8a2:	bf00      	nop
 800c8a4:	0801719c 	.word	0x0801719c
 800c8a8:	08017d2c 	.word	0x08017d2c
 800c8ac:	080170c0 	.word	0x080170c0
 800c8b0:	080171c0 	.word	0x080171c0
 800c8b4:	080171dc 	.word	0x080171dc
 800c8b8:	08017248 	.word	0x08017248
 800c8bc:	08017208 	.word	0x08017208

0800c8c0 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 800c8c0:	b480      	push	{r7}
 800c8c2:	b083      	sub	sp, #12
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	6078      	str	r0, [r7, #4]
 800c8c8:	6039      	str	r1, [r7, #0]
    return later - start;
 800c8ca:	687a      	ldr	r2, [r7, #4]
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	1ad3      	subs	r3, r2, r3
}
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	370c      	adds	r7, #12
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8da:	4770      	bx	lr

0800c8dc <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b084      	sub	sp, #16
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800c8ea:	79fb      	ldrb	r3, [r7, #7]
 800c8ec:	2b62      	cmp	r3, #98	@ 0x62
 800c8ee:	d00c      	beq.n	800c90a <getAckFromPacketType+0x2e>
 800c8f0:	2b62      	cmp	r3, #98	@ 0x62
 800c8f2:	dc0d      	bgt.n	800c910 <getAckFromPacketType+0x34>
 800c8f4:	2b40      	cmp	r3, #64	@ 0x40
 800c8f6:	d002      	beq.n	800c8fe <getAckFromPacketType+0x22>
 800c8f8:	2b50      	cmp	r3, #80	@ 0x50
 800c8fa:	d003      	beq.n	800c904 <getAckFromPacketType+0x28>
 800c8fc:	e008      	b.n	800c910 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 800c8fe:	2300      	movs	r3, #0
 800c900:	73fb      	strb	r3, [r7, #15]
            break;
 800c902:	e012      	b.n	800c92a <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 800c904:	2301      	movs	r3, #1
 800c906:	73fb      	strb	r3, [r7, #15]
            break;
 800c908:	e00f      	b.n	800c92a <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 800c90a:	2302      	movs	r3, #2
 800c90c:	73fb      	strb	r3, [r7, #15]
            break;
 800c90e:	e00c      	b.n	800c92a <getAckFromPacketType+0x4e>

        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 800c910:	79fb      	ldrb	r3, [r7, #7]
 800c912:	2b70      	cmp	r3, #112	@ 0x70
 800c914:	d006      	beq.n	800c924 <getAckFromPacketType+0x48>
 800c916:	4b07      	ldr	r3, [pc, #28]	@ (800c934 <getAckFromPacketType+0x58>)
 800c918:	4a07      	ldr	r2, [pc, #28]	@ (800c938 <getAckFromPacketType+0x5c>)
 800c91a:	f240 31d9 	movw	r1, #985	@ 0x3d9
 800c91e:	4807      	ldr	r0, [pc, #28]	@ (800c93c <getAckFromPacketType+0x60>)
 800c920:	f007 fcfa 	bl	8014318 <__assert_func>
            ackType = MQTTPubcomp;
 800c924:	2303      	movs	r3, #3
 800c926:	73fb      	strb	r3, [r7, #15]
            break;
 800c928:	bf00      	nop
    }

    return ackType;
 800c92a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c92c:	4618      	mov	r0, r3
 800c92e:	3710      	adds	r7, #16
 800c930:	46bd      	mov	sp, r7
 800c932:	bd80      	pop	{r7, pc}
 800c934:	08017258 	.word	0x08017258
 800c938:	08017d38 	.word	0x08017d38
 800c93c:	080170c0 	.word	0x080170c0

0800c940 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b08c      	sub	sp, #48	@ 0x30
 800c944:	af00      	add	r7, sp, #0
 800c946:	6078      	str	r0, [r7, #4]
 800c948:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 800c94a:	2300      	movs	r3, #0
 800c94c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t bytesRemaining = bytesToRecv;
 800c94e:	683b      	ldr	r3, [r7, #0]
 800c950:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 800c952:	2300      	movs	r3, #0
 800c954:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 800c956:	2300      	movs	r3, #0
 800c958:	623b      	str	r3, [r7, #32]
 800c95a:	2300      	movs	r3, #0
 800c95c:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 800c95e:	2300      	movs	r3, #0
 800c960:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800c962:	2300      	movs	r3, #0
 800c964:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800c966:	2300      	movs	r3, #0
 800c968:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d106      	bne.n	800c97e <recvExact+0x3e>
 800c970:	4b48      	ldr	r3, [pc, #288]	@ (800ca94 <recvExact+0x154>)
 800c972:	4a49      	ldr	r2, [pc, #292]	@ (800ca98 <recvExact+0x158>)
 800c974:	f240 31ee 	movw	r1, #1006	@ 0x3ee
 800c978:	4848      	ldr	r0, [pc, #288]	@ (800ca9c <recvExact+0x15c>)
 800c97a:	f007 fccd 	bl	8014318 <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c982:	683a      	ldr	r2, [r7, #0]
 800c984:	429a      	cmp	r2, r3
 800c986:	d906      	bls.n	800c996 <recvExact+0x56>
 800c988:	4b45      	ldr	r3, [pc, #276]	@ (800caa0 <recvExact+0x160>)
 800c98a:	4a43      	ldr	r2, [pc, #268]	@ (800ca98 <recvExact+0x158>)
 800c98c:	f240 31ef 	movw	r1, #1007	@ 0x3ef
 800c990:	4842      	ldr	r0, [pc, #264]	@ (800ca9c <recvExact+0x15c>)
 800c992:	f007 fcc1 	bl	8014318 <__assert_func>
    assert( pContext->getTime != NULL );
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d106      	bne.n	800c9ac <recvExact+0x6c>
 800c99e:	4b41      	ldr	r3, [pc, #260]	@ (800caa4 <recvExact+0x164>)
 800c9a0:	4a3d      	ldr	r2, [pc, #244]	@ (800ca98 <recvExact+0x158>)
 800c9a2:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800c9a6:	483d      	ldr	r0, [pc, #244]	@ (800ca9c <recvExact+0x15c>)
 800c9a8:	f007 fcb6 	bl	8014318 <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	691b      	ldr	r3, [r3, #16]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d106      	bne.n	800c9c2 <recvExact+0x82>
 800c9b4:	4b3c      	ldr	r3, [pc, #240]	@ (800caa8 <recvExact+0x168>)
 800c9b6:	4a38      	ldr	r2, [pc, #224]	@ (800ca98 <recvExact+0x158>)
 800c9b8:	f240 31f1 	movw	r1, #1009	@ 0x3f1
 800c9bc:	4837      	ldr	r0, [pc, #220]	@ (800ca9c <recvExact+0x15c>)
 800c9be:	f007 fcab 	bl	8014318 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	6a1b      	ldr	r3, [r3, #32]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d106      	bne.n	800c9d8 <recvExact+0x98>
 800c9ca:	4b38      	ldr	r3, [pc, #224]	@ (800caac <recvExact+0x16c>)
 800c9cc:	4a32      	ldr	r2, [pc, #200]	@ (800ca98 <recvExact+0x158>)
 800c9ce:	f240 31f2 	movw	r1, #1010	@ 0x3f2
 800c9d2:	4832      	ldr	r0, [pc, #200]	@ (800ca9c <recvExact+0x15c>)
 800c9d4:	f007 fca0 	bl	8014318 <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	6a1b      	ldr	r3, [r3, #32]
 800c9dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    recvFunc = pContext->transportInterface.recv;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	691b      	ldr	r3, [r3, #16]
 800c9e2:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9e8:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 800c9ea:	693b      	ldr	r3, [r7, #16]
 800c9ec:	4798      	blx	r3
 800c9ee:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800c9f0:	e042      	b.n	800ca78 <recvExact+0x138>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	69d8      	ldr	r0, [r3, #28]
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c9fc:	4798      	blx	r3
 800c9fe:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	da0d      	bge.n	800ca22 <recvExact+0xe2>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	627b      	str	r3, [r7, #36]	@ 0x24
            receiveError = true;
 800ca0a:	2301      	movs	r3, #1
 800ca0c:	77fb      	strb	r3, [r7, #31]

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            if( pContext->connectStatus == MQTTConnected )
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800ca14:	2b01      	cmp	r3, #1
 800ca16:	d12f      	bne.n	800ca78 <recvExact+0x138>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	2202      	movs	r2, #2
 800ca1c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800ca20:	e02a      	b.n	800ca78 <recvExact+0x138>
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }
        else if( bytesRecvd > 0 )
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	dd1a      	ble.n	800ca5e <recvExact+0x11e>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 800ca28:	693b      	ldr	r3, [r7, #16]
 800ca2a:	4798      	blx	r3
 800ca2c:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca32:	429a      	cmp	r2, r3
 800ca34:	d206      	bcs.n	800ca44 <recvExact+0x104>
 800ca36:	4b1e      	ldr	r3, [pc, #120]	@ (800cab0 <recvExact+0x170>)
 800ca38:	4a17      	ldr	r2, [pc, #92]	@ (800ca98 <recvExact+0x158>)
 800ca3a:	f240 411b 	movw	r1, #1051	@ 0x41b
 800ca3e:	4817      	ldr	r0, [pc, #92]	@ (800ca9c <recvExact+0x15c>)
 800ca40:	f007 fc6a 	bl	8014318 <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca48:	1ad3      	subs	r3, r2, r3
 800ca4a:	62bb      	str	r3, [r7, #40]	@ 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 800ca4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	4413      	add	r3, r2
 800ca52:	627b      	str	r3, [r7, #36]	@ 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca58:	4413      	add	r3, r2
 800ca5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ca5c:	e00c      	b.n	800ca78 <recvExact+0x138>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 800ca5e:	693b      	ldr	r3, [r7, #16]
 800ca60:	4798      	blx	r3
 800ca62:	4603      	mov	r3, r0
 800ca64:	6a39      	ldr	r1, [r7, #32]
 800ca66:	4618      	mov	r0, r3
 800ca68:	f7ff ff2a 	bl	800c8c0 <calculateElapsedTime>
 800ca6c:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 800ca6e:	69bb      	ldr	r3, [r7, #24]
 800ca70:	2b09      	cmp	r3, #9
 800ca72:	d901      	bls.n	800ca78 <recvExact+0x138>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 800ca74:	2301      	movs	r3, #1
 800ca76:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800ca78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d005      	beq.n	800ca8a <recvExact+0x14a>
 800ca7e:	7ffb      	ldrb	r3, [r7, #31]
 800ca80:	f083 0301 	eor.w	r3, r3, #1
 800ca84:	b2db      	uxtb	r3, r3
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d1b3      	bne.n	800c9f2 <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 800ca8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	3730      	adds	r7, #48	@ 0x30
 800ca90:	46bd      	mov	sp, r7
 800ca92:	bd80      	pop	{r7, pc}
 800ca94:	0801719c 	.word	0x0801719c
 800ca98:	08017d50 	.word	0x08017d50
 800ca9c:	080170c0 	.word	0x080170c0
 800caa0:	08017280 	.word	0x08017280
 800caa4:	080171c0 	.word	0x080171c0
 800caa8:	080172ac 	.word	0x080172ac
 800caac:	080172d8 	.word	0x080172d8
 800cab0:	08017300 	.word	0x08017300

0800cab4 <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b08c      	sub	sp, #48	@ 0x30
 800cab8:	af00      	add	r7, sp, #0
 800caba:	60f8      	str	r0, [r7, #12]
 800cabc:	60b9      	str	r1, [r7, #8]
 800cabe:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 800cac0:	2304      	movs	r3, #4
 800cac2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int32_t bytesReceived = 0;
 800cac6:	2300      	movs	r3, #0
 800cac8:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 800caca:	2300      	movs	r3, #0
 800cacc:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t totalBytesReceived = 0U;
 800cace:	2300      	movs	r3, #0
 800cad0:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t entryTimeMs = 0U;
 800cad2:	2300      	movs	r3, #0
 800cad4:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 800cad6:	2300      	movs	r3, #0
 800cad8:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800cada:	2300      	movs	r3, #0
 800cadc:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800cade:	2300      	movs	r3, #0
 800cae0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    assert( pContext != NULL );
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d106      	bne.n	800caf8 <discardPacket+0x44>
 800caea:	4b2f      	ldr	r3, [pc, #188]	@ (800cba8 <discardPacket+0xf4>)
 800caec:	4a2f      	ldr	r2, [pc, #188]	@ (800cbac <discardPacket+0xf8>)
 800caee:	f240 4146 	movw	r1, #1094	@ 0x446
 800caf2:	482f      	ldr	r0, [pc, #188]	@ (800cbb0 <discardPacket+0xfc>)
 800caf4:	f007 fc10 	bl	8014318 <__assert_func>
    assert( pContext->getTime != NULL );
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d106      	bne.n	800cb0e <discardPacket+0x5a>
 800cb00:	4b2c      	ldr	r3, [pc, #176]	@ (800cbb4 <discardPacket+0x100>)
 800cb02:	4a2a      	ldr	r2, [pc, #168]	@ (800cbac <discardPacket+0xf8>)
 800cb04:	f240 4147 	movw	r1, #1095	@ 0x447
 800cb08:	4829      	ldr	r0, [pc, #164]	@ (800cbb0 <discardPacket+0xfc>)
 800cb0a:	f007 fc05 	bl	8014318 <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb12:	62bb      	str	r3, [r7, #40]	@ 0x28
    getTimeStampMs = pContext->getTime;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb18:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 800cb1a:	693b      	ldr	r3, [r7, #16]
 800cb1c:	4798      	blx	r3
 800cb1e:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800cb20:	e029      	b.n	800cb76 <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800cb22:	68ba      	ldr	r2, [r7, #8]
 800cb24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb26:	1ad3      	subs	r3, r2, r3
 800cb28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb2a:	429a      	cmp	r2, r3
 800cb2c:	d903      	bls.n	800cb36 <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800cb2e:	68ba      	ldr	r2, [r7, #8]
 800cb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb32:	1ad3      	subs	r3, r2, r3
 800cb34:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800cb36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cb38:	68f8      	ldr	r0, [r7, #12]
 800cb3a:	f7ff ff01 	bl	800c940 <recvExact>
 800cb3e:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800cb40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb42:	69fa      	ldr	r2, [r7, #28]
 800cb44:	429a      	cmp	r2, r3
 800cb46:	d003      	beq.n	800cb50 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800cb48:	2301      	movs	r3, #1
 800cb4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800cb4e:	e012      	b.n	800cb76 <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800cb50:	69fb      	ldr	r3, [r7, #28]
 800cb52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb54:	4413      	add	r3, r2
 800cb56:	627b      	str	r3, [r7, #36]	@ 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 800cb58:	693b      	ldr	r3, [r7, #16]
 800cb5a:	4798      	blx	r3
 800cb5c:	4603      	mov	r3, r0
 800cb5e:	69b9      	ldr	r1, [r7, #24]
 800cb60:	4618      	mov	r0, r3
 800cb62:	f7ff fead 	bl	800c8c0 <calculateElapsedTime>
 800cb66:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 800cb68:	697a      	ldr	r2, [r7, #20]
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	429a      	cmp	r2, r3
 800cb6e:	d302      	bcc.n	800cb76 <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 800cb70:	2301      	movs	r3, #1
 800cb72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800cb76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb78:	68bb      	ldr	r3, [r7, #8]
 800cb7a:	429a      	cmp	r2, r3
 800cb7c:	d206      	bcs.n	800cb8c <discardPacket+0xd8>
 800cb7e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cb82:	f083 0301 	eor.w	r3, r3, #1
 800cb86:	b2db      	uxtb	r3, r3
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d1ca      	bne.n	800cb22 <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 800cb8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb8e:	68bb      	ldr	r3, [r7, #8]
 800cb90:	429a      	cmp	r2, r3
 800cb92:	d102      	bne.n	800cb9a <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800cb94:	2307      	movs	r3, #7
 800cb96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800cb9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800cb9e:	4618      	mov	r0, r3
 800cba0:	3730      	adds	r7, #48	@ 0x30
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bd80      	pop	{r7, pc}
 800cba6:	bf00      	nop
 800cba8:	0801719c 	.word	0x0801719c
 800cbac:	08017d5c 	.word	0x08017d5c
 800cbb0:	080170c0 	.word	0x080170c0
 800cbb4:	080171c0 	.word	0x080171c0

0800cbb8 <discardStoredPacket>:

/*-----------------------------------------------------------*/

static MQTTStatus_t discardStoredPacket( MQTTContext_t * pContext,
                                         const MQTTPacketInfo_t * pPacketInfo )
{
 800cbb8:	b580      	push	{r7, lr}
 800cbba:	b08a      	sub	sp, #40	@ 0x28
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	6078      	str	r0, [r7, #4]
 800cbc0:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTRecvFailed;
 800cbc2:	2304      	movs	r3, #4
 800cbc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int32_t bytesReceived = 0;
 800cbc8:	2300      	movs	r3, #0
 800cbca:	617b      	str	r3, [r7, #20]
    size_t bytesToReceive = 0U;
 800cbcc:	2300      	movs	r3, #0
 800cbce:	623b      	str	r3, [r7, #32]
    uint32_t totalBytesReceived = 0U;
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	61fb      	str	r3, [r7, #28]
    bool receiveError = false;
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	76fb      	strb	r3, [r7, #27]
    size_t mqttPacketSize = 0;
 800cbd8:	2300      	movs	r3, #0
 800cbda:	613b      	str	r3, [r7, #16]
    size_t remainingLength;

    assert( pContext != NULL );
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d106      	bne.n	800cbf0 <discardStoredPacket+0x38>
 800cbe2:	4b34      	ldr	r3, [pc, #208]	@ (800ccb4 <discardStoredPacket+0xfc>)
 800cbe4:	4a34      	ldr	r2, [pc, #208]	@ (800ccb8 <discardStoredPacket+0x100>)
 800cbe6:	f240 4186 	movw	r1, #1158	@ 0x486
 800cbea:	4834      	ldr	r0, [pc, #208]	@ (800ccbc <discardStoredPacket+0x104>)
 800cbec:	f007 fb94 	bl	8014318 <__assert_func>
    assert( pPacketInfo != NULL );
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d106      	bne.n	800cc04 <discardStoredPacket+0x4c>
 800cbf6:	4b32      	ldr	r3, [pc, #200]	@ (800ccc0 <discardStoredPacket+0x108>)
 800cbf8:	4a2f      	ldr	r2, [pc, #188]	@ (800ccb8 <discardStoredPacket+0x100>)
 800cbfa:	f240 4187 	movw	r1, #1159	@ 0x487
 800cbfe:	482f      	ldr	r0, [pc, #188]	@ (800ccbc <discardStoredPacket+0x104>)
 800cc00:	f007 fb8a 	bl	8014318 <__assert_func>

    mqttPacketSize = pPacketInfo->remainingLength + pPacketInfo->headerLength;
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	689a      	ldr	r2, [r3, #8]
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	68db      	ldr	r3, [r3, #12]
 800cc0c:	4413      	add	r3, r2
 800cc0e:	613b      	str	r3, [r7, #16]

    /* Assert that the packet being discarded is bigger than the
     * receive buffer. */
    assert( mqttPacketSize > pContext->networkBuffer.size );
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc14:	693a      	ldr	r2, [r7, #16]
 800cc16:	429a      	cmp	r2, r3
 800cc18:	d806      	bhi.n	800cc28 <discardStoredPacket+0x70>
 800cc1a:	4b2a      	ldr	r3, [pc, #168]	@ (800ccc4 <discardStoredPacket+0x10c>)
 800cc1c:	4a26      	ldr	r2, [pc, #152]	@ (800ccb8 <discardStoredPacket+0x100>)
 800cc1e:	f240 418d 	movw	r1, #1165	@ 0x48d
 800cc22:	4826      	ldr	r0, [pc, #152]	@ (800ccbc <discardStoredPacket+0x104>)
 800cc24:	f007 fb78 	bl	8014318 <__assert_func>

    /* Discard these many bytes at a time. */
    bytesToReceive = pContext->networkBuffer.size;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc2c:	623b      	str	r3, [r7, #32]

    /* Number of bytes depicted by 'index' have already been received. */
    remainingLength = mqttPacketSize - pContext->index;
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc32:	693a      	ldr	r2, [r7, #16]
 800cc34:	1ad3      	subs	r3, r2, r3
 800cc36:	60fb      	str	r3, [r7, #12]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800cc38:	e019      	b.n	800cc6e <discardStoredPacket+0xb6>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800cc3a:	68fa      	ldr	r2, [r7, #12]
 800cc3c:	69fb      	ldr	r3, [r7, #28]
 800cc3e:	1ad3      	subs	r3, r2, r3
 800cc40:	6a3a      	ldr	r2, [r7, #32]
 800cc42:	429a      	cmp	r2, r3
 800cc44:	d903      	bls.n	800cc4e <discardStoredPacket+0x96>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800cc46:	68fa      	ldr	r2, [r7, #12]
 800cc48:	69fb      	ldr	r3, [r7, #28]
 800cc4a:	1ad3      	subs	r3, r2, r3
 800cc4c:	623b      	str	r3, [r7, #32]
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800cc4e:	6a39      	ldr	r1, [r7, #32]
 800cc50:	6878      	ldr	r0, [r7, #4]
 800cc52:	f7ff fe75 	bl	800c940 <recvExact>
 800cc56:	6178      	str	r0, [r7, #20]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800cc58:	6a3b      	ldr	r3, [r7, #32]
 800cc5a:	697a      	ldr	r2, [r7, #20]
 800cc5c:	429a      	cmp	r2, r3
 800cc5e:	d002      	beq.n	800cc66 <discardStoredPacket+0xae>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800cc60:	2301      	movs	r3, #1
 800cc62:	76fb      	strb	r3, [r7, #27]
 800cc64:	e003      	b.n	800cc6e <discardStoredPacket+0xb6>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800cc66:	697b      	ldr	r3, [r7, #20]
 800cc68:	69fa      	ldr	r2, [r7, #28]
 800cc6a:	4413      	add	r3, r2
 800cc6c:	61fb      	str	r3, [r7, #28]
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800cc6e:	69fa      	ldr	r2, [r7, #28]
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	429a      	cmp	r2, r3
 800cc74:	d205      	bcs.n	800cc82 <discardStoredPacket+0xca>
 800cc76:	7efb      	ldrb	r3, [r7, #27]
 800cc78:	f083 0301 	eor.w	r3, r3, #1
 800cc7c:	b2db      	uxtb	r3, r3
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d1db      	bne.n	800cc3a <discardStoredPacket+0x82>
        }
    }

    if( totalBytesReceived == remainingLength )
 800cc82:	69fa      	ldr	r2, [r7, #28]
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	429a      	cmp	r2, r3
 800cc88:	d102      	bne.n	800cc90 <discardStoredPacket+0xd8>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800cc8a:	2307      	movs	r3, #7
 800cc8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Clear the buffer */
    ( void ) memset( pContext->networkBuffer.pBuffer,
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	6a18      	ldr	r0, [r3, #32]
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc98:	461a      	mov	r2, r3
 800cc9a:	2100      	movs	r1, #0
 800cc9c:	f007 fe26 	bl	80148ec <memset>
                     0,
                     pContext->networkBuffer.size );

    /* Reset the index. */
    pContext->index = 0;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	2200      	movs	r2, #0
 800cca4:	641a      	str	r2, [r3, #64]	@ 0x40

    return status;
 800cca6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ccaa:	4618      	mov	r0, r3
 800ccac:	3728      	adds	r7, #40	@ 0x28
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd80      	pop	{r7, pc}
 800ccb2:	bf00      	nop
 800ccb4:	0801719c 	.word	0x0801719c
 800ccb8:	08017d6c 	.word	0x08017d6c
 800ccbc:	080170c0 	.word	0x080170c0
 800ccc0:	08017328 	.word	0x08017328
 800ccc4:	0801733c 	.word	0x0801733c

0800ccc8 <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 800ccc8:	b084      	sub	sp, #16
 800ccca:	b580      	push	{r7, lr}
 800cccc:	b086      	sub	sp, #24
 800ccce:	af00      	add	r7, sp, #0
 800ccd0:	6078      	str	r0, [r7, #4]
 800ccd2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ccd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800ccde:	2300      	movs	r3, #0
 800cce0:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 800cce2:	2300      	movs	r3, #0
 800cce4:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d106      	bne.n	800ccfa <receivePacket+0x32>
 800ccec:	4b1a      	ldr	r3, [pc, #104]	@ (800cd58 <receivePacket+0x90>)
 800ccee:	4a1b      	ldr	r2, [pc, #108]	@ (800cd5c <receivePacket+0x94>)
 800ccf0:	f240 41c9 	movw	r1, #1225	@ 0x4c9
 800ccf4:	481a      	ldr	r0, [pc, #104]	@ (800cd60 <receivePacket+0x98>)
 800ccf6:	f007 fb0f 	bl	8014318 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	6a1b      	ldr	r3, [r3, #32]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d106      	bne.n	800cd10 <receivePacket+0x48>
 800cd02:	4b18      	ldr	r3, [pc, #96]	@ (800cd64 <receivePacket+0x9c>)
 800cd04:	4a15      	ldr	r2, [pc, #84]	@ (800cd5c <receivePacket+0x94>)
 800cd06:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 800cd0a:	4815      	ldr	r0, [pc, #84]	@ (800cd60 <receivePacket+0x98>)
 800cd0c:	f007 fb04 	bl	8014318 <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 800cd10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd16:	429a      	cmp	r2, r3
 800cd18:	d908      	bls.n	800cd2c <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 800cd1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cd1e:	4619      	mov	r1, r3
 800cd20:	6878      	ldr	r0, [r7, #4]
 800cd22:	f7ff fec7 	bl	800cab4 <discardPacket>
 800cd26:	4603      	mov	r3, r0
 800cd28:	75fb      	strb	r3, [r7, #23]
 800cd2a:	e00c      	b.n	800cd46 <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 800cd2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd2e:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 800cd30:	68f9      	ldr	r1, [r7, #12]
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f7ff fe04 	bl	800c940 <recvExact>
 800cd38:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	693a      	ldr	r2, [r7, #16]
 800cd3e:	429a      	cmp	r2, r3
 800cd40:	d001      	beq.n	800cd46 <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 800cd42:	2304      	movs	r3, #4
 800cd44:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800cd46:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd48:	4618      	mov	r0, r3
 800cd4a:	3718      	adds	r7, #24
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cd52:	b004      	add	sp, #16
 800cd54:	4770      	bx	lr
 800cd56:	bf00      	nop
 800cd58:	0801719c 	.word	0x0801719c
 800cd5c:	08017d80 	.word	0x08017d80
 800cd60:	080170c0 	.word	0x080170c0
 800cd64:	080172d8 	.word	0x080172d8

0800cd68 <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 800cd68:	b480      	push	{r7}
 800cd6a:	b085      	sub	sp, #20
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	4603      	mov	r3, r0
 800cd70:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 800cd72:	2300      	movs	r3, #0
 800cd74:	73fb      	strb	r3, [r7, #15]

    switch( state )
 800cd76:	79fb      	ldrb	r3, [r7, #7]
 800cd78:	3b02      	subs	r3, #2
 800cd7a:	2b03      	cmp	r3, #3
 800cd7c:	d816      	bhi.n	800cdac <getAckTypeToSend+0x44>
 800cd7e:	a201      	add	r2, pc, #4	@ (adr r2, 800cd84 <getAckTypeToSend+0x1c>)
 800cd80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd84:	0800cd95 	.word	0x0800cd95
 800cd88:	0800cd9b 	.word	0x0800cd9b
 800cd8c:	0800cda1 	.word	0x0800cda1
 800cd90:	0800cda7 	.word	0x0800cda7
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 800cd94:	2340      	movs	r3, #64	@ 0x40
 800cd96:	73fb      	strb	r3, [r7, #15]
            break;
 800cd98:	e009      	b.n	800cdae <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 800cd9a:	2350      	movs	r3, #80	@ 0x50
 800cd9c:	73fb      	strb	r3, [r7, #15]
            break;
 800cd9e:	e006      	b.n	800cdae <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 800cda0:	2362      	movs	r3, #98	@ 0x62
 800cda2:	73fb      	strb	r3, [r7, #15]
            break;
 800cda4:	e003      	b.n	800cdae <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 800cda6:	2370      	movs	r3, #112	@ 0x70
 800cda8:	73fb      	strb	r3, [r7, #15]
            break;
 800cdaa:	e000      	b.n	800cdae <getAckTypeToSend+0x46>

        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 800cdac:	bf00      	nop
    }

    return packetTypeByte;
 800cdae:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	3714      	adds	r7, #20
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdba:	4770      	bx	lr

0800cdbc <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b08a      	sub	sp, #40	@ 0x28
 800cdc0:	af02      	add	r7, sp, #8
 800cdc2:	6078      	str	r0, [r7, #4]
 800cdc4:	460b      	mov	r3, r1
 800cdc6:	807b      	strh	r3, [r7, #2]
 800cdc8:	4613      	mov	r3, r2
 800cdca:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800cdcc:	2300      	movs	r3, #0
 800cdce:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	753b      	strb	r3, [r7, #20]
    int32_t sendResult = 0;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 800cdd8:	2300      	movs	r3, #0
 800cdda:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 800cddc:	f107 0308 	add.w	r3, r7, #8
 800cde0:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 800cde2:	2304      	movs	r3, #4
 800cde4:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d106      	bne.n	800cdfa <sendPublishAcks+0x3e>
 800cdec:	4b2a      	ldr	r3, [pc, #168]	@ (800ce98 <sendPublishAcks+0xdc>)
 800cdee:	4a2b      	ldr	r2, [pc, #172]	@ (800ce9c <sendPublishAcks+0xe0>)
 800cdf0:	f240 5121 	movw	r1, #1313	@ 0x521
 800cdf4:	482a      	ldr	r0, [pc, #168]	@ (800cea0 <sendPublishAcks+0xe4>)
 800cdf6:	f007 fa8f 	bl	8014318 <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 800cdfa:	787b      	ldrb	r3, [r7, #1]
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	f7ff ffb3 	bl	800cd68 <getAckTypeToSend>
 800ce02:	4603      	mov	r3, r0
 800ce04:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 800ce06:	7dfb      	ldrb	r3, [r7, #23]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d040      	beq.n	800ce8e <sendPublishAcks+0xd2>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 800ce0c:	7dfb      	ldrb	r3, [r7, #23]
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f7ff fd64 	bl	800c8dc <getAckFromPacketType>
 800ce14:	4603      	mov	r3, r0
 800ce16:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 800ce18:	887a      	ldrh	r2, [r7, #2]
 800ce1a:	7df9      	ldrb	r1, [r7, #23]
 800ce1c:	f107 030c 	add.w	r3, r7, #12
 800ce20:	4618      	mov	r0, r3
 800ce22:	f002 fa65 	bl	800f2f0 <MQTT_SerializeAck>
 800ce26:	4603      	mov	r3, r0
 800ce28:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 800ce2a:	7ffb      	ldrb	r3, [r7, #31]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d11c      	bne.n	800ce6a <sendPublishAcks+0xae>
        {
            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            connectStatus = pContext->connectStatus;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800ce36:	757b      	strb	r3, [r7, #21]

            if( connectStatus != MQTTConnected )
 800ce38:	7d7b      	ldrb	r3, [r7, #21]
 800ce3a:	2b01      	cmp	r3, #1
 800ce3c:	d006      	beq.n	800ce4c <sendPublishAcks+0x90>
            {
                status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800ce3e:	7d7b      	ldrb	r3, [r7, #21]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d101      	bne.n	800ce48 <sendPublishAcks+0x8c>
 800ce44:	230d      	movs	r3, #13
 800ce46:	e000      	b.n	800ce4a <sendPublishAcks+0x8e>
 800ce48:	230e      	movs	r3, #14
 800ce4a:	77fb      	strb	r3, [r7, #31]
            }

            if( status == MQTTSuccess )
 800ce4c:	7ffb      	ldrb	r3, [r7, #31]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d10b      	bne.n	800ce6a <sendPublishAcks+0xae>
            {
                /* Here, we are not using the vector approach for efficiency. There is just one buffer
                 * to be sent which can be achieved with a normal send call. */
                sendResult = sendBuffer( pContext,
                                         localBuffer.pBuffer,
 800ce52:	68fb      	ldr	r3, [r7, #12]
                sendResult = sendBuffer( pContext,
 800ce54:	2204      	movs	r2, #4
 800ce56:	4619      	mov	r1, r3
 800ce58:	6878      	ldr	r0, [r7, #4]
 800ce5a:	f7ff fc97 	bl	800c78c <sendBuffer>
 800ce5e:	61b8      	str	r0, [r7, #24]
                                         MQTT_PUBLISH_ACK_PACKET_SIZE );

                if( sendResult < ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 800ce60:	69bb      	ldr	r3, [r7, #24]
 800ce62:	2b03      	cmp	r3, #3
 800ce64:	dc01      	bgt.n	800ce6a <sendPublishAcks+0xae>
                {
                    status = MQTTSendFailed;
 800ce66:	2303      	movs	r3, #3
 800ce68:	77fb      	strb	r3, [r7, #31]
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }

        if( status == MQTTSuccess )
 800ce6a:	7ffb      	ldrb	r3, [r7, #31]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d10e      	bne.n	800ce8e <sendPublishAcks+0xd2>
        {
            pContext->controlPacketSent = true;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2201      	movs	r2, #1
 800ce74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 800ce78:	7dba      	ldrb	r2, [r7, #22]
 800ce7a:	8879      	ldrh	r1, [r7, #2]
 800ce7c:	f107 0314 	add.w	r3, r7, #20
 800ce80:	9300      	str	r3, [sp, #0]
 800ce82:	2300      	movs	r3, #0
 800ce84:	6878      	ldr	r0, [r7, #4]
 800ce86:	f003 f92f 	bl	80100e8 <MQTT_UpdateStateAck>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	77fb      	strb	r3, [r7, #31]
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
        }
    }

    return status;
 800ce8e:	7ffb      	ldrb	r3, [r7, #31]
}
 800ce90:	4618      	mov	r0, r3
 800ce92:	3720      	adds	r7, #32
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bd80      	pop	{r7, pc}
 800ce98:	0801719c 	.word	0x0801719c
 800ce9c:	08017d90 	.word	0x08017d90
 800cea0:	080170c0 	.word	0x080170c0

0800cea4 <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b088      	sub	sp, #32
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800ceac:	2300      	movs	r3, #0
 800ceae:	77fb      	strb	r3, [r7, #31]
    uint32_t now = 0U;
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	617b      	str	r3, [r7, #20]
    uint32_t packetTxTimeoutMs = 0U;
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	61bb      	str	r3, [r7, #24]
    uint32_t lastPacketTxTime = 0U;
 800ceb8:	2300      	movs	r3, #0
 800ceba:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d106      	bne.n	800ced0 <handleKeepAlive+0x2c>
 800cec2:	4b33      	ldr	r3, [pc, #204]	@ (800cf90 <handleKeepAlive+0xec>)
 800cec4:	4a33      	ldr	r2, [pc, #204]	@ (800cf94 <handleKeepAlive+0xf0>)
 800cec6:	f240 5172 	movw	r1, #1394	@ 0x572
 800ceca:	4833      	ldr	r0, [pc, #204]	@ (800cf98 <handleKeepAlive+0xf4>)
 800cecc:	f007 fa24 	bl	8014318 <__assert_func>
    assert( pContext->getTime != NULL );
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d106      	bne.n	800cee6 <handleKeepAlive+0x42>
 800ced8:	4b30      	ldr	r3, [pc, #192]	@ (800cf9c <handleKeepAlive+0xf8>)
 800ceda:	4a2e      	ldr	r2, [pc, #184]	@ (800cf94 <handleKeepAlive+0xf0>)
 800cedc:	f240 5173 	movw	r1, #1395	@ 0x573
 800cee0:	482d      	ldr	r0, [pc, #180]	@ (800cf98 <handleKeepAlive+0xf4>)
 800cee2:	f007 fa19 	bl	8014318 <__assert_func>

    now = pContext->getTime();
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceea:	4798      	blx	r3
 800ceec:	6178      	str	r0, [r7, #20]

    packetTxTimeoutMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cef4:	461a      	mov	r2, r3
 800cef6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800cefa:	fb02 f303 	mul.w	r3, r2, r3
 800cefe:	61bb      	str	r3, [r7, #24]

    if( PACKET_TX_TIMEOUT_MS < packetTxTimeoutMs )
 800cf00:	69bb      	ldr	r3, [r7, #24]
 800cf02:	f247 5230 	movw	r2, #30000	@ 0x7530
 800cf06:	4293      	cmp	r3, r2
 800cf08:	d902      	bls.n	800cf10 <handleKeepAlive+0x6c>
    {
        packetTxTimeoutMs = PACKET_TX_TIMEOUT_MS;
 800cf0a:	f247 5330 	movw	r3, #30000	@ 0x7530
 800cf0e:	61bb      	str	r3, [r7, #24]
    }

    /* If keep alive interval is 0, it is disabled. */
    if( pContext->waitingForPingResp == true )
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d00d      	beq.n	800cf36 <handleKeepAlive+0x92>
    {
        /* Has time expired? */
        if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cf1e:	4619      	mov	r1, r3
 800cf20:	6978      	ldr	r0, [r7, #20]
 800cf22:	f7ff fccd 	bl	800c8c0 <calculateElapsedTime>
 800cf26:	4603      	mov	r3, r0
 800cf28:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cf2c:	4293      	cmp	r3, r2
 800cf2e:	d92a      	bls.n	800cf86 <handleKeepAlive+0xe2>
            MQTT_PINGRESP_TIMEOUT_MS )
        {
            status = MQTTKeepAliveTimeout;
 800cf30:	230a      	movs	r3, #10
 800cf32:	77fb      	strb	r3, [r7, #31]
 800cf34:	e027      	b.n	800cf86 <handleKeepAlive+0xe2>
        }
    }
    else
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );
        lastPacketTxTime = pContext->lastPacketTxTime;
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf3a:	613b      	str	r3, [r7, #16]
        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( ( packetTxTimeoutMs != 0U ) && ( calculateElapsedTime( now, lastPacketTxTime ) >= packetTxTimeoutMs ) )
 800cf3c:	69bb      	ldr	r3, [r7, #24]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d00d      	beq.n	800cf5e <handleKeepAlive+0xba>
 800cf42:	6939      	ldr	r1, [r7, #16]
 800cf44:	6978      	ldr	r0, [r7, #20]
 800cf46:	f7ff fcbb 	bl	800c8c0 <calculateElapsedTime>
 800cf4a:	4602      	mov	r2, r0
 800cf4c:	69bb      	ldr	r3, [r7, #24]
 800cf4e:	4293      	cmp	r3, r2
 800cf50:	d805      	bhi.n	800cf5e <handleKeepAlive+0xba>
        {
            status = MQTT_Ping( pContext );
 800cf52:	6878      	ldr	r0, [r7, #4]
 800cf54:	f001 f9d4 	bl	800e300 <MQTT_Ping>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	77fb      	strb	r3, [r7, #31]
 800cf5c:	e013      	b.n	800cf86 <handleKeepAlive+0xe2>
        }
        else
        {
            const uint32_t timeElapsed = calculateElapsedTime( now, pContext->lastPacketRxTime );
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf62:	4619      	mov	r1, r3
 800cf64:	6978      	ldr	r0, [r7, #20]
 800cf66:	f7ff fcab 	bl	800c8c0 <calculateElapsedTime>
 800cf6a:	60f8      	str	r0, [r7, #12]

            if( ( timeElapsed != 0U ) && ( timeElapsed >= PACKET_RX_TIMEOUT_MS ) )
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d009      	beq.n	800cf86 <handleKeepAlive+0xe2>
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	f247 522f 	movw	r2, #29999	@ 0x752f
 800cf78:	4293      	cmp	r3, r2
 800cf7a:	d904      	bls.n	800cf86 <handleKeepAlive+0xe2>
            {
                status = MQTT_Ping( pContext );
 800cf7c:	6878      	ldr	r0, [r7, #4]
 800cf7e:	f001 f9bf 	bl	800e300 <MQTT_Ping>
 800cf82:	4603      	mov	r3, r0
 800cf84:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    return status;
 800cf86:	7ffb      	ldrb	r3, [r7, #31]
}
 800cf88:	4618      	mov	r0, r3
 800cf8a:	3720      	adds	r7, #32
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	bd80      	pop	{r7, pc}
 800cf90:	0801719c 	.word	0x0801719c
 800cf94:	08017da0 	.word	0x08017da0
 800cf98:	080170c0 	.word	0x080170c0
 800cf9c:	080171c0 	.word	0x080171c0

0800cfa0 <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b08e      	sub	sp, #56	@ 0x38
 800cfa4:	af02      	add	r7, sp, #8
 800cfa6:	6078      	str	r0, [r7, #4]
 800cfa8:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800cfaa:	2300      	movs	r3, #0
 800cfac:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t packetIdentifier = 0U;
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    assert( pContext != NULL );
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d106      	bne.n	800cfce <handleIncomingPublish+0x2e>
 800cfc0:	4b42      	ldr	r3, [pc, #264]	@ (800d0cc <handleIncomingPublish+0x12c>)
 800cfc2:	4a43      	ldr	r2, [pc, #268]	@ (800d0d0 <handleIncomingPublish+0x130>)
 800cfc4:	f240 51ac 	movw	r1, #1452	@ 0x5ac
 800cfc8:	4842      	ldr	r0, [pc, #264]	@ (800d0d4 <handleIncomingPublish+0x134>)
 800cfca:	f007 f9a5 	bl	8014318 <__assert_func>
    assert( pIncomingPacket != NULL );
 800cfce:	683b      	ldr	r3, [r7, #0]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d106      	bne.n	800cfe2 <handleIncomingPublish+0x42>
 800cfd4:	4b40      	ldr	r3, [pc, #256]	@ (800d0d8 <handleIncomingPublish+0x138>)
 800cfd6:	4a3e      	ldr	r2, [pc, #248]	@ (800d0d0 <handleIncomingPublish+0x130>)
 800cfd8:	f240 51ad 	movw	r1, #1453	@ 0x5ad
 800cfdc:	483d      	ldr	r0, [pc, #244]	@ (800d0d4 <handleIncomingPublish+0x134>)
 800cfde:	f007 f99b 	bl	8014318 <__assert_func>
    assert( pContext->appCallback != NULL );
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d106      	bne.n	800cff8 <handleIncomingPublish+0x58>
 800cfea:	4b3c      	ldr	r3, [pc, #240]	@ (800d0dc <handleIncomingPublish+0x13c>)
 800cfec:	4a38      	ldr	r2, [pc, #224]	@ (800d0d0 <handleIncomingPublish+0x130>)
 800cfee:	f240 51ae 	movw	r1, #1454	@ 0x5ae
 800cff2:	4838      	ldr	r0, [pc, #224]	@ (800d0d4 <handleIncomingPublish+0x134>)
 800cff4:	f007 f990 	bl	8014318 <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 800cff8:	f107 0214 	add.w	r2, r7, #20
 800cffc:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800d000:	4619      	mov	r1, r3
 800d002:	6838      	ldr	r0, [r7, #0]
 800d004:	f002 fa0b 	bl	800f41e <MQTT_DeserializePublish>
 800d008:	4603      	mov	r3, r0
 800d00a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( ( status == MQTTSuccess ) &&
 800d00e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d012:	2b00      	cmp	r3, #0
 800d014:	d109      	bne.n	800d02a <handleIncomingPublish+0x8a>
        ( pContext->incomingPublishRecords == NULL ) &&
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	685b      	ldr	r3, [r3, #4]
    if( ( status == MQTTSuccess ) &&
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d105      	bne.n	800d02a <handleIncomingPublish+0x8a>
        ( publishInfo.qos > MQTTQoS0 ) )
 800d01e:	7d3b      	ldrb	r3, [r7, #20]
        ( pContext->incomingPublishRecords == NULL ) &&
 800d020:	2b00      	cmp	r3, #0
 800d022:	d002      	beq.n	800d02a <handleIncomingPublish+0x8a>
    {
        LogError( ( "Incoming publish has QoS > MQTTQoS0 but incoming "
                    "publish records have not been initialized. Dropping the "
                    "incoming publish. Please call MQTT_InitStatefulQoS to enable "
                    "use of QoS1 and QoS2 publishes." ) );
        status = MQTTRecvFailed;
 800d024:	2304      	movs	r3, #4
 800d026:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800d02a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d122      	bne.n	800d078 <handleIncomingPublish+0xd8>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStatePublish( pContext,
 800d032:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800d034:	7d3a      	ldrb	r2, [r7, #20]
 800d036:	f107 032d 	add.w	r3, r7, #45	@ 0x2d
 800d03a:	9300      	str	r3, [sp, #0]
 800d03c:	4613      	mov	r3, r2
 800d03e:	2201      	movs	r2, #1
 800d040:	6878      	ldr	r0, [r7, #4]
 800d042:	f002 ffde 	bl	8010002 <MQTT_UpdateStatePublish>
 800d046:	4603      	mov	r3, r0
 800d048:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                          publishInfo.qos,
                                          &publishRecordState );

        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( status == MQTTSuccess )
 800d04c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d050:	2b00      	cmp	r3, #0
 800d052:	d011      	beq.n	800d078 <handleIncomingPublish+0xd8>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 800d054:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d058:	2b09      	cmp	r3, #9
 800d05a:	d10d      	bne.n	800d078 <handleIncomingPublish+0xd8>
        {
            status = MQTTSuccess;
 800d05c:	2300      	movs	r3, #0
 800d05e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            duplicatePublish = true;
 800d062:	2301      	movs	r3, #1
 800d064:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 800d068:	7d3b      	ldrb	r3, [r7, #20]
 800d06a:	4619      	mov	r1, r3
 800d06c:	2001      	movs	r0, #1
 800d06e:	f002 ff99 	bl	800ffa4 <MQTT_CalculateStatePublish>
 800d072:	4603      	mov	r3, r0
 800d074:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800d078:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d11f      	bne.n	800d0c0 <handleIncomingPublish+0x120>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800d080:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d082:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 800d084:	f107 0314 	add.w	r3, r7, #20
 800d088:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 800d08a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d08e:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 800d090:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d094:	f083 0301 	eor.w	r3, r3, #1
 800d098:	b2db      	uxtb	r3, r3
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d006      	beq.n	800d0ac <handleIncomingPublish+0x10c>
        {
            pContext->appCallback( pContext,
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d0a2:	f107 0208 	add.w	r2, r7, #8
 800d0a6:	6839      	ldr	r1, [r7, #0]
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 800d0ac:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d0ae:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800d0b2:	4619      	mov	r1, r3
 800d0b4:	6878      	ldr	r0, [r7, #4]
 800d0b6:	f7ff fe81 	bl	800cdbc <sendPublishAcks>
 800d0ba:	4603      	mov	r3, r0
 800d0bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800d0c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	3730      	adds	r7, #48	@ 0x30
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	bd80      	pop	{r7, pc}
 800d0cc:	0801719c 	.word	0x0801719c
 800d0d0:	08017db0 	.word	0x08017db0
 800d0d4:	080170c0 	.word	0x080170c0
 800d0d8:	0801736c 	.word	0x0801736c
 800d0dc:	08017384 	.word	0x08017384

0800d0e0 <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b08a      	sub	sp, #40	@ 0x28
 800d0e4:	af02      	add	r7, sp, #8
 800d0e6:	6078      	str	r0, [r7, #4]
 800d0e8:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d106      	bne.n	800d102 <handlePublishAcks+0x22>
 800d0f4:	4b35      	ldr	r3, [pc, #212]	@ (800d1cc <handlePublishAcks+0xec>)
 800d0f6:	4a36      	ldr	r2, [pc, #216]	@ (800d1d0 <handlePublishAcks+0xf0>)
 800d0f8:	f240 612d 	movw	r1, #1581	@ 0x62d
 800d0fc:	4835      	ldr	r0, [pc, #212]	@ (800d1d4 <handlePublishAcks+0xf4>)
 800d0fe:	f007 f90b 	bl	8014318 <__assert_func>
    assert( pIncomingPacket != NULL );
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d106      	bne.n	800d116 <handlePublishAcks+0x36>
 800d108:	4b33      	ldr	r3, [pc, #204]	@ (800d1d8 <handlePublishAcks+0xf8>)
 800d10a:	4a31      	ldr	r2, [pc, #196]	@ (800d1d0 <handlePublishAcks+0xf0>)
 800d10c:	f240 612e 	movw	r1, #1582	@ 0x62e
 800d110:	4830      	ldr	r0, [pc, #192]	@ (800d1d4 <handlePublishAcks+0xf4>)
 800d112:	f007 f901 	bl	8014318 <__assert_func>
    assert( pContext->appCallback != NULL );
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d106      	bne.n	800d12c <handlePublishAcks+0x4c>
 800d11e:	4b2f      	ldr	r3, [pc, #188]	@ (800d1dc <handlePublishAcks+0xfc>)
 800d120:	4a2b      	ldr	r2, [pc, #172]	@ (800d1d0 <handlePublishAcks+0xf0>)
 800d122:	f240 612f 	movw	r1, #1583	@ 0x62f
 800d126:	482b      	ldr	r0, [pc, #172]	@ (800d1d4 <handlePublishAcks+0xf4>)
 800d128:	f007 f8f6 	bl	8014318 <__assert_func>

    appCallback = pContext->appCallback;
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d130:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	781b      	ldrb	r3, [r3, #0]
 800d136:	4618      	mov	r0, r3
 800d138:	f7ff fbd0 	bl	800c8dc <getAckFromPacketType>
 800d13c:	4603      	mov	r3, r0
 800d13e:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800d140:	f107 0314 	add.w	r3, r7, #20
 800d144:	2200      	movs	r2, #0
 800d146:	4619      	mov	r1, r3
 800d148:	6838      	ldr	r0, [r7, #0]
 800d14a:	f002 f998 	bl	800f47e <MQTT_DeserializeAck>
 800d14e:	4603      	mov	r3, r0
 800d150:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 800d152:	7ffb      	ldrb	r3, [r7, #31]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d10a      	bne.n	800d16e <handlePublishAcks+0x8e>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStateAck( pContext,
 800d158:	8ab9      	ldrh	r1, [r7, #20]
 800d15a:	7dfa      	ldrb	r2, [r7, #23]
 800d15c:	f107 0316 	add.w	r3, r7, #22
 800d160:	9300      	str	r3, [sp, #0]
 800d162:	2301      	movs	r3, #1
 800d164:	6878      	ldr	r0, [r7, #4]
 800d166:	f002 ffbf 	bl	80100e8 <MQTT_UpdateStateAck>
 800d16a:	4603      	mov	r3, r0
 800d16c:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( ( ackType == MQTTPuback ) || ( ackType == MQTTPubrec ) )
 800d16e:	7dfb      	ldrb	r3, [r7, #23]
 800d170:	2b00      	cmp	r3, #0
 800d172:	d002      	beq.n	800d17a <handlePublishAcks+0x9a>
 800d174:	7dfb      	ldrb	r3, [r7, #23]
 800d176:	2b01      	cmp	r3, #1
 800d178:	d10c      	bne.n	800d194 <handlePublishAcks+0xb4>
    {
        if( ( status == MQTTSuccess ) &&
 800d17a:	7ffb      	ldrb	r3, [r7, #31]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d109      	bne.n	800d194 <handlePublishAcks+0xb4>
            ( pContext->clearFunction != NULL ) )
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
        if( ( status == MQTTSuccess ) &&
 800d184:	2b00      	cmp	r3, #0
 800d186:	d005      	beq.n	800d194 <handlePublishAcks+0xb4>
        {
            pContext->clearFunction( pContext, packetIdentifier );
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d18c:	8aba      	ldrh	r2, [r7, #20]
 800d18e:	4611      	mov	r1, r2
 800d190:	6878      	ldr	r0, [r7, #4]
 800d192:	4798      	blx	r3
        }
    }

    if( status == MQTTSuccess )
 800d194:	7ffb      	ldrb	r3, [r7, #31]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d113      	bne.n	800d1c2 <handlePublishAcks+0xe2>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800d19a:	8abb      	ldrh	r3, [r7, #20]
 800d19c:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 800d19e:	7ffb      	ldrb	r3, [r7, #31]
 800d1a0:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 800d1a2:	2300      	movs	r3, #0
 800d1a4:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800d1a6:	f107 0208 	add.w	r2, r7, #8
 800d1aa:	69bb      	ldr	r3, [r7, #24]
 800d1ac:	6839      	ldr	r1, [r7, #0]
 800d1ae:	6878      	ldr	r0, [r7, #4]
 800d1b0:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 800d1b2:	8abb      	ldrh	r3, [r7, #20]
 800d1b4:	7dba      	ldrb	r2, [r7, #22]
 800d1b6:	4619      	mov	r1, r3
 800d1b8:	6878      	ldr	r0, [r7, #4]
 800d1ba:	f7ff fdff 	bl	800cdbc <sendPublishAcks>
 800d1be:	4603      	mov	r3, r0
 800d1c0:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800d1c2:	7ffb      	ldrb	r3, [r7, #31]
}
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	3720      	adds	r7, #32
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}
 800d1cc:	0801719c 	.word	0x0801719c
 800d1d0:	08017dc8 	.word	0x08017dc8
 800d1d4:	080170c0 	.word	0x080170c0
 800d1d8:	0801736c 	.word	0x0801736c
 800d1dc:	08017384 	.word	0x08017384

0800d1e0 <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b08a      	sub	sp, #40	@ 0x28
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	60f8      	str	r0, [r7, #12]
 800d1e8:	60b9      	str	r1, [r7, #8]
 800d1ea:	4613      	mov	r3, r2
 800d1ec:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 800d1ee:	2305      	movs	r3, #5
 800d1f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    MQTTEventCallback_t appCallback = NULL;
 800d1fe:	2300      	movs	r3, #0
 800d200:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d106      	bne.n	800d216 <handleIncomingAck+0x36>
 800d208:	4b54      	ldr	r3, [pc, #336]	@ (800d35c <handleIncomingAck+0x17c>)
 800d20a:	4a55      	ldr	r2, [pc, #340]	@ (800d360 <handleIncomingAck+0x180>)
 800d20c:	f240 6181 	movw	r1, #1665	@ 0x681
 800d210:	4854      	ldr	r0, [pc, #336]	@ (800d364 <handleIncomingAck+0x184>)
 800d212:	f007 f881 	bl	8014318 <__assert_func>
    assert( pIncomingPacket != NULL );
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d106      	bne.n	800d22a <handleIncomingAck+0x4a>
 800d21c:	4b52      	ldr	r3, [pc, #328]	@ (800d368 <handleIncomingAck+0x188>)
 800d21e:	4a50      	ldr	r2, [pc, #320]	@ (800d360 <handleIncomingAck+0x180>)
 800d220:	f240 6182 	movw	r1, #1666	@ 0x682
 800d224:	484f      	ldr	r0, [pc, #316]	@ (800d364 <handleIncomingAck+0x184>)
 800d226:	f007 f877 	bl	8014318 <__assert_func>
    assert( pContext->appCallback != NULL );
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d106      	bne.n	800d240 <handleIncomingAck+0x60>
 800d232:	4b4e      	ldr	r3, [pc, #312]	@ (800d36c <handleIncomingAck+0x18c>)
 800d234:	4a4a      	ldr	r2, [pc, #296]	@ (800d360 <handleIncomingAck+0x180>)
 800d236:	f240 6183 	movw	r1, #1667	@ 0x683
 800d23a:	484a      	ldr	r0, [pc, #296]	@ (800d364 <handleIncomingAck+0x184>)
 800d23c:	f007 f86c 	bl	8014318 <__assert_func>

    appCallback = pContext->appCallback;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d244:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 800d246:	68bb      	ldr	r3, [r7, #8]
 800d248:	781b      	ldrb	r3, [r3, #0]
 800d24a:	2bd0      	cmp	r3, #208	@ 0xd0
 800d24c:	d01d      	beq.n	800d28a <handleIncomingAck+0xaa>
 800d24e:	2bd0      	cmp	r3, #208	@ 0xd0
 800d250:	dc64      	bgt.n	800d31c <handleIncomingAck+0x13c>
 800d252:	2bb0      	cmp	r3, #176	@ 0xb0
 800d254:	d044      	beq.n	800d2e0 <handleIncomingAck+0x100>
 800d256:	2bb0      	cmp	r3, #176	@ 0xb0
 800d258:	dc60      	bgt.n	800d31c <handleIncomingAck+0x13c>
 800d25a:	2b90      	cmp	r3, #144	@ 0x90
 800d25c:	d040      	beq.n	800d2e0 <handleIncomingAck+0x100>
 800d25e:	2b90      	cmp	r3, #144	@ 0x90
 800d260:	dc5c      	bgt.n	800d31c <handleIncomingAck+0x13c>
 800d262:	2b70      	cmp	r3, #112	@ 0x70
 800d264:	d009      	beq.n	800d27a <handleIncomingAck+0x9a>
 800d266:	2b70      	cmp	r3, #112	@ 0x70
 800d268:	dc58      	bgt.n	800d31c <handleIncomingAck+0x13c>
 800d26a:	2b62      	cmp	r3, #98	@ 0x62
 800d26c:	d005      	beq.n	800d27a <handleIncomingAck+0x9a>
 800d26e:	2b62      	cmp	r3, #98	@ 0x62
 800d270:	dc54      	bgt.n	800d31c <handleIncomingAck+0x13c>
 800d272:	2b40      	cmp	r3, #64	@ 0x40
 800d274:	d001      	beq.n	800d27a <handleIncomingAck+0x9a>
 800d276:	2b50      	cmp	r3, #80	@ 0x50
 800d278:	d150      	bne.n	800d31c <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 800d27a:	68b9      	ldr	r1, [r7, #8]
 800d27c:	68f8      	ldr	r0, [r7, #12]
 800d27e:	f7ff ff2f 	bl	800d0e0 <handlePublishAcks>
 800d282:	4603      	mov	r3, r0
 800d284:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            break;
 800d288:	e04d      	b.n	800d326 <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800d28a:	f107 031e 	add.w	r3, r7, #30
 800d28e:	2200      	movs	r2, #0
 800d290:	4619      	mov	r1, r3
 800d292:	68b8      	ldr	r0, [r7, #8]
 800d294:	f002 f8f3 	bl	800f47e <MQTT_DeserializeAck>
 800d298:	4603      	mov	r3, r0
 800d29a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) && !manageKeepAlive;
 800d29e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d107      	bne.n	800d2b6 <handleIncomingAck+0xd6>
 800d2a6:	79fb      	ldrb	r3, [r7, #7]
 800d2a8:	f083 0301 	eor.w	r3, r3, #1
 800d2ac:	b2db      	uxtb	r3, r3
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d001      	beq.n	800d2b6 <handleIncomingAck+0xd6>
 800d2b2:	2301      	movs	r3, #1
 800d2b4:	e000      	b.n	800d2b8 <handleIncomingAck+0xd8>
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d2bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d2c0:	f003 0301 	and.w	r3, r3, #1
 800d2c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 800d2c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d129      	bne.n	800d324 <handleIncomingAck+0x144>
 800d2d0:	79fb      	ldrb	r3, [r7, #7]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d026      	beq.n	800d324 <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	2200      	movs	r2, #0
 800d2da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            }

            break;
 800d2de:	e021      	b.n	800d324 <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800d2e0:	f107 031e 	add.w	r3, r7, #30
 800d2e4:	2200      	movs	r2, #0
 800d2e6:	4619      	mov	r1, r3
 800d2e8:	68b8      	ldr	r0, [r7, #8]
 800d2ea:	f002 f8c8 	bl	800f47e <MQTT_DeserializeAck>
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) || ( status == MQTTServerRefused );
 800d2f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d003      	beq.n	800d304 <handleIncomingAck+0x124>
 800d2fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d300:	2b06      	cmp	r3, #6
 800d302:	d101      	bne.n	800d308 <handleIncomingAck+0x128>
 800d304:	2301      	movs	r3, #1
 800d306:	e000      	b.n	800d30a <handleIncomingAck+0x12a>
 800d308:	2300      	movs	r3, #0
 800d30a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d30e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d312:	f003 0301 	and.w	r3, r3, #1
 800d316:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 800d31a:	e004      	b.n	800d326 <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800d31c:	2305      	movs	r3, #5
 800d31e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d322:	e000      	b.n	800d326 <handleIncomingAck+0x146>
            break;
 800d324:	bf00      	nop
    }

    if( invokeAppCallback == true )
 800d326:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d00f      	beq.n	800d34e <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800d32e:	8bfb      	ldrh	r3, [r7, #30]
 800d330:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 800d332:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d336:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 800d338:	2300      	movs	r3, #0
 800d33a:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800d33c:	f107 0210 	add.w	r2, r7, #16
 800d340:	6a3b      	ldr	r3, [r7, #32]
 800d342:	68b9      	ldr	r1, [r7, #8]
 800d344:	68f8      	ldr	r0, [r7, #12]
 800d346:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 800d348:	2300      	movs	r3, #0
 800d34a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 800d34e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d352:	4618      	mov	r0, r3
 800d354:	3728      	adds	r7, #40	@ 0x28
 800d356:	46bd      	mov	sp, r7
 800d358:	bd80      	pop	{r7, pc}
 800d35a:	bf00      	nop
 800d35c:	0801719c 	.word	0x0801719c
 800d360:	08017ddc 	.word	0x08017ddc
 800d364:	080170c0 	.word	0x080170c0
 800d368:	0801736c 	.word	0x0801736c
 800d36c:	08017384 	.word	0x08017384

0800d370 <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            bool manageKeepAlive )
{
 800d370:	b590      	push	{r4, r7, lr}
 800d372:	b08b      	sub	sp, #44	@ 0x2c
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
 800d378:	460b      	mov	r3, r1
 800d37a:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800d37c:	2300      	movs	r3, #0
 800d37e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTPacketInfo_t incomingPacket = { 0 };
 800d382:	f107 0308 	add.w	r3, r7, #8
 800d386:	2200      	movs	r2, #0
 800d388:	601a      	str	r2, [r3, #0]
 800d38a:	605a      	str	r2, [r3, #4]
 800d38c:	609a      	str	r2, [r3, #8]
 800d38e:	60da      	str	r2, [r3, #12]
    int32_t recvBytes;
    size_t totalMQTTPacketLength = 0;
 800d390:	2300      	movs	r3, #0
 800d392:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d106      	bne.n	800d3a8 <receiveSingleIteration+0x38>
 800d39a:	4b6b      	ldr	r3, [pc, #428]	@ (800d548 <receiveSingleIteration+0x1d8>)
 800d39c:	4a6b      	ldr	r2, [pc, #428]	@ (800d54c <receiveSingleIteration+0x1dc>)
 800d39e:	f240 61c7 	movw	r1, #1735	@ 0x6c7
 800d3a2:	486b      	ldr	r0, [pc, #428]	@ (800d550 <receiveSingleIteration+0x1e0>)
 800d3a4:	f006 ffb8 	bl	8014318 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	6a1b      	ldr	r3, [r3, #32]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d106      	bne.n	800d3be <receiveSingleIteration+0x4e>
 800d3b0:	4b68      	ldr	r3, [pc, #416]	@ (800d554 <receiveSingleIteration+0x1e4>)
 800d3b2:	4a66      	ldr	r2, [pc, #408]	@ (800d54c <receiveSingleIteration+0x1dc>)
 800d3b4:	f44f 61d9 	mov.w	r1, #1736	@ 0x6c8
 800d3b8:	4865      	ldr	r0, [pc, #404]	@ (800d550 <receiveSingleIteration+0x1e0>)
 800d3ba:	f006 ffad 	bl	8014318 <__assert_func>

    /* Read as many bytes as possible into the network buffer. */
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	691b      	ldr	r3, [r3, #16]
 800d3c2:	687a      	ldr	r2, [r7, #4]
 800d3c4:	69d0      	ldr	r0, [r2, #28]
                                                   &( pContext->networkBuffer.pBuffer[ pContext->index ] ),
 800d3c6:	687a      	ldr	r2, [r7, #4]
 800d3c8:	6a11      	ldr	r1, [r2, #32]
 800d3ca:	687a      	ldr	r2, [r7, #4]
 800d3cc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800d3ce:	188c      	adds	r4, r1, r2
                                                   pContext->networkBuffer.size - pContext->index );
 800d3d0:	687a      	ldr	r2, [r7, #4]
 800d3d2:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 800d3d4:	687a      	ldr	r2, [r7, #4]
 800d3d6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800d3d8:	1a8a      	subs	r2, r1, r2
 800d3da:	4621      	mov	r1, r4
 800d3dc:	4798      	blx	r3
 800d3de:	61f8      	str	r0, [r7, #28]

    if( recvBytes < 0 )
 800d3e0:	69fb      	ldr	r3, [r7, #28]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	da0c      	bge.n	800d400 <receiveSingleIteration+0x90>
    {
        /* The receive function has failed. Bubble up the error up to the user. */
        status = MQTTRecvFailed;
 800d3e6:	2304      	movs	r3, #4
 800d3e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800d3f2:	2b01      	cmp	r3, #1
 800d3f4:	d125      	bne.n	800d442 <receiveSingleIteration+0xd2>
        {
            pContext->connectStatus = MQTTDisconnectPending;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	2202      	movs	r2, #2
 800d3fa:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800d3fe:	e020      	b.n	800d442 <receiveSingleIteration+0xd2>
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }
    else if( ( recvBytes == 0 ) && ( pContext->index == 0U ) )
 800d400:	69fb      	ldr	r3, [r7, #28]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d107      	bne.n	800d416 <receiveSingleIteration+0xa6>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d103      	bne.n	800d416 <receiveSingleIteration+0xa6>
    {
        /* No more bytes available since the last read and neither is anything in
         * the buffer. */
        status = MQTTNoDataAvailable;
 800d40e:	2307      	movs	r3, #7
 800d410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d414:	e015      	b.n	800d442 <receiveSingleIteration+0xd2>
    /* Either something was received, or there is still data to be processed in the
     * buffer, or both. */
    else
    {
        /* Update the number of bytes in the MQTT fixed buffer. */
        pContext->index += ( size_t ) recvBytes;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d41a:	69fb      	ldr	r3, [r7, #28]
 800d41c:	441a      	add	r2, r3
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	641a      	str	r2, [r3, #64]	@ 0x40

        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6a18      	ldr	r0, [r3, #32]
                                                          &( pContext->index ),
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	3340      	adds	r3, #64	@ 0x40
        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800d42a:	f107 0208 	add.w	r2, r7, #8
 800d42e:	4619      	mov	r1, r3
 800d430:	f002 f90e 	bl	800f650 <MQTT_ProcessIncomingPacketTypeAndLength>
 800d434:	4603      	mov	r3, r0
 800d436:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          &incomingPacket );

        totalMQTTPacketLength = incomingPacket.remainingLength + incomingPacket.headerLength;
 800d43a:	693a      	ldr	r2, [r7, #16]
 800d43c:	697b      	ldr	r3, [r7, #20]
 800d43e:	4413      	add	r3, r2
 800d440:	623b      	str	r3, [r7, #32]
    }

    /* No data was received, check for keep alive timeout. */
    if( recvBytes == 0 )
 800d442:	69fb      	ldr	r3, [r7, #28]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d112      	bne.n	800d46e <receiveSingleIteration+0xfe>
    {
        if( manageKeepAlive == true )
 800d448:	78fb      	ldrb	r3, [r7, #3]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d00f      	beq.n	800d46e <receiveSingleIteration+0xfe>
        {
            /* Keep the copy of the status to be reset later. */
            MQTTStatus_t statusCopy = status;
 800d44e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d452:	76fb      	strb	r3, [r7, #27]

            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 800d454:	6878      	ldr	r0, [r7, #4]
 800d456:	f7ff fd25 	bl	800cea4 <handleKeepAlive>
 800d45a:	4603      	mov	r3, r0
 800d45c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if( status == MQTTSuccess )
 800d460:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d464:	2b00      	cmp	r3, #0
 800d466:	d102      	bne.n	800d46e <receiveSingleIteration+0xfe>
            {
                /* Reset the status. */
                status = statusCopy;
 800d468:	7efb      	ldrb	r3, [r7, #27]
 800d46a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }
    }

    /* Check whether there is data available before processing the packet further. */
    if( ( status == MQTTNeedMoreBytes ) || ( status == MQTTNoDataAvailable ) )
 800d46e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d472:	2b0b      	cmp	r3, #11
 800d474:	d01e      	beq.n	800d4b4 <receiveSingleIteration+0x144>
 800d476:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d47a:	2b07      	cmp	r3, #7
 800d47c:	d01a      	beq.n	800d4b4 <receiveSingleIteration+0x144>
    {
        /* Do nothing as there is nothing to be processed right now. The proper
         * error code will be bubbled up to the user. */
    }
    /* Any other error code. */
    else if( status != MQTTSuccess )
 800d47e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d482:	2b00      	cmp	r3, #0
 800d484:	d116      	bne.n	800d4b4 <receiveSingleIteration+0x144>
    {
        LogError( ( "Call to receiveSingleIteration failed. Status=%s",
                    MQTT_Status_strerror( status ) ) );
    }
    /* If the MQTT Packet size is bigger than the buffer itself. */
    else if( totalMQTTPacketLength > pContext->networkBuffer.size )
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d48a:	6a3a      	ldr	r2, [r7, #32]
 800d48c:	429a      	cmp	r2, r3
 800d48e:	d909      	bls.n	800d4a4 <receiveSingleIteration+0x134>
    {
        /* Discard the packet from the receive buffer and drain the pending
         * data from the socket buffer. */
        status = discardStoredPacket( pContext,
 800d490:	f107 0308 	add.w	r3, r7, #8
 800d494:	4619      	mov	r1, r3
 800d496:	6878      	ldr	r0, [r7, #4]
 800d498:	f7ff fb8e 	bl	800cbb8 <discardStoredPacket>
 800d49c:	4603      	mov	r3, r0
 800d49e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d4a2:	e007      	b.n	800d4b4 <receiveSingleIteration+0x144>
                                      &incomingPacket );
    }
    /* If the total packet is of more length than the bytes we have available. */
    else if( totalMQTTPacketLength > pContext->index )
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4a8:	6a3a      	ldr	r2, [r7, #32]
 800d4aa:	429a      	cmp	r2, r3
 800d4ac:	d902      	bls.n	800d4b4 <receiveSingleIteration+0x144>
    {
        status = MQTTNeedMoreBytes;
 800d4ae:	230b      	movs	r3, #11
 800d4b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        /* MISRA else. */
    }

    /* Handle received packet. If incomplete data was read then this will not execute. */
    if( status == MQTTSuccess )
 800d4b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d138      	bne.n	800d52e <receiveSingleIteration+0x1be>
    {
        incomingPacket.pRemainingData = &pContext->networkBuffer.pBuffer[ incomingPacket.headerLength ];
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	6a1a      	ldr	r2, [r3, #32]
 800d4c0:	697b      	ldr	r3, [r7, #20]
 800d4c2:	4413      	add	r3, r2
 800d4c4:	60fb      	str	r3, [r7, #12]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 800d4c6:	7a3b      	ldrb	r3, [r7, #8]
 800d4c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d4cc:	2b30      	cmp	r3, #48	@ 0x30
 800d4ce:	d109      	bne.n	800d4e4 <receiveSingleIteration+0x174>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 800d4d0:	f107 0308 	add.w	r3, r7, #8
 800d4d4:	4619      	mov	r1, r3
 800d4d6:	6878      	ldr	r0, [r7, #4]
 800d4d8:	f7ff fd62 	bl	800cfa0 <handleIncomingPublish>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d4e2:	e009      	b.n	800d4f8 <receiveSingleIteration+0x188>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 800d4e4:	78fa      	ldrb	r2, [r7, #3]
 800d4e6:	f107 0308 	add.w	r3, r7, #8
 800d4ea:	4619      	mov	r1, r3
 800d4ec:	6878      	ldr	r0, [r7, #4]
 800d4ee:	f7ff fe77 	bl	800d1e0 <handleIncomingAck>
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        /* Update the index to reflect the remaining bytes in the buffer.  */
        pContext->index -= totalMQTTPacketLength;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d4fc:	6a3b      	ldr	r3, [r7, #32]
 800d4fe:	1ad2      	subs	r2, r2, r3
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Move the remaining bytes to the front of the buffer. */
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	6a18      	ldr	r0, [r3, #32]
                          &( pContext->networkBuffer.pBuffer[ totalMQTTPacketLength ] ),
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	6a1a      	ldr	r2, [r3, #32]
 800d50c:	6a3b      	ldr	r3, [r7, #32]
 800d50e:	18d1      	adds	r1, r2, r3
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d514:	461a      	mov	r2, r3
 800d516:	f007 f9cf 	bl	80148b8 <memmove>
                          pContext->index );

        if( status == MQTTSuccess )
 800d51a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d105      	bne.n	800d52e <receiveSingleIteration+0x1be>
        {
            pContext->lastPacketRxTime = pContext->getTime();
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d526:	4798      	blx	r3
 800d528:	4602      	mov	r2, r0
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	639a      	str	r2, [r3, #56]	@ 0x38
        }
    }

    if( status == MQTTNoDataAvailable )
 800d52e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d532:	2b07      	cmp	r3, #7
 800d534:	d102      	bne.n	800d53c <receiveSingleIteration+0x1cc>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 800d536:	2300      	movs	r3, #0
 800d538:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 800d53c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d540:	4618      	mov	r0, r3
 800d542:	372c      	adds	r7, #44	@ 0x2c
 800d544:	46bd      	mov	sp, r7
 800d546:	bd90      	pop	{r4, r7, pc}
 800d548:	0801719c 	.word	0x0801719c
 800d54c:	08017df0 	.word	0x08017df0
 800d550:	080170c0 	.word	0x080170c0
 800d554:	080172d8 	.word	0x080172d8

0800d558 <validateSubscribeUnsubscribeParams>:

static MQTTStatus_t validateSubscribeUnsubscribeParams( const MQTTContext_t * pContext,
                                                        const MQTTSubscribeInfo_t * pSubscriptionList,
                                                        size_t subscriptionCount,
                                                        uint16_t packetId )
{
 800d558:	b480      	push	{r7}
 800d55a:	b087      	sub	sp, #28
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	60f8      	str	r0, [r7, #12]
 800d560:	60b9      	str	r1, [r7, #8]
 800d562:	607a      	str	r2, [r7, #4]
 800d564:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTSuccess;
 800d566:	2300      	movs	r3, #0
 800d568:	75fb      	strb	r3, [r7, #23]
    size_t iterator;

    /* Validate all the parameters. */
    if( ( pContext == NULL ) || ( pSubscriptionList == NULL ) )
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d002      	beq.n	800d576 <validateSubscribeUnsubscribeParams+0x1e>
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	2b00      	cmp	r3, #0
 800d574:	d102      	bne.n	800d57c <validateSubscribeUnsubscribeParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pSubscriptionList=%p.",
                    ( void * ) pContext,
                    ( void * ) pSubscriptionList ) );
        status = MQTTBadParameter;
 800d576:	2301      	movs	r3, #1
 800d578:	75fb      	strb	r3, [r7, #23]
 800d57a:	e027      	b.n	800d5cc <validateSubscribeUnsubscribeParams+0x74>
    }
    else if( subscriptionCount == 0UL )
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d102      	bne.n	800d588 <validateSubscribeUnsubscribeParams+0x30>
    {
        LogError( ( "Subscription count is 0." ) );
        status = MQTTBadParameter;
 800d582:	2301      	movs	r3, #1
 800d584:	75fb      	strb	r3, [r7, #23]
 800d586:	e021      	b.n	800d5cc <validateSubscribeUnsubscribeParams+0x74>
    }
    else if( packetId == 0U )
 800d588:	887b      	ldrh	r3, [r7, #2]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d102      	bne.n	800d594 <validateSubscribeUnsubscribeParams+0x3c>
    {
        LogError( ( "Packet Id for subscription packet is 0." ) );
        status = MQTTBadParameter;
 800d58e:	2301      	movs	r3, #1
 800d590:	75fb      	strb	r3, [r7, #23]
 800d592:	e01b      	b.n	800d5cc <validateSubscribeUnsubscribeParams+0x74>
    }
    else
    {
        if( pContext->incomingPublishRecords == NULL )
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	685b      	ldr	r3, [r3, #4]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d117      	bne.n	800d5cc <validateSubscribeUnsubscribeParams+0x74>
        {
            for( iterator = 0; iterator < subscriptionCount; iterator++ )
 800d59c:	2300      	movs	r3, #0
 800d59e:	613b      	str	r3, [r7, #16]
 800d5a0:	e010      	b.n	800d5c4 <validateSubscribeUnsubscribeParams+0x6c>
            {
                if( pSubscriptionList[ iterator ].qos > MQTTQoS0 )
 800d5a2:	693a      	ldr	r2, [r7, #16]
 800d5a4:	4613      	mov	r3, r2
 800d5a6:	005b      	lsls	r3, r3, #1
 800d5a8:	4413      	add	r3, r2
 800d5aa:	009b      	lsls	r3, r3, #2
 800d5ac:	461a      	mov	r2, r3
 800d5ae:	68bb      	ldr	r3, [r7, #8]
 800d5b0:	4413      	add	r3, r2
 800d5b2:	781b      	ldrb	r3, [r3, #0]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d002      	beq.n	800d5be <validateSubscribeUnsubscribeParams+0x66>
                {
                    LogError( ( "The incoming publish record list is not "
                                "initialised for QoS1/QoS2 records. Please call "
                                " MQTT_InitStatefulQoS to enable use of QoS1 and "
                                " QoS2 packets." ) );
                    status = MQTTBadParameter;
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	75fb      	strb	r3, [r7, #23]
                    break;
 800d5bc:	e006      	b.n	800d5cc <validateSubscribeUnsubscribeParams+0x74>
            for( iterator = 0; iterator < subscriptionCount; iterator++ )
 800d5be:	693b      	ldr	r3, [r7, #16]
 800d5c0:	3301      	adds	r3, #1
 800d5c2:	613b      	str	r3, [r7, #16]
 800d5c4:	693a      	ldr	r2, [r7, #16]
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	429a      	cmp	r2, r3
 800d5ca:	d3ea      	bcc.n	800d5a2 <validateSubscribeUnsubscribeParams+0x4a>
                }
            }
        }
    }

    return status;
 800d5cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	371c      	adds	r7, #28
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d8:	4770      	bx	lr
	...

0800d5dc <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serializedLength[ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	b088      	sub	sp, #32
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	60f8      	str	r0, [r7, #12]
 800d5e4:	60b9      	str	r1, [r7, #8]
 800d5e6:	603b      	str	r3, [r7, #0]
 800d5e8:	4613      	mov	r3, r2
 800d5ea:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	61fb      	str	r3, [r7, #28]
    TransportOutVector_t * pLocalIterator = iterator;
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	617b      	str	r3, [r7, #20]
    size_t vectorsAdded = 0U;
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) ? ( string != NULL ) : true );
 800d5f8:	88fb      	ldrh	r3, [r7, #6]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d009      	beq.n	800d612 <addEncodedStringToVector+0x36>
 800d5fe:	68bb      	ldr	r3, [r7, #8]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d106      	bne.n	800d612 <addEncodedStringToVector+0x36>
 800d604:	4b1e      	ldr	r3, [pc, #120]	@ (800d680 <addEncodedStringToVector+0xa4>)
 800d606:	4a1f      	ldr	r2, [pc, #124]	@ (800d684 <addEncodedStringToVector+0xa8>)
 800d608:	f240 7191 	movw	r1, #1937	@ 0x791
 800d60c:	481e      	ldr	r0, [pc, #120]	@ (800d688 <addEncodedStringToVector+0xac>)
 800d60e:	f006 fe83 	bl	8014318 <__assert_func>

    serializedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 800d612:	88fb      	ldrh	r3, [r7, #6]
 800d614:	0a1b      	lsrs	r3, r3, #8
 800d616:	b29b      	uxth	r3, r3
 800d618:	b2da      	uxtb	r2, r3
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	701a      	strb	r2, [r3, #0]
    serializedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	3301      	adds	r3, #1
 800d622:	88fa      	ldrh	r2, [r7, #6]
 800d624:	b2d2      	uxtb	r2, r2
 800d626:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serializedLength;
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	68fa      	ldr	r2, [r7, #12]
 800d62c:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800d62e:	697b      	ldr	r3, [r7, #20]
 800d630:	2202      	movs	r2, #2
 800d632:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 800d634:	69bb      	ldr	r3, [r7, #24]
 800d636:	3301      	adds	r3, #1
 800d638:	61bb      	str	r3, [r7, #24]
    packetLength = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800d63a:	2302      	movs	r3, #2
 800d63c:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d011      	beq.n	800d668 <addEncodedStringToVector+0x8c>
 800d644:	88fb      	ldrh	r3, [r7, #6]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d00e      	beq.n	800d668 <addEncodedStringToVector+0x8c>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 800d64a:	697b      	ldr	r3, [r7, #20]
 800d64c:	3308      	adds	r3, #8
 800d64e:	68ba      	ldr	r2, [r7, #8]
 800d650:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 800d652:	697b      	ldr	r3, [r7, #20]
 800d654:	3308      	adds	r3, #8
 800d656:	88fa      	ldrh	r2, [r7, #6]
 800d658:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 800d65a:	69bb      	ldr	r3, [r7, #24]
 800d65c:	3301      	adds	r3, #1
 800d65e:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 800d660:	88fb      	ldrh	r3, [r7, #6]
 800d662:	69fa      	ldr	r2, [r7, #28]
 800d664:	4413      	add	r3, r2
 800d666:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 800d668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d66a:	681a      	ldr	r2, [r3, #0]
 800d66c:	69fb      	ldr	r3, [r7, #28]
 800d66e:	441a      	add	r2, r3
 800d670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d672:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 800d674:	69bb      	ldr	r3, [r7, #24]
}
 800d676:	4618      	mov	r0, r3
 800d678:	3720      	adds	r7, #32
 800d67a:	46bd      	mov	sp, r7
 800d67c:	bd80      	pop	{r7, pc}
 800d67e:	bf00      	nop
 800d680:	080173a4 	.word	0x080173a4
 800d684:	08017e08 	.word	0x08017e08
 800d688:	080170c0 	.word	0x080170c0

0800d68c <sendSubscribeWithoutCopy>:
static MQTTStatus_t sendSubscribeWithoutCopy( MQTTContext_t * pContext,
                                              const MQTTSubscribeInfo_t * pSubscriptionList,
                                              size_t subscriptionCount,
                                              uint16_t packetId,
                                              size_t remainingLength )
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b09a      	sub	sp, #104	@ 0x68
 800d690:	af02      	add	r7, sp, #8
 800d692:	60f8      	str	r0, [r7, #12]
 800d694:	60b9      	str	r1, [r7, #8]
 800d696:	607a      	str	r2, [r7, #4]
 800d698:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTSuccess;
 800d69a:	2300      	movs	r3, #0
 800d69c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    uint8_t * pIndex;
    TransportOutVector_t pIoVector[ MQTT_SUB_UNSUB_MAX_VECTORS ];
    TransportOutVector_t * pIterator;
    uint8_t serializedTopicFieldLength[ MQTT_SUB_UNSUB_MAX_VECTORS ][ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ];
    size_t totalPacketLength = 0U;
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	61bb      	str	r3, [r7, #24]
    size_t ioVectorLength = 0U;
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	657b      	str	r3, [r7, #84]	@ 0x54
    size_t subscriptionsSent = 0U;
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	653b      	str	r3, [r7, #80]	@ 0x50

    /* The vector array should be at least three element long as the topic
     * string needs these many vector elements to be stored. */
    assert( MQTT_SUB_UNSUB_MAX_VECTORS >= CORE_MQTT_SUBSCRIBE_PER_TOPIC_VECTOR_LENGTH );

    pIndex = subscribeheader;
 800d6ac:	f107 0310 	add.w	r3, r7, #16
 800d6b0:	64bb      	str	r3, [r7, #72]	@ 0x48
    pIterator = pIoVector;
 800d6b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d6b6:	65bb      	str	r3, [r7, #88]	@ 0x58

    pIndex = MQTT_SerializeSubscribeHeader( remainingLength,
 800d6b8:	887b      	ldrh	r3, [r7, #2]
 800d6ba:	461a      	mov	r2, r3
 800d6bc:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800d6be:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800d6c0:	f001 fdbe 	bl	800f240 <MQTT_SerializeSubscribeHeader>
 800d6c4:	64b8      	str	r0, [r7, #72]	@ 0x48
                                            pIndex,
                                            packetId );

    /* The header is to be sent first. */
    pIterator->iov_base = subscribeheader;
 800d6c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d6c8:	f107 0210 	add.w	r2, r7, #16
 800d6cc:	601a      	str	r2, [r3, #0]
    /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
    /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
    /* coverity[misra_c_2012_rule_18_2_violation] */
    /* coverity[misra_c_2012_rule_10_8_violation] */
    pIterator->iov_len = ( size_t ) ( pIndex - subscribeheader );
 800d6ce:	f107 0310 	add.w	r3, r7, #16
 800d6d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d6d4:	1ad3      	subs	r3, r2, r3
 800d6d6:	461a      	mov	r2, r3
 800d6d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d6da:	605a      	str	r2, [r3, #4]
    totalPacketLength += pIterator->iov_len;
 800d6dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d6de:	685a      	ldr	r2, [r3, #4]
 800d6e0:	69bb      	ldr	r3, [r7, #24]
 800d6e2:	4413      	add	r3, r2
 800d6e4:	61bb      	str	r3, [r7, #24]
    pIterator++;
 800d6e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d6e8:	3308      	adds	r3, #8
 800d6ea:	65bb      	str	r3, [r7, #88]	@ 0x58
    ioVectorLength++;
 800d6ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6ee:	3301      	adds	r3, #1
 800d6f0:	657b      	str	r3, [r7, #84]	@ 0x54

    while( ( status == MQTTSuccess ) && ( subscriptionsSent < subscriptionCount ) )
 800d6f2:	e062      	b.n	800d7ba <sendSubscribeWithoutCopy+0x12e>
    {
        /* Reset the index for next iteration. */
        topicFieldLengthIndex = 0;
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Check whether the subscription topic (with QoS) will fit in the
         * given vector. */
        while( ( ioVectorLength <= ( MQTT_SUB_UNSUB_MAX_VECTORS - CORE_MQTT_SUBSCRIBE_PER_TOPIC_VECTOR_LENGTH ) ) &&
 800d6f8:	e043      	b.n	800d782 <sendSubscribeWithoutCopy+0xf6>
               ( subscriptionsSent < subscriptionCount ) )
        {
            /* The topic filter and the filter length gets sent next. */
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800d6fa:	f107 021c 	add.w	r2, r7, #28
 800d6fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d700:	005b      	lsls	r3, r3, #1
 800d702:	18d0      	adds	r0, r2, r3
                                                     pSubscriptionList[ subscriptionsSent ].pTopicFilter,
 800d704:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d706:	4613      	mov	r3, r2
 800d708:	005b      	lsls	r3, r3, #1
 800d70a:	4413      	add	r3, r2
 800d70c:	009b      	lsls	r3, r3, #2
 800d70e:	461a      	mov	r2, r3
 800d710:	68bb      	ldr	r3, [r7, #8]
 800d712:	4413      	add	r3, r2
 800d714:	6859      	ldr	r1, [r3, #4]
                                                     pSubscriptionList[ subscriptionsSent ].topicFilterLength,
 800d716:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d718:	4613      	mov	r3, r2
 800d71a:	005b      	lsls	r3, r3, #1
 800d71c:	4413      	add	r3, r2
 800d71e:	009b      	lsls	r3, r3, #2
 800d720:	461a      	mov	r2, r3
 800d722:	68bb      	ldr	r3, [r7, #8]
 800d724:	4413      	add	r3, r2
 800d726:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicFieldLength[ topicFieldLengthIndex ],
 800d728:	f107 0318 	add.w	r3, r7, #24
 800d72c:	9300      	str	r3, [sp, #0]
 800d72e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d730:	f7ff ff54 	bl	800d5dc <addEncodedStringToVector>
 800d734:	6478      	str	r0, [r7, #68]	@ 0x44
                                                     pIterator,
                                                     &totalPacketLength );

            /* Update the pointer after the above operation. */
            pIterator = &pIterator[ vectorsAdded ];
 800d736:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d738:	00db      	lsls	r3, r3, #3
 800d73a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d73c:	4413      	add	r3, r2
 800d73e:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Lastly, the QoS gets sent. */
            pIterator->iov_base = &( pSubscriptionList[ subscriptionsSent ].qos );
 800d740:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d742:	4613      	mov	r3, r2
 800d744:	005b      	lsls	r3, r3, #1
 800d746:	4413      	add	r3, r2
 800d748:	009b      	lsls	r3, r3, #2
 800d74a:	461a      	mov	r2, r3
 800d74c:	68bb      	ldr	r3, [r7, #8]
 800d74e:	4413      	add	r3, r2
 800d750:	461a      	mov	r2, r3
 800d752:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d754:	601a      	str	r2, [r3, #0]
            pIterator->iov_len = 1U;
 800d756:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d758:	2201      	movs	r2, #1
 800d75a:	605a      	str	r2, [r3, #4]
            totalPacketLength += pIterator->iov_len;
 800d75c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d75e:	685a      	ldr	r2, [r3, #4]
 800d760:	69bb      	ldr	r3, [r7, #24]
 800d762:	4413      	add	r3, r2
 800d764:	61bb      	str	r3, [r7, #24]

            /* Increment the pointer. */
            pIterator++;
 800d766:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d768:	3308      	adds	r3, #8
 800d76a:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Two slots get used by the topic string length and topic string.
             * One slot gets used by the quality of service. */
            ioVectorLength += vectorsAdded + 1U;
 800d76c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d76e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d770:	4413      	add	r3, r2
 800d772:	3301      	adds	r3, #1
 800d774:	657b      	str	r3, [r7, #84]	@ 0x54

            subscriptionsSent++;
 800d776:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d778:	3301      	adds	r3, #1
 800d77a:	653b      	str	r3, [r7, #80]	@ 0x50

            /* The index needs to be updated for next iteration. */
            topicFieldLengthIndex++;
 800d77c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d77e:	3301      	adds	r3, #1
 800d780:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while( ( ioVectorLength <= ( MQTT_SUB_UNSUB_MAX_VECTORS - CORE_MQTT_SUBSCRIBE_PER_TOPIC_VECTOR_LENGTH ) ) &&
 800d782:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d784:	2b01      	cmp	r3, #1
 800d786:	d803      	bhi.n	800d790 <sendSubscribeWithoutCopy+0x104>
 800d788:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	429a      	cmp	r2, r3
 800d78e:	d3b4      	bcc.n	800d6fa <sendSubscribeWithoutCopy+0x6e>
        }

        if( sendMessageVector( pContext,
 800d790:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d794:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d796:	4619      	mov	r1, r3
 800d798:	68f8      	ldr	r0, [r7, #12]
 800d79a:	f7fe ff05 	bl	800c5a8 <sendMessageVector>
 800d79e:	4603      	mov	r3, r0
                               pIoVector,
                               ioVectorLength ) != ( int32_t ) totalPacketLength )
 800d7a0:	69ba      	ldr	r2, [r7, #24]
        if( sendMessageVector( pContext,
 800d7a2:	4293      	cmp	r3, r2
 800d7a4:	d002      	beq.n	800d7ac <sendSubscribeWithoutCopy+0x120>
        {
            status = MQTTSendFailed;
 800d7a6:	2303      	movs	r3, #3
 800d7a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        }

        /* Update the iterator for the next potential loop iteration. */
        pIterator = pIoVector;
 800d7ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d7b0:	65bb      	str	r3, [r7, #88]	@ 0x58
        /* Reset the vector length for the next potential loop iteration. */
        ioVectorLength = 0U;
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	657b      	str	r3, [r7, #84]	@ 0x54
        /* Reset the packet length for the next potential loop iteration. */
        totalPacketLength = 0U;
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	61bb      	str	r3, [r7, #24]
    while( ( status == MQTTSuccess ) && ( subscriptionsSent < subscriptionCount ) )
 800d7ba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d103      	bne.n	800d7ca <sendSubscribeWithoutCopy+0x13e>
 800d7c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	429a      	cmp	r2, r3
 800d7c8:	d394      	bcc.n	800d6f4 <sendSubscribeWithoutCopy+0x68>
    }

    return status;
 800d7ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	3760      	adds	r7, #96	@ 0x60
 800d7d2:	46bd      	mov	sp, r7
 800d7d4:	bd80      	pop	{r7, pc}

0800d7d6 <sendPublishWithoutCopy>:
static MQTTStatus_t sendPublishWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTPublishInfo_t * pPublishInfo,
                                            uint8_t * pMqttHeader,
                                            size_t headerSize,
                                            uint16_t packetId )
{
 800d7d6:	b580      	push	{r7, lr}
 800d7d8:	b092      	sub	sp, #72	@ 0x48
 800d7da:	af00      	add	r7, sp, #0
 800d7dc:	60f8      	str	r0, [r7, #12]
 800d7de:	60b9      	str	r1, [r7, #8]
 800d7e0:	607a      	str	r2, [r7, #4]
 800d7e2:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    size_t ioVectorLength;
    size_t totalMessageLength;
    bool dupFlagChanged = false;
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
     * Packet ID (only when QoS > QoS0)                    + 1 = 3
     * Payload                                             + 1 = 4  */
    TransportOutVector_t pIoVector[ 4U ];

    /* The header is sent first. */
    pIoVector[ 0U ].iov_base = pMqttHeader;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	61bb      	str	r3, [r7, #24]
    pIoVector[ 0U ].iov_len = headerSize;
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	61fb      	str	r3, [r7, #28]
    totalMessageLength = headerSize;
 800d7f8:	683b      	ldr	r3, [r7, #0]
 800d7fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Then the topic name has to be sent. */
    pIoVector[ 1U ].iov_base = pPublishInfo->pTopicName;
 800d7fc:	68bb      	ldr	r3, [r7, #8]
 800d7fe:	685b      	ldr	r3, [r3, #4]
 800d800:	623b      	str	r3, [r7, #32]
    pIoVector[ 1U ].iov_len = pPublishInfo->topicNameLength;
 800d802:	68bb      	ldr	r3, [r7, #8]
 800d804:	891b      	ldrh	r3, [r3, #8]
 800d806:	627b      	str	r3, [r7, #36]	@ 0x24
    totalMessageLength += pPublishInfo->topicNameLength;
 800d808:	68bb      	ldr	r3, [r7, #8]
 800d80a:	891b      	ldrh	r3, [r3, #8]
 800d80c:	461a      	mov	r2, r3
 800d80e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d810:	4413      	add	r3, r2
 800d812:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* The next field's index should be 2 as the first two fields
     * have been filled in. */
    ioVectorLength = 2U;
 800d814:	2302      	movs	r3, #2
 800d816:	643b      	str	r3, [r7, #64]	@ 0x40

    if( pPublishInfo->qos > MQTTQoS0 )
 800d818:	68bb      	ldr	r3, [r7, #8]
 800d81a:	781b      	ldrb	r3, [r3, #0]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d020      	beq.n	800d862 <sendPublishWithoutCopy+0x8c>
    {
        /* Encode the packet ID. */
        serializedPacketID[ 0 ] = ( ( uint8_t ) ( ( packetId ) >> 8 ) );
 800d820:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800d824:	0a1b      	lsrs	r3, r3, #8
 800d826:	b29b      	uxth	r3, r3
 800d828:	b2db      	uxtb	r3, r3
 800d82a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        serializedPacketID[ 1 ] = ( ( uint8_t ) ( ( packetId ) & 0x00ffU ) );
 800d82e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800d832:	b2db      	uxtb	r3, r3
 800d834:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

        pIoVector[ ioVectorLength ].iov_base = serializedPacketID;
 800d838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d83a:	00db      	lsls	r3, r3, #3
 800d83c:	3348      	adds	r3, #72	@ 0x48
 800d83e:	443b      	add	r3, r7
 800d840:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800d844:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = sizeof( serializedPacketID );
 800d848:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d84a:	00db      	lsls	r3, r3, #3
 800d84c:	3348      	adds	r3, #72	@ 0x48
 800d84e:	443b      	add	r3, r7
 800d850:	2202      	movs	r2, #2
 800d852:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800d856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d858:	3301      	adds	r3, #1
 800d85a:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += sizeof( serializedPacketID );
 800d85c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d85e:	3302      	adds	r3, #2
 800d860:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Publish packets are allowed to contain no payload. */
    if( pPublishInfo->payloadLength > 0U )
 800d862:	68bb      	ldr	r3, [r7, #8]
 800d864:	691b      	ldr	r3, [r3, #16]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d017      	beq.n	800d89a <sendPublishWithoutCopy+0xc4>
    {
        pIoVector[ ioVectorLength ].iov_base = pPublishInfo->pPayload;
 800d86a:	68bb      	ldr	r3, [r7, #8]
 800d86c:	68da      	ldr	r2, [r3, #12]
 800d86e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d870:	00db      	lsls	r3, r3, #3
 800d872:	3348      	adds	r3, #72	@ 0x48
 800d874:	443b      	add	r3, r7
 800d876:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = pPublishInfo->payloadLength;
 800d87a:	68bb      	ldr	r3, [r7, #8]
 800d87c:	691a      	ldr	r2, [r3, #16]
 800d87e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d880:	00db      	lsls	r3, r3, #3
 800d882:	3348      	adds	r3, #72	@ 0x48
 800d884:	443b      	add	r3, r7
 800d886:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800d88a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d88c:	3301      	adds	r3, #1
 800d88e:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += pPublishInfo->payloadLength;
 800d890:	68bb      	ldr	r3, [r7, #8]
 800d892:	691b      	ldr	r3, [r3, #16]
 800d894:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d896:	4413      	add	r3, r2
 800d898:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* store a copy of the publish for retransmission purposes */
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 800d89a:	68bb      	ldr	r3, [r7, #8]
 800d89c:	781b      	ldrb	r3, [r3, #0]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d042      	beq.n	800d928 <sendPublishWithoutCopy+0x152>
        ( pContext->storeFunction != NULL ) )
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d03e      	beq.n	800d928 <sendPublishWithoutCopy+0x152>
    {
        /* If not already set, set the dup flag before storing a copy of the publish
         * this is because on retrieving back this copy we will get it in the form of an
         * array of TransportOutVector_t that holds the data in a const pointer which cannot be
         * changed after retrieving. */
        if( pPublishInfo->dup != true )
 800d8aa:	68bb      	ldr	r3, [r7, #8]
 800d8ac:	789b      	ldrb	r3, [r3, #2]
 800d8ae:	f083 0301 	eor.w	r3, r3, #1
 800d8b2:	b2db      	uxtb	r3, r3
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d00e      	beq.n	800d8d6 <sendPublishWithoutCopy+0x100>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, true );
 800d8b8:	2101      	movs	r1, #1
 800d8ba:	6878      	ldr	r0, [r7, #4]
 800d8bc:	f001 fe98 	bl	800f5f0 <MQTT_UpdateDuplicatePublishFlag>
 800d8c0:	4603      	mov	r3, r0
 800d8c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            dupFlagChanged = ( status == MQTTSuccess );
 800d8c6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	bf0c      	ite	eq
 800d8ce:	2301      	moveq	r3, #1
 800d8d0:	2300      	movne	r3, #0
 800d8d2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        }

        if( status == MQTTSuccess )
 800d8d6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d115      	bne.n	800d90a <sendPublishWithoutCopy+0x134>
        {
            MQTTVec_t mqttVec;

            mqttVec.pVector = pIoVector;
 800d8de:	f107 0318 	add.w	r3, r7, #24
 800d8e2:	613b      	str	r3, [r7, #16]
            mqttVec.vectorLen = ioVectorLength;
 800d8e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8e6:	617b      	str	r3, [r7, #20]

            if( pContext->storeFunction( pContext, packetId, &mqttVec ) != true )
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d8ec:	f107 0210 	add.w	r2, r7, #16
 800d8f0:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 800d8f4:	68f8      	ldr	r0, [r7, #12]
 800d8f6:	4798      	blx	r3
 800d8f8:	4603      	mov	r3, r0
 800d8fa:	f083 0301 	eor.w	r3, r3, #1
 800d8fe:	b2db      	uxtb	r3, r3
 800d900:	2b00      	cmp	r3, #0
 800d902:	d002      	beq.n	800d90a <sendPublishWithoutCopy+0x134>
            {
                status = MQTTPublishStoreFailed;
 800d904:	230f      	movs	r3, #15
 800d906:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        /* change the value of the dup flag to its original, if it was changed */
        if( ( status == MQTTSuccess ) && ( dupFlagChanged == true ) )
 800d90a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d10a      	bne.n	800d928 <sendPublishWithoutCopy+0x152>
 800d912:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800d916:	2b00      	cmp	r3, #0
 800d918:	d006      	beq.n	800d928 <sendPublishWithoutCopy+0x152>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, false );
 800d91a:	2100      	movs	r1, #0
 800d91c:	6878      	ldr	r0, [r7, #4]
 800d91e:	f001 fe67 	bl	800f5f0 <MQTT_UpdateDuplicatePublishFlag>
 800d922:	4603      	mov	r3, r0
 800d924:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }

    if( ( status == MQTTSuccess ) &&
 800d928:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d10d      	bne.n	800d94c <sendPublishWithoutCopy+0x176>
        ( sendMessageVector( pContext, pIoVector, ioVectorLength ) != ( int32_t ) totalMessageLength ) )
 800d930:	f107 0318 	add.w	r3, r7, #24
 800d934:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d936:	4619      	mov	r1, r3
 800d938:	68f8      	ldr	r0, [r7, #12]
 800d93a:	f7fe fe35 	bl	800c5a8 <sendMessageVector>
 800d93e:	4602      	mov	r2, r0
 800d940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if( ( status == MQTTSuccess ) &&
 800d942:	429a      	cmp	r2, r3
 800d944:	d002      	beq.n	800d94c <sendPublishWithoutCopy+0x176>
    {
        status = MQTTSendFailed;
 800d946:	2303      	movs	r3, #3
 800d948:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return status;
 800d94c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800d950:	4618      	mov	r0, r3
 800d952:	3748      	adds	r7, #72	@ 0x48
 800d954:	46bd      	mov	sp, r7
 800d956:	bd80      	pop	{r7, pc}

0800d958 <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b0ac      	sub	sp, #176	@ 0xb0
 800d95c:	af02      	add	r7, sp, #8
 800d95e:	60f8      	str	r0, [r7, #12]
 800d960:	60b9      	str	r1, [r7, #8]
 800d962:	607a      	str	r2, [r7, #4]
 800d964:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d966:	2300      	movs	r3, #0
 800d968:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 800d96c:	2300      	movs	r3, #0
 800d96e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    size_t totalMessageLength = 0U;
 800d972:	2300      	movs	r3, #0
 800d974:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
     * Will payload        + 2 = 7
     * Username            + 2 = 9
     * Password            + 2 = 11 */
    TransportOutVector_t pIoVector[ 11U ];

    iterator = pIoVector;
 800d978:	f107 0310 	add.w	r3, r7, #16
 800d97c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    pIndex = connectPacketHeader;
 800d980:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800d984:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d007      	beq.n	800d99e <sendConnectWithoutCopy+0x46>
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	685b      	ldr	r3, [r3, #4]
 800d992:	2b00      	cmp	r3, #0
 800d994:	d103      	bne.n	800d99e <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 800d996:	2301      	movs	r3, #1
 800d998:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800d99c:	e0e4      	b.n	800db68 <sendConnectWithoutCopy+0x210>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	687a      	ldr	r2, [r7, #4]
 800d9a2:	68b9      	ldr	r1, [r7, #8]
 800d9a4:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800d9a8:	f001 fb1c 	bl	800efe4 <MQTT_SerializeConnectFixedHeader>
 800d9ac:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( ( size_t ) ( pIndex - connectPacketHeader ) ) <= sizeof( connectPacketHeader ) );
 800d9b0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800d9b4:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d9b8:	1ad3      	subs	r3, r2, r3
 800d9ba:	2b0f      	cmp	r3, #15
 800d9bc:	d906      	bls.n	800d9cc <sendConnectWithoutCopy+0x74>
 800d9be:	4b6d      	ldr	r3, [pc, #436]	@ (800db74 <sendConnectWithoutCopy+0x21c>)
 800d9c0:	4a6d      	ldr	r2, [pc, #436]	@ (800db78 <sendConnectWithoutCopy+0x220>)
 800d9c2:	f640 1112 	movw	r1, #2322	@ 0x912
 800d9c6:	486d      	ldr	r0, [pc, #436]	@ (800db7c <sendConnectWithoutCopy+0x224>)
 800d9c8:	f006 fca6 	bl	8014318 <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 800d9cc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d9d0:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800d9d4:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 800d9d6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800d9da:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d9de:	1ad3      	subs	r3, r2, r3
 800d9e0:	461a      	mov	r2, r3
 800d9e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d9e6:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 800d9e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d9ec:	685a      	ldr	r2, [r3, #4]
 800d9ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d9f2:	4413      	add	r3, r2
 800d9f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        iterator++;
 800d9f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d9fc:	3308      	adds	r3, #8
 800d9fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength++;
 800da02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800da06:	3301      	adds	r3, #1
 800da08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
                                                 pConnectInfo->pClientIdentifier,
 800da0c:	68bb      	ldr	r3, [r7, #8]
 800da0e:	6859      	ldr	r1, [r3, #4]
                                                 pConnectInfo->clientIdentifierLength,
 800da10:	68bb      	ldr	r3, [r7, #8]
 800da12:	891a      	ldrh	r2, [r3, #8]
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 800da14:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 800da18:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800da1c:	9300      	str	r3, [sp, #0]
 800da1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da22:	f7ff fddb 	bl	800d5dc <addEncodedStringToVector>
 800da26:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 800da2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800da2e:	00db      	lsls	r3, r3, #3
 800da30:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800da34:	4413      	add	r3, r2
 800da36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength += vectorsAdded;
 800da3a:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800da3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800da42:	4413      	add	r3, r2
 800da44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        if( pWillInfo != NULL )
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d03c      	beq.n	800dac8 <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
                                                     pWillInfo->pTopicName,
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	6859      	ldr	r1, [r3, #4]
                                                     pWillInfo->topicNameLength,
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 800da56:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 800da5a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800da5e:	9300      	str	r3, [sp, #0]
 800da60:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800da64:	f7ff fdba 	bl	800d5dc <addEncodedStringToVector>
 800da68:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800da6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800da70:	00db      	lsls	r3, r3, #3
 800da72:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800da76:	4413      	add	r3, r2
 800da78:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800da7c:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800da80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800da84:	4413      	add	r3, r2
 800da86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 800da92:	b29a      	uxth	r2, r3
 800da94:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800da98:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800da9c:	9300      	str	r3, [sp, #0]
 800da9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800daa2:	f7ff fd9b 	bl	800d5dc <addEncodedStringToVector>
 800daa6:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800daaa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800daae:	00db      	lsls	r3, r3, #3
 800dab0:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800dab4:	4413      	add	r3, r2
 800dab6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800daba:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800dabe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800dac2:	4413      	add	r3, r2
 800dac4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 800dac8:	68bb      	ldr	r3, [r7, #8]
 800daca:	68db      	ldr	r3, [r3, #12]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d01d      	beq.n	800db0c <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
                                                     pConnectInfo->pUserName,
 800dad0:	68bb      	ldr	r3, [r7, #8]
 800dad2:	68d9      	ldr	r1, [r3, #12]
                                                     pConnectInfo->userNameLength,
 800dad4:	68bb      	ldr	r3, [r7, #8]
 800dad6:	8a1a      	ldrh	r2, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 800dad8:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 800dadc:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800dae0:	9300      	str	r3, [sp, #0]
 800dae2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dae6:	f7ff fd79 	bl	800d5dc <addEncodedStringToVector>
 800daea:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800daee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800daf2:	00db      	lsls	r3, r3, #3
 800daf4:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800daf8:	4413      	add	r3, r2
 800dafa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800dafe:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800db02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800db06:	4413      	add	r3, r2
 800db08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 800db0c:	68bb      	ldr	r3, [r7, #8]
 800db0e:	695b      	ldr	r3, [r3, #20]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d015      	beq.n	800db40 <sendConnectWithoutCopy+0x1e8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
                                                     pConnectInfo->pPassword,
 800db14:	68bb      	ldr	r3, [r7, #8]
 800db16:	6959      	ldr	r1, [r3, #20]
                                                     pConnectInfo->passwordLength,
 800db18:	68bb      	ldr	r3, [r7, #8]
 800db1a:	8b1a      	ldrh	r2, [r3, #24]
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 800db1c:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 800db20:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800db24:	9300      	str	r3, [sp, #0]
 800db26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800db2a:	f7ff fd57 	bl	800d5dc <addEncodedStringToVector>
 800db2e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            ioVectorLength += vectorsAdded;
 800db32:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800db36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800db3a:	4413      	add	r3, r2
 800db3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 800db40:	f107 0310 	add.w	r3, r7, #16
 800db44:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800db48:	4619      	mov	r1, r3
 800db4a:	68f8      	ldr	r0, [r7, #12]
 800db4c:	f7fe fd2c 	bl	800c5a8 <sendMessageVector>
 800db50:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 800db54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800db58:	461a      	mov	r2, r3
 800db5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800db5e:	4293      	cmp	r3, r2
 800db60:	d002      	beq.n	800db68 <sendConnectWithoutCopy+0x210>
        {
            status = MQTTSendFailed;
 800db62:	2303      	movs	r3, #3
 800db64:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        }
    }

    return status;
 800db68:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 800db6c:	4618      	mov	r0, r3
 800db6e:	37a8      	adds	r7, #168	@ 0xa8
 800db70:	46bd      	mov	sp, r7
 800db72:	bd80      	pop	{r7, pc}
 800db74:	080173d4 	.word	0x080173d4
 800db78:	08017e24 	.word	0x08017e24
 800db7c:	080170c0 	.word	0x080170c0

0800db80 <receiveConnack>:
static MQTTStatus_t receiveConnack( MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 800db80:	b580      	push	{r7, lr}
 800db82:	b08c      	sub	sp, #48	@ 0x30
 800db84:	af02      	add	r7, sp, #8
 800db86:	60f8      	str	r0, [r7, #12]
 800db88:	60b9      	str	r1, [r7, #8]
 800db8a:	603b      	str	r3, [r7, #0]
 800db8c:	4613      	mov	r3, r2
 800db8e:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800db90:	2300      	movs	r3, #0
 800db92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 800db96:	2300      	movs	r3, #0
 800db98:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 800db9a:	2300      	movs	r3, #0
 800db9c:	617b      	str	r3, [r7, #20]
 800db9e:	2300      	movs	r3, #0
 800dba0:	623b      	str	r3, [r7, #32]
 800dba2:	2300      	movs	r3, #0
 800dba4:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 800dba6:	2300      	movs	r3, #0
 800dba8:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 800dbaa:	2300      	movs	r3, #0
 800dbac:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d106      	bne.n	800dbc2 <receiveConnack+0x42>
 800dbb4:	4b4e      	ldr	r3, [pc, #312]	@ (800dcf0 <receiveConnack+0x170>)
 800dbb6:	4a4f      	ldr	r2, [pc, #316]	@ (800dcf4 <receiveConnack+0x174>)
 800dbb8:	f640 1179 	movw	r1, #2425	@ 0x979
 800dbbc:	484e      	ldr	r0, [pc, #312]	@ (800dcf8 <receiveConnack+0x178>)
 800dbbe:	f006 fbab 	bl	8014318 <__assert_func>
    assert( pIncomingPacket != NULL );
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d106      	bne.n	800dbd6 <receiveConnack+0x56>
 800dbc8:	4b4c      	ldr	r3, [pc, #304]	@ (800dcfc <receiveConnack+0x17c>)
 800dbca:	4a4a      	ldr	r2, [pc, #296]	@ (800dcf4 <receiveConnack+0x174>)
 800dbcc:	f640 117a 	movw	r1, #2426	@ 0x97a
 800dbd0:	4849      	ldr	r0, [pc, #292]	@ (800dcf8 <receiveConnack+0x178>)
 800dbd2:	f006 fba1 	bl	8014318 <__assert_func>
    assert( pContext->getTime != NULL );
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d106      	bne.n	800dbec <receiveConnack+0x6c>
 800dbde:	4b48      	ldr	r3, [pc, #288]	@ (800dd00 <receiveConnack+0x180>)
 800dbe0:	4a44      	ldr	r2, [pc, #272]	@ (800dcf4 <receiveConnack+0x174>)
 800dbe2:	f640 117b 	movw	r1, #2427	@ 0x97b
 800dbe6:	4844      	ldr	r0, [pc, #272]	@ (800dcf8 <receiveConnack+0x178>)
 800dbe8:	f006 fb96 	bl	8014318 <__assert_func>

    getTimeStamp = pContext->getTime;
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbf0:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 800dbf2:	69bb      	ldr	r3, [r7, #24]
 800dbf4:	4798      	blx	r3
 800dbf6:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	6918      	ldr	r0, [r3, #16]
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	69db      	ldr	r3, [r3, #28]
 800dc00:	683a      	ldr	r2, [r7, #0]
 800dc02:	4619      	mov	r1, r3
 800dc04:	f001 fcae 	bl	800f564 <MQTT_GetIncomingPacketTypeAndLength>
 800dc08:	4603      	mov	r3, r0
 800dc0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 800dc0e:	68bb      	ldr	r3, [r7, #8]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d00e      	beq.n	800dc32 <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 800dc14:	69bb      	ldr	r3, [r7, #24]
 800dc16:	4798      	blx	r3
 800dc18:	4603      	mov	r3, r0
 800dc1a:	6979      	ldr	r1, [r7, #20]
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	f7fe fe4f 	bl	800c8c0 <calculateElapsedTime>
 800dc22:	4602      	mov	r2, r0
 800dc24:	68bb      	ldr	r3, [r7, #8]
 800dc26:	4293      	cmp	r3, r2
 800dc28:	bf94      	ite	ls
 800dc2a:	2301      	movls	r3, #1
 800dc2c:	2300      	movhi	r3, #0
 800dc2e:	77fb      	strb	r3, [r7, #31]
 800dc30:	e008      	b.n	800dc44 <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 800dc32:	8bbb      	ldrh	r3, [r7, #28]
 800dc34:	2b04      	cmp	r3, #4
 800dc36:	bf8c      	ite	hi
 800dc38:	2301      	movhi	r3, #1
 800dc3a:	2300      	movls	r3, #0
 800dc3c:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 800dc3e:	8bbb      	ldrh	r3, [r7, #28]
 800dc40:	3301      	adds	r3, #1
 800dc42:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 800dc44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dc48:	2b07      	cmp	r3, #7
 800dc4a:	d105      	bne.n	800dc58 <receiveConnack+0xd8>
 800dc4c:	7ffb      	ldrb	r3, [r7, #31]
 800dc4e:	f083 0301 	eor.w	r3, r3, #1
 800dc52:	b2db      	uxtb	r3, r3
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d1cf      	bne.n	800dbf8 <receiveConnack+0x78>

    if( status == MQTTSuccess )
 800dc58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d123      	bne.n	800dca8 <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 800dc60:	69bb      	ldr	r3, [r7, #24]
 800dc62:	4798      	blx	r3
 800dc64:	4603      	mov	r3, r0
 800dc66:	6979      	ldr	r1, [r7, #20]
 800dc68:	4618      	mov	r0, r3
 800dc6a:	f7fe fe29 	bl	800c8c0 <calculateElapsedTime>
 800dc6e:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 800dc70:	693a      	ldr	r2, [r7, #16]
 800dc72:	68bb      	ldr	r3, [r7, #8]
 800dc74:	429a      	cmp	r2, r3
 800dc76:	d203      	bcs.n	800dc80 <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 800dc78:	68ba      	ldr	r2, [r7, #8]
 800dc7a:	693b      	ldr	r3, [r7, #16]
 800dc7c:	1ad3      	subs	r3, r2, r3
 800dc7e:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 800dc80:	683b      	ldr	r3, [r7, #0]
 800dc82:	781b      	ldrb	r3, [r3, #0]
 800dc84:	2b20      	cmp	r3, #32
 800dc86:	d10c      	bne.n	800dca2 <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 800dc88:	683b      	ldr	r3, [r7, #0]
 800dc8a:	6a3a      	ldr	r2, [r7, #32]
 800dc8c:	9201      	str	r2, [sp, #4]
 800dc8e:	68da      	ldr	r2, [r3, #12]
 800dc90:	9200      	str	r2, [sp, #0]
 800dc92:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dc94:	68f8      	ldr	r0, [r7, #12]
 800dc96:	f7ff f817 	bl	800ccc8 <receivePacket>
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dca0:	e002      	b.n	800dca8 <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 800dca2:	2305      	movs	r3, #5
 800dca4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
    }

    if( status == MQTTSuccess )
 800dca8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d10b      	bne.n	800dcc8 <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	6a1a      	ldr	r2, [r3, #32]
 800dcb4:	683b      	ldr	r3, [r7, #0]
 800dcb6:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 800dcb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dcba:	2100      	movs	r1, #0
 800dcbc:	6838      	ldr	r0, [r7, #0]
 800dcbe:	f001 fbde 	bl	800f47e <MQTT_DeserializeAck>
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 800dcc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d109      	bne.n	800dce4 <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 800dcd0:	79fb      	ldrb	r3, [r7, #7]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d006      	beq.n	800dce4 <receiveConnack+0x164>
 800dcd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcd8:	781b      	ldrb	r3, [r3, #0]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d002      	beq.n	800dce4 <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 800dcde:	2305      	movs	r3, #5
 800dce0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800dce4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800dce8:	4618      	mov	r0, r3
 800dcea:	3728      	adds	r7, #40	@ 0x28
 800dcec:	46bd      	mov	sp, r7
 800dcee:	bd80      	pop	{r7, pc}
 800dcf0:	0801719c 	.word	0x0801719c
 800dcf4:	08017e3c 	.word	0x08017e3c
 800dcf8:	080170c0 	.word	0x080170c0
 800dcfc:	0801736c 	.word	0x0801736c
 800dd00:	080171c0 	.word	0x080171c0

0800dd04 <handleUncleanSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleUncleanSessionResumption( MQTTContext_t * pContext )
{
 800dd04:	b590      	push	{r4, r7, lr}
 800dd06:	b089      	sub	sp, #36	@ 0x24
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800dd0c:	2300      	movs	r3, #0
 800dd0e:	77fb      	strb	r3, [r7, #31]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800dd10:	2300      	movs	r3, #0
 800dd12:	61bb      	str	r3, [r7, #24]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800dd14:	2300      	movs	r3, #0
 800dd16:	83bb      	strh	r3, [r7, #28]
    MQTTPublishState_t state = MQTTStateNull;
 800dd18:	2300      	movs	r3, #0
 800dd1a:	75fb      	strb	r3, [r7, #23]
    size_t totalMessageLength = 0;
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	613b      	str	r3, [r7, #16]
    uint8_t * pMqttPacket = NULL;
 800dd20:	2300      	movs	r3, #0
 800dd22:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d106      	bne.n	800dd38 <handleUncleanSessionResumption+0x34>
 800dd2a:	4b33      	ldr	r3, [pc, #204]	@ (800ddf8 <handleUncleanSessionResumption+0xf4>)
 800dd2c:	4a33      	ldr	r2, [pc, #204]	@ (800ddfc <handleUncleanSessionResumption+0xf8>)
 800dd2e:	f640 11f2 	movw	r1, #2546	@ 0x9f2
 800dd32:	4833      	ldr	r0, [pc, #204]	@ (800de00 <handleUncleanSessionResumption+0xfc>)
 800dd34:	f006 faf0 	bl	8014318 <__assert_func>

    /* Get the next packet ID for which a PUBREL need to be resent. */
    packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800dd38:	f107 0217 	add.w	r2, r7, #23
 800dd3c:	f107 0318 	add.w	r3, r7, #24
 800dd40:	4619      	mov	r1, r3
 800dd42:	6878      	ldr	r0, [r7, #4]
 800dd44:	f002 fa4b 	bl	80101de <MQTT_PubrelToResend>
 800dd48:	4603      	mov	r3, r0
 800dd4a:	83bb      	strh	r3, [r7, #28]

    /* Resend all the PUBREL acks after session is reestablished. */
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800dd4c:	e011      	b.n	800dd72 <handleUncleanSessionResumption+0x6e>
           ( status == MQTTSuccess ) )
    {
        status = sendPublishAcks( pContext, packetId, state );
 800dd4e:	7dfa      	ldrb	r2, [r7, #23]
 800dd50:	8bbb      	ldrh	r3, [r7, #28]
 800dd52:	4619      	mov	r1, r3
 800dd54:	6878      	ldr	r0, [r7, #4]
 800dd56:	f7ff f831 	bl	800cdbc <sendPublishAcks>
 800dd5a:	4603      	mov	r3, r0
 800dd5c:	77fb      	strb	r3, [r7, #31]

        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800dd5e:	f107 0217 	add.w	r2, r7, #23
 800dd62:	f107 0318 	add.w	r3, r7, #24
 800dd66:	4619      	mov	r1, r3
 800dd68:	6878      	ldr	r0, [r7, #4]
 800dd6a:	f002 fa38 	bl	80101de <MQTT_PubrelToResend>
 800dd6e:	4603      	mov	r3, r0
 800dd70:	83bb      	strh	r3, [r7, #28]
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800dd72:	8bbb      	ldrh	r3, [r7, #28]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d002      	beq.n	800dd7e <handleUncleanSessionResumption+0x7a>
 800dd78:	7ffb      	ldrb	r3, [r7, #31]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d0e7      	beq.n	800dd4e <handleUncleanSessionResumption+0x4a>
    }

    if( ( status == MQTTSuccess ) &&
 800dd7e:	7ffb      	ldrb	r3, [r7, #31]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d134      	bne.n	800ddee <handleUncleanSessionResumption+0xea>
        ( pContext->retrieveFunction != NULL ) )
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    if( ( status == MQTTSuccess ) &&
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d030      	beq.n	800ddee <handleUncleanSessionResumption+0xea>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	61bb      	str	r3, [r7, #24]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800dd90:	f107 0318 	add.w	r3, r7, #24
 800dd94:	4619      	mov	r1, r3
 800dd96:	6878      	ldr	r0, [r7, #4]
 800dd98:	f002 fa4f 	bl	801023a <MQTT_PublishToResend>
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	83bb      	strh	r3, [r7, #28]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800dda0:	8bbb      	ldrh	r3, [r7, #28]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d01d      	beq.n	800dde2 <handleUncleanSessionResumption+0xde>
            {
                if( pContext->retrieveFunction( pContext, packetId, &pMqttPacket, &totalMessageLength ) != true )
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800ddaa:	f107 0310 	add.w	r3, r7, #16
 800ddae:	f107 020c 	add.w	r2, r7, #12
 800ddb2:	8bb9      	ldrh	r1, [r7, #28]
 800ddb4:	6878      	ldr	r0, [r7, #4]
 800ddb6:	47a0      	blx	r4
 800ddb8:	4603      	mov	r3, r0
 800ddba:	f083 0301 	eor.w	r3, r3, #1
 800ddbe:	b2db      	uxtb	r3, r3
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d002      	beq.n	800ddca <handleUncleanSessionResumption+0xc6>
                {
                    status = MQTTPublishRetrieveFailed;
 800ddc4:	2310      	movs	r3, #16
 800ddc6:	77fb      	strb	r3, [r7, #31]
                    break;
 800ddc8:	e011      	b.n	800ddee <handleUncleanSessionResumption+0xea>
                }

                MQTT_PRE_STATE_UPDATE_HOOK( pContext );

                if( sendBuffer( pContext, pMqttPacket, totalMessageLength ) != ( int32_t ) totalMessageLength )
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	693a      	ldr	r2, [r7, #16]
 800ddce:	4619      	mov	r1, r3
 800ddd0:	6878      	ldr	r0, [r7, #4]
 800ddd2:	f7fe fcdb 	bl	800c78c <sendBuffer>
 800ddd6:	4603      	mov	r3, r0
 800ddd8:	693a      	ldr	r2, [r7, #16]
 800ddda:	4293      	cmp	r3, r2
 800dddc:	d001      	beq.n	800dde2 <handleUncleanSessionResumption+0xde>
                {
                    status = MQTTSendFailed;
 800ddde:	2303      	movs	r3, #3
 800dde0:	77fb      	strb	r3, [r7, #31]
                }

                MQTT_POST_STATE_UPDATE_HOOK( pContext );
            }
        } while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800dde2:	8bbb      	ldrh	r3, [r7, #28]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d002      	beq.n	800ddee <handleUncleanSessionResumption+0xea>
 800dde8:	7ffb      	ldrb	r3, [r7, #31]
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d0d0      	beq.n	800dd90 <handleUncleanSessionResumption+0x8c>
                 ( status == MQTTSuccess ) );
    }

    return status;
 800ddee:	7ffb      	ldrb	r3, [r7, #31]
}
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	3724      	adds	r7, #36	@ 0x24
 800ddf4:	46bd      	mov	sp, r7
 800ddf6:	bd90      	pop	{r4, r7, pc}
 800ddf8:	0801719c 	.word	0x0801719c
 800ddfc:	08017e4c 	.word	0x08017e4c
 800de00:	080170c0 	.word	0x080170c0

0800de04 <handleCleanSession>:

static MQTTStatus_t handleCleanSession( MQTTContext_t * pContext )
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b084      	sub	sp, #16
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800de0c:	2300      	movs	r3, #0
 800de0e:	73fb      	strb	r3, [r7, #15]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800de10:	2300      	movs	r3, #0
 800de12:	60bb      	str	r3, [r7, #8]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800de14:	2300      	movs	r3, #0
 800de16:	81bb      	strh	r3, [r7, #12]

    assert( pContext != NULL );
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d106      	bne.n	800de2c <handleCleanSession+0x28>
 800de1e:	4b25      	ldr	r3, [pc, #148]	@ (800deb4 <handleCleanSession+0xb0>)
 800de20:	4a25      	ldr	r2, [pc, #148]	@ (800deb8 <handleCleanSession+0xb4>)
 800de22:	f640 2129 	movw	r1, #2601	@ 0xa29
 800de26:	4825      	ldr	r0, [pc, #148]	@ (800debc <handleCleanSession+0xb8>)
 800de28:	f006 fa76 	bl	8014318 <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2200      	movs	r2, #0
 800de30:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	6a18      	ldr	r0, [r3, #32]
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de3a:	461a      	mov	r2, r3
 800de3c:	2100      	movs	r1, #0
 800de3e:	f006 fd55 	bl	80148ec <memset>

    if( pContext->clearFunction != NULL )
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de46:	2b00      	cmp	r3, #0
 800de48:	d015      	beq.n	800de76 <handleCleanSession+0x72>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800de4a:	2300      	movs	r3, #0
 800de4c:	60bb      	str	r3, [r7, #8]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800de4e:	f107 0308 	add.w	r3, r7, #8
 800de52:	4619      	mov	r1, r3
 800de54:	6878      	ldr	r0, [r7, #4]
 800de56:	f002 f9f0 	bl	801023a <MQTT_PublishToResend>
 800de5a:	4603      	mov	r3, r0
 800de5c:	81bb      	strh	r3, [r7, #12]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800de5e:	89bb      	ldrh	r3, [r7, #12]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d005      	beq.n	800de70 <handleCleanSession+0x6c>
            {
                pContext->clearFunction( pContext, packetId );
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de68:	89ba      	ldrh	r2, [r7, #12]
 800de6a:	4611      	mov	r1, r2
 800de6c:	6878      	ldr	r0, [r7, #4]
 800de6e:	4798      	blx	r3
            }
        } while( packetId != MQTT_PACKET_ID_INVALID );
 800de70:	89bb      	ldrh	r3, [r7, #12]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d1eb      	bne.n	800de4e <handleCleanSession+0x4a>
    }

    if( pContext->outgoingPublishRecordMaxCount > 0U )
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	689b      	ldr	r3, [r3, #8]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d008      	beq.n	800de90 <handleCleanSession+0x8c>
    {
        /* Clear any existing records if a new session is established. */
        ( void ) memset( pContext->outgoingPublishRecords,
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	6818      	ldr	r0, [r3, #0]
                         0x00,
                         pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	689b      	ldr	r3, [r3, #8]
        ( void ) memset( pContext->outgoingPublishRecords,
 800de86:	009b      	lsls	r3, r3, #2
 800de88:	461a      	mov	r2, r3
 800de8a:	2100      	movs	r1, #0
 800de8c:	f006 fd2e 	bl	80148ec <memset>
    }

    if( pContext->incomingPublishRecordMaxCount > 0U )
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	68db      	ldr	r3, [r3, #12]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d008      	beq.n	800deaa <handleCleanSession+0xa6>
    {
        ( void ) memset( pContext->incomingPublishRecords,
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	6858      	ldr	r0, [r3, #4]
                         0x00,
                         pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	68db      	ldr	r3, [r3, #12]
        ( void ) memset( pContext->incomingPublishRecords,
 800dea0:	009b      	lsls	r3, r3, #2
 800dea2:	461a      	mov	r2, r3
 800dea4:	2100      	movs	r1, #0
 800dea6:	f006 fd21 	bl	80148ec <memset>
    }

    return status;
 800deaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800deac:	4618      	mov	r0, r3
 800deae:	3710      	adds	r7, #16
 800deb0:	46bd      	mov	sp, r7
 800deb2:	bd80      	pop	{r7, pc}
 800deb4:	0801719c 	.word	0x0801719c
 800deb8:	08017e6c 	.word	0x08017e6c
 800debc:	080170c0 	.word	0x080170c0

0800dec0 <validatePublishParams>:

static MQTTStatus_t validatePublishParams( const MQTTContext_t * pContext,
                                           const MQTTPublishInfo_t * pPublishInfo,
                                           uint16_t packetId )
{
 800dec0:	b480      	push	{r7}
 800dec2:	b087      	sub	sp, #28
 800dec4:	af00      	add	r7, sp, #0
 800dec6:	60f8      	str	r0, [r7, #12]
 800dec8:	60b9      	str	r1, [r7, #8]
 800deca:	4613      	mov	r3, r2
 800decc:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 800dece:	2300      	movs	r3, #0
 800ded0:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pPublishInfo == NULL ) )
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d002      	beq.n	800dede <validatePublishParams+0x1e>
 800ded8:	68bb      	ldr	r3, [r7, #8]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d102      	bne.n	800dee4 <validatePublishParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pPublishInfo=%p.",
                    ( void * ) pContext,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800dede:	2301      	movs	r3, #1
 800dee0:	75fb      	strb	r3, [r7, #23]
 800dee2:	e01e      	b.n	800df22 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 800dee4:	68bb      	ldr	r3, [r7, #8]
 800dee6:	781b      	ldrb	r3, [r3, #0]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d005      	beq.n	800def8 <validatePublishParams+0x38>
 800deec:	88fb      	ldrh	r3, [r7, #6]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d102      	bne.n	800def8 <validatePublishParams+0x38>
    {
        LogError( ( "Packet Id is 0 for PUBLISH with QoS=%u.",
                    ( unsigned int ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 800def2:	2301      	movs	r3, #1
 800def4:	75fb      	strb	r3, [r7, #23]
 800def6:	e014      	b.n	800df22 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->payloadLength > 0U ) && ( pPublishInfo->pPayload == NULL ) )
 800def8:	68bb      	ldr	r3, [r7, #8]
 800defa:	691b      	ldr	r3, [r3, #16]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d006      	beq.n	800df0e <validatePublishParams+0x4e>
 800df00:	68bb      	ldr	r3, [r7, #8]
 800df02:	68db      	ldr	r3, [r3, #12]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d102      	bne.n	800df0e <validatePublishParams+0x4e>
    {
        LogError( ( "A nonzero payload length requires a non-NULL payload: "
                    "payloadLength=%lu, pPayload=%p.",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    pPublishInfo->pPayload ) );
        status = MQTTBadParameter;
 800df08:	2301      	movs	r3, #1
 800df0a:	75fb      	strb	r3, [r7, #23]
 800df0c:	e009      	b.n	800df22 <validatePublishParams+0x62>
    }
    else if( ( pContext->outgoingPublishRecords == NULL ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d105      	bne.n	800df22 <validatePublishParams+0x62>
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	781b      	ldrb	r3, [r3, #0]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d001      	beq.n	800df22 <validatePublishParams+0x62>
    {
        LogError( ( "Trying to publish a QoS > MQTTQoS0 packet when outgoing publishes "
                    "for QoS1/QoS2 have not been enabled. Please, call MQTT_InitStatefulQoS "
                    "to initialize and enable the use of QoS1/QoS2 publishes." ) );
        status = MQTTBadParameter;
 800df1e:	2301      	movs	r3, #1
 800df20:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* MISRA else */
    }

    return status;
 800df22:	7dfb      	ldrb	r3, [r7, #23]
}
 800df24:	4618      	mov	r0, r3
 800df26:	371c      	adds	r7, #28
 800df28:	46bd      	mov	sp, r7
 800df2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df2e:	4770      	bx	lr

0800df30 <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 800df30:	b590      	push	{r4, r7, lr}
 800df32:	b087      	sub	sp, #28
 800df34:	af00      	add	r7, sp, #0
 800df36:	60f8      	str	r0, [r7, #12]
 800df38:	60b9      	str	r1, [r7, #8]
 800df3a:	607a      	str	r2, [r7, #4]
 800df3c:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800df3e:	2300      	movs	r3, #0
 800df40:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d005      	beq.n	800df54 <MQTT_Init+0x24>
 800df48:	68bb      	ldr	r3, [r7, #8]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d002      	beq.n	800df54 <MQTT_Init+0x24>
 800df4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df50:	2b00      	cmp	r3, #0
 800df52:	d102      	bne.n	800df5a <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800df54:	2301      	movs	r3, #1
 800df56:	75fb      	strb	r3, [r7, #23]
 800df58:	e03a      	b.n	800dfd0 <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d102      	bne.n	800df66 <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 800df60:	2301      	movs	r3, #1
 800df62:	75fb      	strb	r3, [r7, #23]
 800df64:	e034      	b.n	800dfd0 <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800df66:	683b      	ldr	r3, [r7, #0]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d102      	bne.n	800df72 <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 800df6c:	2301      	movs	r3, #1
 800df6e:	75fb      	strb	r3, [r7, #23]
 800df70:	e02e      	b.n	800dfd0 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800df72:	68bb      	ldr	r3, [r7, #8]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d102      	bne.n	800df80 <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800df7a:	2301      	movs	r3, #1
 800df7c:	75fb      	strb	r3, [r7, #23]
 800df7e:	e027      	b.n	800dfd0 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	685b      	ldr	r3, [r3, #4]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d102      	bne.n	800df8e <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800df88:	2301      	movs	r3, #1
 800df8a:	75fb      	strb	r3, [r7, #23]
 800df8c:	e020      	b.n	800dfd0 <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 800df8e:	225c      	movs	r2, #92	@ 0x5c
 800df90:	2100      	movs	r1, #0
 800df92:	68f8      	ldr	r0, [r7, #12]
 800df94:	f006 fcaa 	bl	80148ec <memset>

        pContext->connectStatus = MQTTNotConnected;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	2200      	movs	r2, #0
 800df9c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        pContext->transportInterface = *pTransportInterface;
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	68ba      	ldr	r2, [r7, #8]
 800dfa4:	f103 0410 	add.w	r4, r3, #16
 800dfa8:	4613      	mov	r3, r2
 800dfaa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dfac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	687a      	ldr	r2, [r7, #4]
 800dfb4:	62da      	str	r2, [r3, #44]	@ 0x2c
        pContext->appCallback = userCallback;
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	683a      	ldr	r2, [r7, #0]
 800dfba:	631a      	str	r2, [r3, #48]	@ 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dfc0:	3320      	adds	r3, #32
 800dfc2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dfc6:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	2201      	movs	r2, #1
 800dfce:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    return status;
 800dfd0:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	371c      	adds	r7, #28
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	bd90      	pop	{r4, r7, pc}

0800dfda <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800dfda:	b580      	push	{r7, lr}
 800dfdc:	b08e      	sub	sp, #56	@ 0x38
 800dfde:	af02      	add	r7, sp, #8
 800dfe0:	60f8      	str	r0, [r7, #12]
 800dfe2:	60b9      	str	r1, [r7, #8]
 800dfe4:	607a      	str	r2, [r7, #4]
 800dfe6:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800dfe8:	2300      	movs	r3, #0
 800dfea:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dfec:	2300      	movs	r3, #0
 800dfee:	627b      	str	r3, [r7, #36]	@ 0x24
    MQTTStatus_t status = MQTTSuccess;
 800dff0:	2300      	movs	r3, #0
 800dff2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 800dff6:	f107 0314 	add.w	r3, r7, #20
 800dffa:	2200      	movs	r2, #0
 800dffc:	601a      	str	r2, [r3, #0]
 800dffe:	605a      	str	r2, [r3, #4]
 800e000:	609a      	str	r2, [r3, #8]
 800e002:	60da      	str	r2, [r3, #12]
    MQTTConnectionStatus_t connectStatus;

    incomingPacket.type = ( uint8_t ) 0;
 800e004:	2300      	movs	r3, #0
 800e006:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d005      	beq.n	800e01a <MQTT_Connect+0x40>
 800e00e:	68bb      	ldr	r3, [r7, #8]
 800e010:	2b00      	cmp	r3, #0
 800e012:	d002      	beq.n	800e01a <MQTT_Connect+0x40>
 800e014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e016:	2b00      	cmp	r3, #0
 800e018:	d102      	bne.n	800e020 <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 800e01a:	2301      	movs	r3, #1
 800e01c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800e020:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e024:	2b00      	cmp	r3, #0
 800e026:	d10a      	bne.n	800e03e <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 800e028:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e02c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800e030:	6879      	ldr	r1, [r7, #4]
 800e032:	68b8      	ldr	r0, [r7, #8]
 800e034:	f001 f84e 	bl	800f0d4 <MQTT_GetConnectPacketSize>
 800e038:	4603      	mov	r3, r0
 800e03a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800e03e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e042:	2b00      	cmp	r3, #0
 800e044:	d155      	bne.n	800e0f2 <MQTT_Connect+0x118>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800e04c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        if( connectStatus != MQTTNotConnected )
 800e050:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e054:	2b00      	cmp	r3, #0
 800e056:	d008      	beq.n	800e06a <MQTT_Connect+0x90>
        {
            status = ( connectStatus == MQTTConnected ) ? MQTTStatusConnected : MQTTStatusDisconnectPending;
 800e058:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e05c:	2b01      	cmp	r3, #1
 800e05e:	d101      	bne.n	800e064 <MQTT_Connect+0x8a>
 800e060:	230c      	movs	r3, #12
 800e062:	e000      	b.n	800e066 <MQTT_Connect+0x8c>
 800e064:	230e      	movs	r3, #14
 800e066:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800e06a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d108      	bne.n	800e084 <MQTT_Connect+0xaa>
        {
            status = sendConnectWithoutCopy( pContext,
 800e072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e074:	687a      	ldr	r2, [r7, #4]
 800e076:	68b9      	ldr	r1, [r7, #8]
 800e078:	68f8      	ldr	r0, [r7, #12]
 800e07a:	f7ff fc6d 	bl	800d958 <sendConnectWithoutCopy>
 800e07e:	4603      	mov	r3, r0
 800e080:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                             pWillInfo,
                                             remainingLength );
        }

        /* Read CONNACK from transport layer. */
        if( status == MQTTSuccess )
 800e084:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d10d      	bne.n	800e0a8 <MQTT_Connect+0xce>
        {
            status = receiveConnack( pContext,
                                     timeoutMs,
                                     pConnectInfo->cleanSession,
 800e08c:	68bb      	ldr	r3, [r7, #8]
 800e08e:	781a      	ldrb	r2, [r3, #0]
            status = receiveConnack( pContext,
 800e090:	f107 0114 	add.w	r1, r7, #20
 800e094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e096:	9300      	str	r3, [sp, #0]
 800e098:	460b      	mov	r3, r1
 800e09a:	6839      	ldr	r1, [r7, #0]
 800e09c:	68f8      	ldr	r0, [r7, #12]
 800e09e:	f7ff fd6f 	bl	800db80 <receiveConnack>
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                     &incomingPacket,
                                     pSessionPresent );
        }

        if( ( status == MQTTSuccess ) && ( *pSessionPresent != true ) )
 800e0a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d10c      	bne.n	800e0ca <MQTT_Connect+0xf0>
 800e0b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0b2:	781b      	ldrb	r3, [r3, #0]
 800e0b4:	f083 0301 	eor.w	r3, r3, #1
 800e0b8:	b2db      	uxtb	r3, r3
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d005      	beq.n	800e0ca <MQTT_Connect+0xf0>
        {
            status = handleCleanSession( pContext );
 800e0be:	68f8      	ldr	r0, [r7, #12]
 800e0c0:	f7ff fea0 	bl	800de04 <handleCleanSession>
 800e0c4:	4603      	mov	r3, r0
 800e0c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800e0ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d10f      	bne.n	800e0f2 <MQTT_Connect+0x118>
        {
            pContext->connectStatus = MQTTConnected;
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	2201      	movs	r2, #1
 800e0d6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
            /* Initialize keep-alive fields after a successful connection. */
            pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800e0da:	68bb      	ldr	r3, [r7, #8]
 800e0dc:	885a      	ldrh	r2, [r3, #2]
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
            pContext->waitingForPingResp = false;
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	2200      	movs	r2, #0
 800e0e8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pContext->pingReqSendTimeMs = 0U;
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	2200      	movs	r2, #0
 800e0f0:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    if( ( status == MQTTSuccess ) && ( *pSessionPresent == true ) )
 800e0f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d109      	bne.n	800e10e <MQTT_Connect+0x134>
 800e0fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0fc:	781b      	ldrb	r3, [r3, #0]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d005      	beq.n	800e10e <MQTT_Connect+0x134>
    {
        /* Resend PUBRELs and PUBLISHES when reestablishing a session */
        status = handleUncleanSessionResumption( pContext );
 800e102:	68f8      	ldr	r0, [r7, #12]
 800e104:	f7ff fdfe 	bl	800dd04 <handleUncleanSessionResumption>
 800e108:	4603      	mov	r3, r0
 800e10a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800e10e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e112:	2b00      	cmp	r3, #0
 800e114:	d013      	beq.n	800e13e <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
    }
    else if( ( status == MQTTStatusConnected ) || ( status == MQTTStatusDisconnectPending ) )
 800e116:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e11a:	2b0c      	cmp	r3, #12
 800e11c:	d00f      	beq.n	800e13e <MQTT_Connect+0x164>
 800e11e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e122:	2b0e      	cmp	r3, #14
 800e124:	d00b      	beq.n	800e13e <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT Connection is either already established or a disconnect is pending, return status = %s.",
                   MQTT_Status_strerror( status ) ) );
    }
    else if( pContext == NULL )
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d008      	beq.n	800e13e <MQTT_Connect+0x164>
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800e132:	2b01      	cmp	r3, #1
 800e134:	d103      	bne.n	800e13e <MQTT_Connect+0x164>
             * the retransmits fail for some reason on an unclean session
             * connection. In this case we need to retry the re-transmits
             * which can only be done using the connect API and that can only
             * be done once we are disconnected, hence we ask the user to
             * call disconnect here */
            pContext->connectStatus = MQTTDisconnectPending;
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	2202      	movs	r2, #2
 800e13a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800e13e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800e142:	4618      	mov	r0, r3
 800e144:	3730      	adds	r7, #48	@ 0x30
 800e146:	46bd      	mov	sp, r7
 800e148:	bd80      	pop	{r7, pc}

0800e14a <MQTT_Subscribe>:

MQTTStatus_t MQTT_Subscribe( MQTTContext_t * pContext,
                             const MQTTSubscribeInfo_t * pSubscriptionList,
                             size_t subscriptionCount,
                             uint16_t packetId )
{
 800e14a:	b580      	push	{r7, lr}
 800e14c:	b08a      	sub	sp, #40	@ 0x28
 800e14e:	af02      	add	r7, sp, #8
 800e150:	60f8      	str	r0, [r7, #12]
 800e152:	60b9      	str	r1, [r7, #8]
 800e154:	607a      	str	r2, [r7, #4]
 800e156:	807b      	strh	r3, [r7, #2]
    MQTTConnectionStatus_t connectStatus;
    size_t remainingLength = 0UL, packetSize = 0UL;
 800e158:	2300      	movs	r3, #0
 800e15a:	61bb      	str	r3, [r7, #24]
 800e15c:	2300      	movs	r3, #0
 800e15e:	617b      	str	r3, [r7, #20]

    /* Validate arguments. */
    MQTTStatus_t status = validateSubscribeUnsubscribeParams( pContext,
 800e160:	887b      	ldrh	r3, [r7, #2]
 800e162:	687a      	ldr	r2, [r7, #4]
 800e164:	68b9      	ldr	r1, [r7, #8]
 800e166:	68f8      	ldr	r0, [r7, #12]
 800e168:	f7ff f9f6 	bl	800d558 <validateSubscribeUnsubscribeParams>
 800e16c:	4603      	mov	r3, r0
 800e16e:	77fb      	strb	r3, [r7, #31]
                                                              pSubscriptionList,
                                                              subscriptionCount,
                                                              packetId );

    if( status == MQTTSuccess )
 800e170:	7ffb      	ldrb	r3, [r7, #31]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d109      	bne.n	800e18a <MQTT_Subscribe+0x40>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetSubscribePacketSize( pSubscriptionList,
 800e176:	f107 0314 	add.w	r3, r7, #20
 800e17a:	f107 0218 	add.w	r2, r7, #24
 800e17e:	6879      	ldr	r1, [r7, #4]
 800e180:	68b8      	ldr	r0, [r7, #8]
 800e182:	f001 f833 	bl	800f1ec <MQTT_GetSubscribePacketSize>
 800e186:	4603      	mov	r3, r0
 800e188:	77fb      	strb	r3, [r7, #31]
        LogDebug( ( "SUBSCRIBE packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800e18a:	7ffb      	ldrb	r3, [r7, #31]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d11b      	bne.n	800e1c8 <MQTT_Subscribe+0x7e>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800e196:	77bb      	strb	r3, [r7, #30]

        if( connectStatus != MQTTConnected )
 800e198:	7fbb      	ldrb	r3, [r7, #30]
 800e19a:	2b01      	cmp	r3, #1
 800e19c:	d006      	beq.n	800e1ac <MQTT_Subscribe+0x62>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800e19e:	7fbb      	ldrb	r3, [r7, #30]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d101      	bne.n	800e1a8 <MQTT_Subscribe+0x5e>
 800e1a4:	230d      	movs	r3, #13
 800e1a6:	e000      	b.n	800e1aa <MQTT_Subscribe+0x60>
 800e1a8:	230e      	movs	r3, #14
 800e1aa:	77fb      	strb	r3, [r7, #31]
        }

        if( status == MQTTSuccess )
 800e1ac:	7ffb      	ldrb	r3, [r7, #31]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d10a      	bne.n	800e1c8 <MQTT_Subscribe+0x7e>
        {
            /* Send MQTT SUBSCRIBE packet. */
            status = sendSubscribeWithoutCopy( pContext,
 800e1b2:	69bb      	ldr	r3, [r7, #24]
 800e1b4:	887a      	ldrh	r2, [r7, #2]
 800e1b6:	9300      	str	r3, [sp, #0]
 800e1b8:	4613      	mov	r3, r2
 800e1ba:	687a      	ldr	r2, [r7, #4]
 800e1bc:	68b9      	ldr	r1, [r7, #8]
 800e1be:	68f8      	ldr	r0, [r7, #12]
 800e1c0:	f7ff fa64 	bl	800d68c <sendSubscribeWithoutCopy>
 800e1c4:	4603      	mov	r3, r0
 800e1c6:	77fb      	strb	r3, [r7, #31]
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800e1c8:	7ffb      	ldrb	r3, [r7, #31]
}
 800e1ca:	4618      	mov	r0, r3
 800e1cc:	3720      	adds	r7, #32
 800e1ce:	46bd      	mov	sp, r7
 800e1d0:	bd80      	pop	{r7, pc}

0800e1d2 <MQTT_Publish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Publish( MQTTContext_t * pContext,
                           const MQTTPublishInfo_t * pPublishInfo,
                           uint16_t packetId )
{
 800e1d2:	b580      	push	{r7, lr}
 800e1d4:	b08c      	sub	sp, #48	@ 0x30
 800e1d6:	af02      	add	r7, sp, #8
 800e1d8:	60f8      	str	r0, [r7, #12]
 800e1da:	60b9      	str	r1, [r7, #8]
 800e1dc:	4613      	mov	r3, r2
 800e1de:	80fb      	strh	r3, [r7, #6]
    size_t headerSize = 0UL;
 800e1e0:	2300      	movs	r3, #0
 800e1e2:	623b      	str	r3, [r7, #32]
    size_t remainingLength = 0UL;
 800e1e4:	2300      	movs	r3, #0
 800e1e6:	61fb      	str	r3, [r7, #28]
    size_t packetSize = 0UL;
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	61bb      	str	r3, [r7, #24]
    MQTTPublishState_t publishStatus = MQTTStateNull;
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	75fb      	strb	r3, [r7, #23]
     * an extra call to 'send' (in case writev is not defined) to send the
     * topic length.    */
    uint8_t mqttHeader[ 7U ];

    /* Validate arguments. */
    MQTTStatus_t status = validatePublishParams( pContext, pPublishInfo, packetId );
 800e1f0:	88fb      	ldrh	r3, [r7, #6]
 800e1f2:	461a      	mov	r2, r3
 800e1f4:	68b9      	ldr	r1, [r7, #8]
 800e1f6:	68f8      	ldr	r0, [r7, #12]
 800e1f8:	f7ff fe62 	bl	800dec0 <validatePublishParams>
 800e1fc:	4603      	mov	r3, r0
 800e1fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if( status == MQTTSuccess )
 800e202:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e206:	2b00      	cmp	r3, #0
 800e208:	d10a      	bne.n	800e220 <MQTT_Publish+0x4e>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetPublishPacketSize( pPublishInfo,
 800e20a:	f107 0218 	add.w	r2, r7, #24
 800e20e:	f107 031c 	add.w	r3, r7, #28
 800e212:	4619      	mov	r1, r3
 800e214:	68b8      	ldr	r0, [r7, #8]
 800e216:	f001 f83a 	bl	800f28e <MQTT_GetPublishPacketSize>
 800e21a:	4603      	mov	r3, r0
 800e21c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                            &remainingLength,
                                            &packetSize );
    }

    if( status == MQTTSuccess )
 800e220:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e224:	2b00      	cmp	r3, #0
 800e226:	d10a      	bne.n	800e23e <MQTT_Publish+0x6c>
    {
        status = MQTT_SerializePublishHeaderWithoutTopic( pPublishInfo,
 800e228:	69f9      	ldr	r1, [r7, #28]
 800e22a:	f107 0320 	add.w	r3, r7, #32
 800e22e:	f107 0210 	add.w	r2, r7, #16
 800e232:	68b8      	ldr	r0, [r7, #8]
 800e234:	f000 fa2e 	bl	800e694 <MQTT_SerializePublishHeaderWithoutTopic>
 800e238:	4603      	mov	r3, r0
 800e23a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          remainingLength,
                                                          mqttHeader,
                                                          &headerSize );
    }

    if( status == MQTTSuccess )
 800e23e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e242:	2b00      	cmp	r3, #0
 800e244:	d155      	bne.n	800e2f2 <MQTT_Publish+0x120>
    {
        /* Take the mutex as multiple send calls are required for sending this
         * packet. */
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800e24c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        if( connectStatus != MQTTConnected )
 800e250:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e254:	2b01      	cmp	r3, #1
 800e256:	d008      	beq.n	800e26a <MQTT_Publish+0x98>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800e258:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d101      	bne.n	800e264 <MQTT_Publish+0x92>
 800e260:	230d      	movs	r3, #13
 800e262:	e000      	b.n	800e266 <MQTT_Publish+0x94>
 800e264:	230e      	movs	r3, #14
 800e266:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800e26a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d118      	bne.n	800e2a4 <MQTT_Publish+0xd2>
 800e272:	68bb      	ldr	r3, [r7, #8]
 800e274:	781b      	ldrb	r3, [r3, #0]
 800e276:	2b00      	cmp	r3, #0
 800e278:	d014      	beq.n	800e2a4 <MQTT_Publish+0xd2>
        {
            /* Set the flag so that the corresponding hook can be called later. */

            status = MQTT_ReserveState( pContext,
                                        packetId,
                                        pPublishInfo->qos );
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_ReserveState( pContext,
 800e27e:	88fb      	ldrh	r3, [r7, #6]
 800e280:	4619      	mov	r1, r3
 800e282:	68f8      	ldr	r0, [r7, #12]
 800e284:	f001 fe64 	bl	800ff50 <MQTT_ReserveState>
 800e288:	4603      	mov	r3, r0
 800e28a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            /* State already exists for a duplicate packet.
             * If a state doesn't exist, it will be handled as a new publish in
             * state engine. */
            if( ( status == MQTTStateCollision ) && ( pPublishInfo->dup == true ) )
 800e28e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e292:	2b09      	cmp	r3, #9
 800e294:	d106      	bne.n	800e2a4 <MQTT_Publish+0xd2>
 800e296:	68bb      	ldr	r3, [r7, #8]
 800e298:	789b      	ldrb	r3, [r3, #2]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d002      	beq.n	800e2a4 <MQTT_Publish+0xd2>
            {
                status = MQTTSuccess;
 800e29e:	2300      	movs	r3, #0
 800e2a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if( status == MQTTSuccess )
 800e2a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d10c      	bne.n	800e2c6 <MQTT_Publish+0xf4>
        {
            status = sendPublishWithoutCopy( pContext,
 800e2ac:	6a39      	ldr	r1, [r7, #32]
 800e2ae:	f107 0210 	add.w	r2, r7, #16
 800e2b2:	88fb      	ldrh	r3, [r7, #6]
 800e2b4:	9300      	str	r3, [sp, #0]
 800e2b6:	460b      	mov	r3, r1
 800e2b8:	68b9      	ldr	r1, [r7, #8]
 800e2ba:	68f8      	ldr	r0, [r7, #12]
 800e2bc:	f7ff fa8b 	bl	800d7d6 <sendPublishWithoutCopy>
 800e2c0:	4603      	mov	r3, r0
 800e2c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                             mqttHeader,
                                             headerSize,
                                             packetId );
        }

        if( ( status == MQTTSuccess ) &&
 800e2c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d111      	bne.n	800e2f2 <MQTT_Publish+0x120>
            ( pPublishInfo->qos > MQTTQoS0 ) )
 800e2ce:	68bb      	ldr	r3, [r7, #8]
 800e2d0:	781b      	ldrb	r3, [r3, #0]
        if( ( status == MQTTSuccess ) &&
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d00d      	beq.n	800e2f2 <MQTT_Publish+0x120>
            /* Update state machine after PUBLISH is sent.
             * Only to be done for QoS1 or QoS2. */
            status = MQTT_UpdateStatePublish( pContext,
                                              packetId,
                                              MQTT_SEND,
                                              pPublishInfo->qos,
 800e2d6:	68bb      	ldr	r3, [r7, #8]
 800e2d8:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_UpdateStatePublish( pContext,
 800e2da:	88f9      	ldrh	r1, [r7, #6]
 800e2dc:	f107 0317 	add.w	r3, r7, #23
 800e2e0:	9300      	str	r3, [sp, #0]
 800e2e2:	4613      	mov	r3, r2
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	68f8      	ldr	r0, [r7, #12]
 800e2e8:	f001 fe8b 	bl	8010002 <MQTT_UpdateStatePublish>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "MQTT PUBLISH failed with status %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800e2f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	3728      	adds	r7, #40	@ 0x28
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	bd80      	pop	{r7, pc}
	...

0800e300 <MQTT_Ping>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b08a      	sub	sp, #40	@ 0x28
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
    int32_t sendResult = 0;
 800e308:	2300      	movs	r3, #0
 800e30a:	623b      	str	r3, [r7, #32]
    MQTTStatus_t status = MQTTSuccess;
 800e30c:	2300      	movs	r3, #0
 800e30e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    size_t packetSize = 0U;
 800e312:	2300      	movs	r3, #0
 800e314:	61bb      	str	r3, [r7, #24]
    /* MQTT ping packets are of fixed length. */
    uint8_t pingreqPacket[ 2U ];
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;

    localBuffer.pBuffer = pingreqPacket;
 800e316:	f107 0314 	add.w	r3, r7, #20
 800e31a:	60fb      	str	r3, [r7, #12]
    localBuffer.size = sizeof( pingreqPacket );
 800e31c:	2302      	movs	r3, #2
 800e31e:	613b      	str	r3, [r7, #16]

    if( pContext == NULL )
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d102      	bne.n	800e32c <MQTT_Ping+0x2c>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 800e326:	2301      	movs	r3, #1
 800e328:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800e32c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e330:	2b00      	cmp	r3, #0
 800e332:	d116      	bne.n	800e362 <MQTT_Ping+0x62>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800e334:	f107 0318 	add.w	r3, r7, #24
 800e338:	4618      	mov	r0, r3
 800e33a:	f001 f82c 	bl	800f396 <MQTT_GetPingreqPacketSize>
 800e33e:	4603      	mov	r3, r0
 800e340:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if( status == MQTTSuccess )
 800e344:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d10a      	bne.n	800e362 <MQTT_Ping+0x62>
        {
            assert( packetSize == localBuffer.size );
 800e34c:	693a      	ldr	r2, [r7, #16]
 800e34e:	69bb      	ldr	r3, [r7, #24]
 800e350:	429a      	cmp	r2, r3
 800e352:	d006      	beq.n	800e362 <MQTT_Ping+0x62>
 800e354:	4b23      	ldr	r3, [pc, #140]	@ (800e3e4 <MQTT_Ping+0xe4>)
 800e356:	4a24      	ldr	r2, [pc, #144]	@ (800e3e8 <MQTT_Ping+0xe8>)
 800e358:	f640 41af 	movw	r1, #3247	@ 0xcaf
 800e35c:	4823      	ldr	r0, [pc, #140]	@ (800e3ec <MQTT_Ping+0xec>)
 800e35e:	f005 ffdb 	bl	8014318 <__assert_func>
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800e362:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e366:	2b00      	cmp	r3, #0
 800e368:	d107      	bne.n	800e37a <MQTT_Ping+0x7a>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &localBuffer );
 800e36a:	f107 030c 	add.w	r3, r7, #12
 800e36e:	4618      	mov	r0, r3
 800e370:	f001 f827 	bl	800f3c2 <MQTT_SerializePingreq>
 800e374:	4603      	mov	r3, r0
 800e376:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800e37a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d12a      	bne.n	800e3d8 <MQTT_Ping+0xd8>
        /* Take the mutex as the send call should not be interrupted in
         * between. */

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800e388:	77fb      	strb	r3, [r7, #31]

        if( connectStatus != MQTTConnected )
 800e38a:	7ffb      	ldrb	r3, [r7, #31]
 800e38c:	2b01      	cmp	r3, #1
 800e38e:	d007      	beq.n	800e3a0 <MQTT_Ping+0xa0>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800e390:	7ffb      	ldrb	r3, [r7, #31]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d101      	bne.n	800e39a <MQTT_Ping+0x9a>
 800e396:	230d      	movs	r3, #13
 800e398:	e000      	b.n	800e39c <MQTT_Ping+0x9c>
 800e39a:	230e      	movs	r3, #14
 800e39c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( status == MQTTSuccess )
 800e3a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d117      	bne.n	800e3d8 <MQTT_Ping+0xd8>
            /* Send the serialized PINGREQ packet to transport layer.
             * Here, we do not use the vectored IO approach for efficiency as the
             * Ping packet does not have numerous fields which need to be copied
             * from the user provided buffers. Thus it can be sent directly. */
            sendResult = sendBuffer( pContext,
                                     localBuffer.pBuffer,
 800e3a8:	68fb      	ldr	r3, [r7, #12]
            sendResult = sendBuffer( pContext,
 800e3aa:	69ba      	ldr	r2, [r7, #24]
 800e3ac:	4619      	mov	r1, r3
 800e3ae:	6878      	ldr	r0, [r7, #4]
 800e3b0:	f7fe f9ec 	bl	800c78c <sendBuffer>
 800e3b4:	6238      	str	r0, [r7, #32]
                                     packetSize );

            /* It is an error to not send the entire PINGREQ packet. */
            if( sendResult < ( int32_t ) packetSize )
 800e3b6:	69bb      	ldr	r3, [r7, #24]
 800e3b8:	461a      	mov	r2, r3
 800e3ba:	6a3b      	ldr	r3, [r7, #32]
 800e3bc:	4293      	cmp	r3, r2
 800e3be:	da03      	bge.n	800e3c8 <MQTT_Ping+0xc8>
            {
                LogError( ( "Transport send failed for PINGREQ packet." ) );
                status = MQTTSendFailed;
 800e3c0:	2303      	movs	r3, #3
 800e3c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e3c6:	e007      	b.n	800e3d8 <MQTT_Ping+0xd8>
            }
            else
            {
                pContext->pingReqSendTimeMs = pContext->lastPacketTxTime;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	649a      	str	r2, [r3, #72]	@ 0x48
                pContext->waitingForPingResp = true;
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	2201      	movs	r2, #1
 800e3d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800e3d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800e3dc:	4618      	mov	r0, r3
 800e3de:	3728      	adds	r7, #40	@ 0x28
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	bd80      	pop	{r7, pc}
 800e3e4:	08017428 	.word	0x08017428
 800e3e8:	08017e80 	.word	0x08017e80
 800e3ec:	080170c0 	.word	0x080170c0

0800e3f0 <MQTT_ProcessLoop>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessLoop( MQTTContext_t * pContext )
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b084      	sub	sp, #16
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTBadParameter;
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	73fb      	strb	r3, [r7, #15]

    if( pContext == NULL )
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d011      	beq.n	800e426 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e406:	2b00      	cmp	r3, #0
 800e408:	d00d      	beq.n	800e426 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have valid getTime." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	6a1b      	ldr	r3, [r3, #32]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d009      	beq.n	800e426 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: The MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        pContext->controlPacketSent = false;
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	2200      	movs	r2, #0
 800e416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        status = receiveSingleIteration( pContext, true );
 800e41a:	2101      	movs	r1, #1
 800e41c:	6878      	ldr	r0, [r7, #4]
 800e41e:	f7fe ffa7 	bl	800d370 <receiveSingleIteration>
 800e422:	4603      	mov	r3, r0
 800e424:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800e426:	7bfb      	ldrb	r3, [r7, #15]
}
 800e428:	4618      	mov	r0, r3
 800e42a:	3710      	adds	r7, #16
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}

0800e430 <MQTT_GetPacketId>:
}

/*-----------------------------------------------------------*/

uint16_t MQTT_GetPacketId( MQTTContext_t * pContext )
{
 800e430:	b480      	push	{r7}
 800e432:	b085      	sub	sp, #20
 800e434:	af00      	add	r7, sp, #0
 800e436:	6078      	str	r0, [r7, #4]
    uint16_t packetId = 0U;
 800e438:	2300      	movs	r3, #0
 800e43a:	81fb      	strh	r3, [r7, #14]

    if( pContext != NULL )
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d012      	beq.n	800e468 <MQTT_GetPacketId+0x38>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        packetId = pContext->nextPacketId;
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e446:	81fb      	strh	r3, [r7, #14]

        /* A packet ID of zero is not a valid packet ID. When the max ID
         * is reached the next one should start at 1. */
        if( pContext->nextPacketId == ( uint16_t ) UINT16_MAX )
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e44c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e450:	4293      	cmp	r3, r2
 800e452:	d103      	bne.n	800e45c <MQTT_GetPacketId+0x2c>
        {
            pContext->nextPacketId = 1;
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	2201      	movs	r2, #1
 800e458:	851a      	strh	r2, [r3, #40]	@ 0x28
 800e45a:	e005      	b.n	800e468 <MQTT_GetPacketId+0x38>
        }
        else
        {
            pContext->nextPacketId++;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e460:	3301      	adds	r3, #1
 800e462:	b29a      	uxth	r2, r3
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	851a      	strh	r2, [r3, #40]	@ 0x28
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return packetId;
 800e468:	89fb      	ldrh	r3, [r7, #14]
}
 800e46a:	4618      	mov	r0, r3
 800e46c:	3714      	adds	r7, #20
 800e46e:	46bd      	mov	sp, r7
 800e470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e474:	4770      	bx	lr

0800e476 <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 800e476:	b480      	push	{r7}
 800e478:	b085      	sub	sp, #20
 800e47a:	af00      	add	r7, sp, #0
 800e47c:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2b7f      	cmp	r3, #127	@ 0x7f
 800e482:	d802      	bhi.n	800e48a <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 800e484:	2301      	movs	r3, #1
 800e486:	60fb      	str	r3, [r7, #12]
 800e488:	e00f      	b.n	800e4aa <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e490:	d202      	bcs.n	800e498 <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 800e492:	2302      	movs	r3, #2
 800e494:	60fb      	str	r3, [r7, #12]
 800e496:	e008      	b.n	800e4aa <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e49e:	d202      	bcs.n	800e4a6 <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 800e4a0:	2303      	movs	r3, #3
 800e4a2:	60fb      	str	r3, [r7, #12]
 800e4a4:	e001      	b.n	800e4aa <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 800e4a6:	2304      	movs	r3, #4
 800e4a8:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 800e4aa:	68fb      	ldr	r3, [r7, #12]
}
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	3714      	adds	r7, #20
 800e4b0:	46bd      	mov	sp, r7
 800e4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b6:	4770      	bx	lr

0800e4b8 <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 800e4b8:	b580      	push	{r7, lr}
 800e4ba:	b086      	sub	sp, #24
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	6078      	str	r0, [r7, #4]
 800e4c0:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 800e4c6:	683b      	ldr	r3, [r7, #0]
 800e4c8:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d106      	bne.n	800e4de <encodeRemainingLength+0x26>
 800e4d0:	4b12      	ldr	r3, [pc, #72]	@ (800e51c <encodeRemainingLength+0x64>)
 800e4d2:	4a13      	ldr	r2, [pc, #76]	@ (800e520 <encodeRemainingLength+0x68>)
 800e4d4:	f240 11f3 	movw	r1, #499	@ 0x1f3
 800e4d8:	4812      	ldr	r0, [pc, #72]	@ (800e524 <encodeRemainingLength+0x6c>)
 800e4da:	f005 ff1d 	bl	8014318 <__assert_func>

    pLengthEnd = pDestination;
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	b2db      	uxtb	r3, r3
 800e4e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e4ea:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	09db      	lsrs	r3, r3, #7
 800e4f0:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d003      	beq.n	800e500 <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800e4f8:	7dfb      	ldrb	r3, [r7, #23]
 800e4fa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e4fe:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 800e500:	693b      	ldr	r3, [r7, #16]
 800e502:	7dfa      	ldrb	r2, [r7, #23]
 800e504:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800e506:	693b      	ldr	r3, [r7, #16]
 800e508:	3301      	adds	r3, #1
 800e50a:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d1e7      	bne.n	800e4e2 <encodeRemainingLength+0x2a>

    return pLengthEnd;
 800e512:	693b      	ldr	r3, [r7, #16]
}
 800e514:	4618      	mov	r0, r3
 800e516:	3718      	adds	r7, #24
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}
 800e51c:	080175bc 	.word	0x080175bc
 800e520:	08017e8c 	.word	0x08017e8c
 800e524:	080175d4 	.word	0x080175d4

0800e528 <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800e528:	b580      	push	{r7, lr}
 800e52a:	b086      	sub	sp, #24
 800e52c:	af00      	add	r7, sp, #0
 800e52e:	60f8      	str	r0, [r7, #12]
 800e530:	60b9      	str	r1, [r7, #8]
 800e532:	4613      	mov	r3, r2
 800e534:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800e536:	2300      	movs	r3, #0
 800e538:	617b      	str	r3, [r7, #20]

    assert( pDestination != NULL );
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d106      	bne.n	800e54e <encodeString+0x26>
 800e540:	4b15      	ldr	r3, [pc, #84]	@ (800e598 <encodeString+0x70>)
 800e542:	4a16      	ldr	r2, [pc, #88]	@ (800e59c <encodeString+0x74>)
 800e544:	f240 2113 	movw	r1, #531	@ 0x213
 800e548:	4815      	ldr	r0, [pc, #84]	@ (800e5a0 <encodeString+0x78>)
 800e54a:	f005 fee5 	bl	8014318 <__assert_func>

    pBuffer = pDestination;
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800e552:	88fb      	ldrh	r3, [r7, #6]
 800e554:	0a1b      	lsrs	r3, r3, #8
 800e556:	b29b      	uxth	r3, r3
 800e558:	b2da      	uxtb	r2, r3
 800e55a:	697b      	ldr	r3, [r7, #20]
 800e55c:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800e55e:	697b      	ldr	r3, [r7, #20]
 800e560:	3301      	adds	r3, #1
 800e562:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800e564:	88fb      	ldrh	r3, [r7, #6]
 800e566:	b2da      	uxtb	r2, r3
 800e568:	697b      	ldr	r3, [r7, #20]
 800e56a:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800e56c:	697b      	ldr	r3, [r7, #20]
 800e56e:	3301      	adds	r3, #1
 800e570:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSource != NULL )
 800e572:	68bb      	ldr	r3, [r7, #8]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d005      	beq.n	800e584 <encodeString+0x5c>
    {
        ( void ) memcpy( ( void * ) pBuffer, ( const void * ) pSource, sourceLength );
 800e578:	88fb      	ldrh	r3, [r7, #6]
 800e57a:	461a      	mov	r2, r3
 800e57c:	68b9      	ldr	r1, [r7, #8]
 800e57e:	6978      	ldr	r0, [r7, #20]
 800e580:	f006 fb25 	bl	8014bce <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 800e584:	88fb      	ldrh	r3, [r7, #6]
 800e586:	697a      	ldr	r2, [r7, #20]
 800e588:	4413      	add	r3, r2
 800e58a:	617b      	str	r3, [r7, #20]

    return pBuffer;
 800e58c:	697b      	ldr	r3, [r7, #20]
}
 800e58e:	4618      	mov	r0, r3
 800e590:	3718      	adds	r7, #24
 800e592:	46bd      	mov	sp, r7
 800e594:	bd80      	pop	{r7, pc}
 800e596:	bf00      	nop
 800e598:	080175bc 	.word	0x080175bc
 800e59c:	08017ea4 	.word	0x08017ea4
 800e5a0:	080175d4 	.word	0x080175d4

0800e5a4 <calculatePublishPacketSize>:
/*-----------------------------------------------------------*/

static bool calculatePublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b088      	sub	sp, #32
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	60f8      	str	r0, [r7, #12]
 800e5ac:	60b9      	str	r1, [r7, #8]
 800e5ae:	607a      	str	r2, [r7, #4]
    bool status = true;
 800e5b0:	2301      	movs	r3, #1
 800e5b2:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0, payloadLimit = 0;
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	61bb      	str	r3, [r7, #24]
 800e5b8:	2300      	movs	r3, #0
 800e5ba:	617b      	str	r3, [r7, #20]

    assert( pPublishInfo != NULL );
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d106      	bne.n	800e5d0 <calculatePublishPacketSize+0x2c>
 800e5c2:	4b2e      	ldr	r3, [pc, #184]	@ (800e67c <calculatePublishPacketSize+0xd8>)
 800e5c4:	4a2e      	ldr	r2, [pc, #184]	@ (800e680 <calculatePublishPacketSize+0xdc>)
 800e5c6:	f44f 710d 	mov.w	r1, #564	@ 0x234
 800e5ca:	482e      	ldr	r0, [pc, #184]	@ (800e684 <calculatePublishPacketSize+0xe0>)
 800e5cc:	f005 fea4 	bl	8014318 <__assert_func>
    assert( pRemainingLength != NULL );
 800e5d0:	68bb      	ldr	r3, [r7, #8]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d106      	bne.n	800e5e4 <calculatePublishPacketSize+0x40>
 800e5d6:	4b2c      	ldr	r3, [pc, #176]	@ (800e688 <calculatePublishPacketSize+0xe4>)
 800e5d8:	4a29      	ldr	r2, [pc, #164]	@ (800e680 <calculatePublishPacketSize+0xdc>)
 800e5da:	f240 2135 	movw	r1, #565	@ 0x235
 800e5de:	4829      	ldr	r0, [pc, #164]	@ (800e684 <calculatePublishPacketSize+0xe0>)
 800e5e0:	f005 fe9a 	bl	8014318 <__assert_func>
    assert( pPacketSize != NULL );
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d106      	bne.n	800e5f8 <calculatePublishPacketSize+0x54>
 800e5ea:	4b28      	ldr	r3, [pc, #160]	@ (800e68c <calculatePublishPacketSize+0xe8>)
 800e5ec:	4a24      	ldr	r2, [pc, #144]	@ (800e680 <calculatePublishPacketSize+0xdc>)
 800e5ee:	f240 2136 	movw	r1, #566	@ 0x236
 800e5f2:	4824      	ldr	r0, [pc, #144]	@ (800e684 <calculatePublishPacketSize+0xe0>)
 800e5f4:	f005 fe90 	bl	8014318 <__assert_func>

    /* The variable header of a PUBLISH packet always contains the topic name.
     * The first 2 bytes of UTF-8 string contains length of the string.
     */
    packetSize += pPublishInfo->topicNameLength + sizeof( uint16_t );
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	891b      	ldrh	r3, [r3, #8]
 800e5fc:	461a      	mov	r2, r3
 800e5fe:	69bb      	ldr	r3, [r7, #24]
 800e600:	4413      	add	r3, r2
 800e602:	3302      	adds	r3, #2
 800e604:	61bb      	str	r3, [r7, #24]

    /* The variable header of a QoS 1 or 2 PUBLISH packet contains a 2-byte
     * packet identifier. */
    if( pPublishInfo->qos > MQTTQoS0 )
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	781b      	ldrb	r3, [r3, #0]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d002      	beq.n	800e614 <calculatePublishPacketSize+0x70>
    {
        packetSize += sizeof( uint16_t );
 800e60e:	69bb      	ldr	r3, [r7, #24]
 800e610:	3302      	adds	r3, #2
 800e612:	61bb      	str	r3, [r7, #24]
    }

    /* Calculate the maximum allowed size of the payload for the given parameters.
     * This calculation excludes the "Remaining length" encoding, whose size is not
     * yet known. */
    payloadLimit = MQTT_MAX_REMAINING_LENGTH - packetSize - 1U;
 800e614:	69ba      	ldr	r2, [r7, #24]
 800e616:	4b1e      	ldr	r3, [pc, #120]	@ (800e690 <calculatePublishPacketSize+0xec>)
 800e618:	1a9b      	subs	r3, r3, r2
 800e61a:	617b      	str	r3, [r7, #20]

    /* Ensure that the given payload fits within the calculated limit. */
    if( pPublishInfo->payloadLength > payloadLimit )
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	691b      	ldr	r3, [r3, #16]
 800e620:	697a      	ldr	r2, [r7, #20]
 800e622:	429a      	cmp	r2, r3
 800e624:	d202      	bcs.n	800e62c <calculatePublishPacketSize+0x88>
                    "%lu so as not to exceed the maximum "
                    "remaining length of MQTT 3.1.1 packet( %lu ).",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    ( unsigned long ) payloadLimit,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = false;
 800e626:	2300      	movs	r3, #0
 800e628:	77fb      	strb	r3, [r7, #31]
 800e62a:	e021      	b.n	800e670 <calculatePublishPacketSize+0xcc>
    }
    else
    {
        /* Add the length of the PUBLISH payload. At this point, the "Remaining length"
         * has been calculated. */
        packetSize += pPublishInfo->payloadLength;
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	691b      	ldr	r3, [r3, #16]
 800e630:	69ba      	ldr	r2, [r7, #24]
 800e632:	4413      	add	r3, r2
 800e634:	61bb      	str	r3, [r7, #24]

        /* Now that the "Remaining length" is known, recalculate the payload limit
         * based on the size of its encoding. */
        payloadLimit -= remainingLengthEncodedSize( packetSize );
 800e636:	69b8      	ldr	r0, [r7, #24]
 800e638:	f7ff ff1d 	bl	800e476 <remainingLengthEncodedSize>
 800e63c:	4602      	mov	r2, r0
 800e63e:	697b      	ldr	r3, [r7, #20]
 800e640:	1a9b      	subs	r3, r3, r2
 800e642:	617b      	str	r3, [r7, #20]

        /* Check that the given payload fits within the size allowed by MQTT spec. */
        if( pPublishInfo->payloadLength > payloadLimit )
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	691b      	ldr	r3, [r3, #16]
 800e648:	697a      	ldr	r2, [r7, #20]
 800e64a:	429a      	cmp	r2, r3
 800e64c:	d202      	bcs.n	800e654 <calculatePublishPacketSize+0xb0>
                        "%lu so as not to exceed the maximum "
                        "remaining length of MQTT 3.1.1 packet( %lu ).",
                        ( unsigned long ) pPublishInfo->payloadLength,
                        ( unsigned long ) payloadLimit,
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = false;
 800e64e:	2300      	movs	r3, #0
 800e650:	77fb      	strb	r3, [r7, #31]
 800e652:	e00d      	b.n	800e670 <calculatePublishPacketSize+0xcc>
        }
        else
        {
            /* Set the "Remaining length" output parameter and calculate the full
             * size of the PUBLISH packet. */
            *pRemainingLength = packetSize;
 800e654:	68bb      	ldr	r3, [r7, #8]
 800e656:	69ba      	ldr	r2, [r7, #24]
 800e658:	601a      	str	r2, [r3, #0]

            packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800e65a:	69b8      	ldr	r0, [r7, #24]
 800e65c:	f7ff ff0b 	bl	800e476 <remainingLengthEncodedSize>
 800e660:	4603      	mov	r3, r0
 800e662:	3301      	adds	r3, #1
 800e664:	69ba      	ldr	r2, [r7, #24]
 800e666:	4413      	add	r3, r2
 800e668:	61bb      	str	r3, [r7, #24]
            *pPacketSize = packetSize;
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	69ba      	ldr	r2, [r7, #24]
 800e66e:	601a      	str	r2, [r3, #0]
    }

    LogDebug( ( "PUBLISH packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );
    return status;
 800e670:	7ffb      	ldrb	r3, [r7, #31]
}
 800e672:	4618      	mov	r0, r3
 800e674:	3720      	adds	r7, #32
 800e676:	46bd      	mov	sp, r7
 800e678:	bd80      	pop	{r7, pc}
 800e67a:	bf00      	nop
 800e67c:	08017608 	.word	0x08017608
 800e680:	08017eb4 	.word	0x08017eb4
 800e684:	080175d4 	.word	0x080175d4
 800e688:	08017620 	.word	0x08017620
 800e68c:	0801763c 	.word	0x0801763c
 800e690:	0ffffffe 	.word	0x0ffffffe

0800e694 <MQTT_SerializePublishHeaderWithoutTopic>:

MQTTStatus_t MQTT_SerializePublishHeaderWithoutTopic( const MQTTPublishInfo_t * pPublishInfo,
                                                      size_t remainingLength,
                                                      uint8_t * pBuffer,
                                                      size_t * headerSize )
{
 800e694:	b580      	push	{r7, lr}
 800e696:	b088      	sub	sp, #32
 800e698:	af00      	add	r7, sp, #0
 800e69a:	60f8      	str	r0, [r7, #12]
 800e69c:	60b9      	str	r1, [r7, #8]
 800e69e:	607a      	str	r2, [r7, #4]
 800e6a0:	603b      	str	r3, [r7, #0]
    size_t headerLength;
    uint8_t * pIndex;
    MQTTStatus_t status = MQTTSuccess;
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	77bb      	strb	r3, [r7, #30]

    /* The first byte of a PUBLISH packet contains the packet type and flags. */
    uint8_t publishFlags = MQTT_PACKET_TYPE_PUBLISH;
 800e6a6:	2330      	movs	r3, #48	@ 0x30
 800e6a8:	77fb      	strb	r3, [r7, #31]

    /* Get the start address of the buffer. */
    pIndex = pBuffer;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	61bb      	str	r3, [r7, #24]

    /* Length of serialized packet = First byte
     *                               + Length of encoded remaining length
     *                               + Encoded topic length. */
    headerLength = 1U + remainingLengthEncodedSize( remainingLength ) + 2U;
 800e6ae:	68b8      	ldr	r0, [r7, #8]
 800e6b0:	f7ff fee1 	bl	800e476 <remainingLengthEncodedSize>
 800e6b4:	4603      	mov	r3, r0
 800e6b6:	3303      	adds	r3, #3
 800e6b8:	617b      	str	r3, [r7, #20]

    if( pPublishInfo->qos == MQTTQoS1 )
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	781b      	ldrb	r3, [r3, #0]
 800e6be:	2b01      	cmp	r3, #1
 800e6c0:	d104      	bne.n	800e6cc <MQTT_SerializePublishHeaderWithoutTopic+0x38>
    {
        LogDebug( ( "Adding QoS as QoS1 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 );
 800e6c2:	7ffb      	ldrb	r3, [r7, #31]
 800e6c4:	f043 0302 	orr.w	r3, r3, #2
 800e6c8:	77fb      	strb	r3, [r7, #31]
 800e6ca:	e007      	b.n	800e6dc <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    }
    else if( pPublishInfo->qos == MQTTQoS2 )
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	781b      	ldrb	r3, [r3, #0]
 800e6d0:	2b02      	cmp	r3, #2
 800e6d2:	d103      	bne.n	800e6dc <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    {
        LogDebug( ( "Adding QoS as QoS2 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 );
 800e6d4:	7ffb      	ldrb	r3, [r7, #31]
 800e6d6:	f043 0304 	orr.w	r3, r3, #4
 800e6da:	77fb      	strb	r3, [r7, #31]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( pPublishInfo->retain == true )
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	785b      	ldrb	r3, [r3, #1]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d003      	beq.n	800e6ec <MQTT_SerializePublishHeaderWithoutTopic+0x58>
    {
        LogDebug( ( "Adding retain bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800e6e4:	7ffb      	ldrb	r3, [r7, #31]
 800e6e6:	f043 0301 	orr.w	r3, r3, #1
 800e6ea:	77fb      	strb	r3, [r7, #31]
    }

    if( pPublishInfo->dup == true )
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	789b      	ldrb	r3, [r3, #2]
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d003      	beq.n	800e6fc <MQTT_SerializePublishHeaderWithoutTopic+0x68>
    {
        LogDebug( ( "Adding dup bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800e6f4:	7ffb      	ldrb	r3, [r7, #31]
 800e6f6:	f043 0308 	orr.w	r3, r3, #8
 800e6fa:	77fb      	strb	r3, [r7, #31]
    }

    *pIndex = publishFlags;
 800e6fc:	69bb      	ldr	r3, [r7, #24]
 800e6fe:	7ffa      	ldrb	r2, [r7, #31]
 800e700:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800e702:	69bb      	ldr	r3, [r7, #24]
 800e704:	3301      	adds	r3, #1
 800e706:	61bb      	str	r3, [r7, #24]

    /* The "Remaining length" is encoded from the second byte. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 800e708:	68b9      	ldr	r1, [r7, #8]
 800e70a:	69b8      	ldr	r0, [r7, #24]
 800e70c:	f7ff fed4 	bl	800e4b8 <encodeRemainingLength>
 800e710:	61b8      	str	r0, [r7, #24]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pIndex = UINT16_HIGH_BYTE( pPublishInfo->topicNameLength );
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	891b      	ldrh	r3, [r3, #8]
 800e716:	0a1b      	lsrs	r3, r3, #8
 800e718:	b29b      	uxth	r3, r3
 800e71a:	b2da      	uxtb	r2, r3
 800e71c:	69bb      	ldr	r3, [r7, #24]
 800e71e:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800e720:	69bb      	ldr	r3, [r7, #24]
 800e722:	3301      	adds	r3, #1
 800e724:	61bb      	str	r3, [r7, #24]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pIndex = UINT16_LOW_BYTE( pPublishInfo->topicNameLength );
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	891b      	ldrh	r3, [r3, #8]
 800e72a:	b2da      	uxtb	r2, r3
 800e72c:	69bb      	ldr	r3, [r7, #24]
 800e72e:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800e730:	69bb      	ldr	r3, [r7, #24]
 800e732:	3301      	adds	r3, #1
 800e734:	61bb      	str	r3, [r7, #24]

    *headerSize = headerLength;
 800e736:	683b      	ldr	r3, [r7, #0]
 800e738:	697a      	ldr	r2, [r7, #20]
 800e73a:	601a      	str	r2, [r3, #0]

    return status;
 800e73c:	7fbb      	ldrb	r3, [r7, #30]
}
 800e73e:	4618      	mov	r0, r3
 800e740:	3720      	adds	r7, #32
 800e742:	46bd      	mov	sp, r7
 800e744:	bd80      	pop	{r7, pc}

0800e746 <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 800e746:	b580      	push	{r7, lr}
 800e748:	b088      	sub	sp, #32
 800e74a:	af00      	add	r7, sp, #0
 800e74c:	6078      	str	r0, [r7, #4]
 800e74e:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 800e750:	2300      	movs	r3, #0
 800e752:	61fb      	str	r3, [r7, #28]
 800e754:	2301      	movs	r3, #1
 800e756:	61bb      	str	r3, [r7, #24]
 800e758:	2300      	movs	r3, #0
 800e75a:	617b      	str	r3, [r7, #20]
 800e75c:	2300      	movs	r3, #0
 800e75e:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 800e760:	2300      	movs	r3, #0
 800e762:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 800e764:	2300      	movs	r3, #0
 800e766:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800e768:	69bb      	ldr	r3, [r7, #24]
 800e76a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e76e:	d903      	bls.n	800e778 <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800e770:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e774:	61fb      	str	r3, [r7, #28]
 800e776:	e01c      	b.n	800e7b2 <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 800e778:	f107 010b 	add.w	r1, r7, #11
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	2201      	movs	r2, #1
 800e780:	6838      	ldr	r0, [r7, #0]
 800e782:	4798      	blx	r3
 800e784:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	2b01      	cmp	r3, #1
 800e78a:	d10f      	bne.n	800e7ac <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800e78c:	7afb      	ldrb	r3, [r7, #11]
 800e78e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e792:	69ba      	ldr	r2, [r7, #24]
 800e794:	fb02 f303 	mul.w	r3, r2, r3
 800e798:	69fa      	ldr	r2, [r7, #28]
 800e79a:	4413      	add	r3, r2
 800e79c:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 800e79e:	69bb      	ldr	r3, [r7, #24]
 800e7a0:	01db      	lsls	r3, r3, #7
 800e7a2:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	3301      	adds	r3, #1
 800e7a8:	617b      	str	r3, [r7, #20]
 800e7aa:	e002      	b.n	800e7b2 <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800e7ac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e7b0:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800e7b2:	69fb      	ldr	r3, [r7, #28]
 800e7b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e7b8:	d004      	beq.n	800e7c4 <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800e7ba:	7afb      	ldrb	r3, [r7, #11]
 800e7bc:	b25b      	sxtb	r3, r3
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	dbd2      	blt.n	800e768 <getRemainingLength+0x22>
 800e7c2:	e000      	b.n	800e7c6 <getRemainingLength+0x80>
            break;
 800e7c4:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 800e7c6:	69fb      	ldr	r3, [r7, #28]
 800e7c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e7cc:	d00a      	beq.n	800e7e4 <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800e7ce:	69f8      	ldr	r0, [r7, #28]
 800e7d0:	f7ff fe51 	bl	800e476 <remainingLengthEncodedSize>
 800e7d4:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 800e7d6:	697a      	ldr	r2, [r7, #20]
 800e7d8:	693b      	ldr	r3, [r7, #16]
 800e7da:	429a      	cmp	r2, r3
 800e7dc:	d002      	beq.n	800e7e4 <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800e7de:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e7e2:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 800e7e4:	69fb      	ldr	r3, [r7, #28]
}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	3720      	adds	r7, #32
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}

0800e7ee <processRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t processRemainingLength( const uint8_t * pBuffer,
                                            const size_t * pIndex,
                                            MQTTPacketInfo_t * pIncomingPacket )
{
 800e7ee:	b580      	push	{r7, lr}
 800e7f0:	b08a      	sub	sp, #40	@ 0x28
 800e7f2:	af00      	add	r7, sp, #0
 800e7f4:	60f8      	str	r0, [r7, #12]
 800e7f6:	60b9      	str	r1, [r7, #8]
 800e7f8:	607a      	str	r2, [r7, #4]
    size_t remainingLength = 0;
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t multiplier = 1;
 800e7fe:	2301      	movs	r3, #1
 800e800:	623b      	str	r3, [r7, #32]
    size_t bytesDecoded = 0;
 800e802:	2300      	movs	r3, #0
 800e804:	61fb      	str	r3, [r7, #28]
    size_t expectedSize = 0;
 800e806:	2300      	movs	r3, #0
 800e808:	617b      	str	r3, [r7, #20]
    uint8_t encodedByte = 0;
 800e80a:	2300      	movs	r3, #0
 800e80c:	76fb      	strb	r3, [r7, #27]
    MQTTStatus_t status = MQTTSuccess;
 800e80e:	2300      	movs	r3, #0
 800e810:	76bb      	strb	r3, [r7, #26]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800e812:	6a3b      	ldr	r3, [r7, #32]
 800e814:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e818:	d905      	bls.n	800e826 <processRemainingLength+0x38>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800e81a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e81e:	627b      	str	r3, [r7, #36]	@ 0x24

            LogError( ( "Invalid remaining length in the packet.\n" ) );

            status = MQTTBadResponse;
 800e820:	2305      	movs	r3, #5
 800e822:	76bb      	strb	r3, [r7, #26]
 800e824:	e01d      	b.n	800e862 <processRemainingLength+0x74>
        }
        else
        {
            if( *pIndex > ( bytesDecoded + 1U ) )
 800e826:	68bb      	ldr	r3, [r7, #8]
 800e828:	681a      	ldr	r2, [r3, #0]
 800e82a:	69fb      	ldr	r3, [r7, #28]
 800e82c:	3301      	adds	r3, #1
 800e82e:	429a      	cmp	r2, r3
 800e830:	d915      	bls.n	800e85e <processRemainingLength+0x70>
            {
                /* Get the next byte. It is at the next position after the bytes
                 * decoded till now since the header of one byte was read before. */
                encodedByte = pBuffer[ bytesDecoded + 1U ];
 800e832:	69fb      	ldr	r3, [r7, #28]
 800e834:	3301      	adds	r3, #1
 800e836:	68fa      	ldr	r2, [r7, #12]
 800e838:	4413      	add	r3, r2
 800e83a:	781b      	ldrb	r3, [r3, #0]
 800e83c:	76fb      	strb	r3, [r7, #27]

                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800e83e:	7efb      	ldrb	r3, [r7, #27]
 800e840:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e844:	6a3a      	ldr	r2, [r7, #32]
 800e846:	fb02 f303 	mul.w	r3, r2, r3
 800e84a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e84c:	4413      	add	r3, r2
 800e84e:	627b      	str	r3, [r7, #36]	@ 0x24
                multiplier *= 128U;
 800e850:	6a3b      	ldr	r3, [r7, #32]
 800e852:	01db      	lsls	r3, r3, #7
 800e854:	623b      	str	r3, [r7, #32]
                bytesDecoded++;
 800e856:	69fb      	ldr	r3, [r7, #28]
 800e858:	3301      	adds	r3, #1
 800e85a:	61fb      	str	r3, [r7, #28]
 800e85c:	e001      	b.n	800e862 <processRemainingLength+0x74>
            }
            else
            {
                status = MQTTNeedMoreBytes;
 800e85e:	230b      	movs	r3, #11
 800e860:	76bb      	strb	r3, [r7, #26]
            }
        }

        /* If the response is incorrect, or no more data is available, then
         * break out of the loop. */
        if( ( remainingLength == MQTT_REMAINING_LENGTH_INVALID ) ||
 800e862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e864:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e868:	d006      	beq.n	800e878 <processRemainingLength+0x8a>
 800e86a:	7ebb      	ldrb	r3, [r7, #26]
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d103      	bne.n	800e878 <processRemainingLength+0x8a>
            ( status != MQTTSuccess ) )
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800e870:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e874:	2b00      	cmp	r3, #0
 800e876:	dbcc      	blt.n	800e812 <processRemainingLength+0x24>

    if( status == MQTTSuccess )
 800e878:	7ebb      	ldrb	r3, [r7, #26]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d111      	bne.n	800e8a2 <processRemainingLength+0xb4>
    {
        /* Check that the decoded remaining length conforms to the MQTT specification. */
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800e87e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e880:	f7ff fdf9 	bl	800e476 <remainingLengthEncodedSize>
 800e884:	6178      	str	r0, [r7, #20]

        if( bytesDecoded != expectedSize )
 800e886:	69fa      	ldr	r2, [r7, #28]
 800e888:	697b      	ldr	r3, [r7, #20]
 800e88a:	429a      	cmp	r2, r3
 800e88c:	d002      	beq.n	800e894 <processRemainingLength+0xa6>
        {
            LogError( ( "Expected and actual length of decoded bytes do not match.\n" ) );
            status = MQTTBadResponse;
 800e88e:	2305      	movs	r3, #5
 800e890:	76bb      	strb	r3, [r7, #26]
 800e892:	e006      	b.n	800e8a2 <processRemainingLength+0xb4>
        }
        else
        {
            pIncomingPacket->remainingLength = remainingLength;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e898:	609a      	str	r2, [r3, #8]
            pIncomingPacket->headerLength = bytesDecoded + 1U;
 800e89a:	69fb      	ldr	r3, [r7, #28]
 800e89c:	1c5a      	adds	r2, r3, #1
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	60da      	str	r2, [r3, #12]
        }
    }

    return status;
 800e8a2:	7ebb      	ldrb	r3, [r7, #26]
}
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	3728      	adds	r7, #40	@ 0x28
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	bd80      	pop	{r7, pc}

0800e8ac <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 800e8ac:	b480      	push	{r7}
 800e8ae:	b085      	sub	sp, #20
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 800e8ba:	79fb      	ldrb	r3, [r7, #7]
 800e8bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e8c0:	2bd0      	cmp	r3, #208	@ 0xd0
 800e8c2:	d01d      	beq.n	800e900 <incomingPacketValid+0x54>
 800e8c4:	2bd0      	cmp	r3, #208	@ 0xd0
 800e8c6:	d826      	bhi.n	800e916 <incomingPacketValid+0x6a>
 800e8c8:	2bb0      	cmp	r3, #176	@ 0xb0
 800e8ca:	d019      	beq.n	800e900 <incomingPacketValid+0x54>
 800e8cc:	2bb0      	cmp	r3, #176	@ 0xb0
 800e8ce:	d822      	bhi.n	800e916 <incomingPacketValid+0x6a>
 800e8d0:	2b90      	cmp	r3, #144	@ 0x90
 800e8d2:	d015      	beq.n	800e900 <incomingPacketValid+0x54>
 800e8d4:	2b90      	cmp	r3, #144	@ 0x90
 800e8d6:	d81e      	bhi.n	800e916 <incomingPacketValid+0x6a>
 800e8d8:	2b70      	cmp	r3, #112	@ 0x70
 800e8da:	d011      	beq.n	800e900 <incomingPacketValid+0x54>
 800e8dc:	2b70      	cmp	r3, #112	@ 0x70
 800e8de:	d81a      	bhi.n	800e916 <incomingPacketValid+0x6a>
 800e8e0:	2b60      	cmp	r3, #96	@ 0x60
 800e8e2:	d010      	beq.n	800e906 <incomingPacketValid+0x5a>
 800e8e4:	2b60      	cmp	r3, #96	@ 0x60
 800e8e6:	d816      	bhi.n	800e916 <incomingPacketValid+0x6a>
 800e8e8:	2b50      	cmp	r3, #80	@ 0x50
 800e8ea:	d009      	beq.n	800e900 <incomingPacketValid+0x54>
 800e8ec:	2b50      	cmp	r3, #80	@ 0x50
 800e8ee:	d812      	bhi.n	800e916 <incomingPacketValid+0x6a>
 800e8f0:	2b40      	cmp	r3, #64	@ 0x40
 800e8f2:	d005      	beq.n	800e900 <incomingPacketValid+0x54>
 800e8f4:	2b40      	cmp	r3, #64	@ 0x40
 800e8f6:	d80e      	bhi.n	800e916 <incomingPacketValid+0x6a>
 800e8f8:	2b20      	cmp	r3, #32
 800e8fa:	d001      	beq.n	800e900 <incomingPacketValid+0x54>
 800e8fc:	2b30      	cmp	r3, #48	@ 0x30
 800e8fe:	d10a      	bne.n	800e916 <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 800e900:	2301      	movs	r3, #1
 800e902:	73fb      	strb	r3, [r7, #15]
            break;
 800e904:	e00a      	b.n	800e91c <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 800e906:	79fb      	ldrb	r3, [r7, #7]
 800e908:	f003 0302 	and.w	r3, r3, #2
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d004      	beq.n	800e91a <incomingPacketValid+0x6e>
            {
                status = true;
 800e910:	2301      	movs	r3, #1
 800e912:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800e914:	e001      	b.n	800e91a <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 800e916:	bf00      	nop
 800e918:	e000      	b.n	800e91c <incomingPacketValid+0x70>
            break;
 800e91a:	bf00      	nop
    }

    return status;
 800e91c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e91e:	4618      	mov	r0, r3
 800e920:	3714      	adds	r7, #20
 800e922:	46bd      	mov	sp, r7
 800e924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e928:	4770      	bx	lr

0800e92a <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 800e92a:	b480      	push	{r7}
 800e92c:	b087      	sub	sp, #28
 800e92e:	af00      	add	r7, sp, #0
 800e930:	60f8      	str	r0, [r7, #12]
 800e932:	460b      	mov	r3, r1
 800e934:	607a      	str	r2, [r7, #4]
 800e936:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 800e938:	2300      	movs	r3, #0
 800e93a:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 800e93c:	7afb      	ldrb	r3, [r7, #11]
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d106      	bne.n	800e950 <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 800e942:	68fa      	ldr	r2, [r7, #12]
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	429a      	cmp	r2, r3
 800e948:	d209      	bcs.n	800e95e <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 800e94a:	2305      	movs	r3, #5
 800e94c:	75fb      	strb	r3, [r7, #23]
 800e94e:	e006      	b.n	800e95e <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	3302      	adds	r3, #2
 800e954:	68fa      	ldr	r2, [r7, #12]
 800e956:	429a      	cmp	r2, r3
 800e958:	d201      	bcs.n	800e95e <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 800e95a:	2305      	movs	r3, #5
 800e95c:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800e95e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e960:	4618      	mov	r0, r3
 800e962:	371c      	adds	r7, #28
 800e964:	46bd      	mov	sp, r7
 800e966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96a:	4770      	bx	lr

0800e96c <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 800e96c:	b580      	push	{r7, lr}
 800e96e:	b084      	sub	sp, #16
 800e970:	af00      	add	r7, sp, #0
 800e972:	4603      	mov	r3, r0
 800e974:	6039      	str	r1, [r7, #0]
 800e976:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800e978:	2300      	movs	r3, #0
 800e97a:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 800e97c:	683b      	ldr	r3, [r7, #0]
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d106      	bne.n	800e990 <processPublishFlags+0x24>
 800e982:	4b20      	ldr	r3, [pc, #128]	@ (800ea04 <processPublishFlags+0x98>)
 800e984:	4a20      	ldr	r2, [pc, #128]	@ (800ea08 <processPublishFlags+0x9c>)
 800e986:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800e98a:	4820      	ldr	r0, [pc, #128]	@ (800ea0c <processPublishFlags+0xa0>)
 800e98c:	f005 fcc4 	bl	8014318 <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 800e990:	79fb      	ldrb	r3, [r7, #7]
 800e992:	f003 0304 	and.w	r3, r3, #4
 800e996:	2b00      	cmp	r3, #0
 800e998:	d00b      	beq.n	800e9b2 <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800e99a:	79fb      	ldrb	r3, [r7, #7]
 800e99c:	f003 0302 	and.w	r3, r3, #2
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d002      	beq.n	800e9aa <processPublishFlags+0x3e>
        {
            LogError( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 800e9a4:	2305      	movs	r3, #5
 800e9a6:	73fb      	strb	r3, [r7, #15]
 800e9a8:	e00f      	b.n	800e9ca <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 800e9aa:	683b      	ldr	r3, [r7, #0]
 800e9ac:	2202      	movs	r2, #2
 800e9ae:	701a      	strb	r2, [r3, #0]
 800e9b0:	e00b      	b.n	800e9ca <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800e9b2:	79fb      	ldrb	r3, [r7, #7]
 800e9b4:	f003 0302 	and.w	r3, r3, #2
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d003      	beq.n	800e9c4 <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	2201      	movs	r2, #1
 800e9c0:	701a      	strb	r2, [r3, #0]
 800e9c2:	e002      	b.n	800e9ca <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	2200      	movs	r2, #0
 800e9c8:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800e9ca:	7bfb      	ldrb	r3, [r7, #15]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d113      	bne.n	800e9f8 <processPublishFlags+0x8c>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800e9d0:	79fb      	ldrb	r3, [r7, #7]
 800e9d2:	f003 0301 	and.w	r3, r3, #1
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	bf14      	ite	ne
 800e9da:	2301      	movne	r3, #1
 800e9dc:	2300      	moveq	r3, #0
 800e9de:	b2da      	uxtb	r2, r3
 800e9e0:	683b      	ldr	r3, [r7, #0]
 800e9e2:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800e9e4:	79fb      	ldrb	r3, [r7, #7]
 800e9e6:	f003 0308 	and.w	r3, r3, #8
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	bf14      	ite	ne
 800e9ee:	2301      	movne	r3, #1
 800e9f0:	2300      	moveq	r3, #0
 800e9f2:	b2da      	uxtb	r2, r3
 800e9f4:	683b      	ldr	r3, [r7, #0]
 800e9f6:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 800e9f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	3710      	adds	r7, #16
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	bd80      	pop	{r7, pc}
 800ea02:	bf00      	nop
 800ea04:	08017608 	.word	0x08017608
 800ea08:	08017ed0 	.word	0x08017ed0
 800ea0c:	080175d4 	.word	0x080175d4

0800ea10 <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 800ea10:	b5b0      	push	{r4, r5, r7, lr}
 800ea12:	b088      	sub	sp, #32
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	4603      	mov	r3, r0
 800ea18:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 800ea1a:	4b0c      	ldr	r3, [pc, #48]	@ (800ea4c <logConnackResponse+0x3c>)
 800ea1c:	f107 0408 	add.w	r4, r7, #8
 800ea20:	461d      	mov	r5, r3
 800ea22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ea24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ea26:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ea2a:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 800ea2e:	79fb      	ldrb	r3, [r7, #7]
 800ea30:	2b05      	cmp	r3, #5
 800ea32:	d906      	bls.n	800ea42 <logConnackResponse+0x32>
 800ea34:	4b06      	ldr	r3, [pc, #24]	@ (800ea50 <logConnackResponse+0x40>)
 800ea36:	4a07      	ldr	r2, [pc, #28]	@ (800ea54 <logConnackResponse+0x44>)
 800ea38:	f44f 6185 	mov.w	r1, #1064	@ 0x428
 800ea3c:	4806      	ldr	r0, [pc, #24]	@ (800ea58 <logConnackResponse+0x48>)
 800ea3e:	f005 fc6b 	bl	8014318 <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 800ea42:	bf00      	nop
 800ea44:	3720      	adds	r7, #32
 800ea46:	46bd      	mov	sp, r7
 800ea48:	bdb0      	pop	{r4, r5, r7, pc}
 800ea4a:	bf00      	nop
 800ea4c:	0801785c 	.word	0x0801785c
 800ea50:	08017754 	.word	0x08017754
 800ea54:	08017ee4 	.word	0x08017ee4
 800ea58:	080175d4 	.word	0x080175d4

0800ea5c <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 800ea5c:	b580      	push	{r7, lr}
 800ea5e:	b084      	sub	sp, #16
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	6078      	str	r0, [r7, #4]
 800ea64:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ea66:	2300      	movs	r3, #0
 800ea68:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d106      	bne.n	800ea82 <deserializeConnack+0x26>
 800ea74:	4b29      	ldr	r3, [pc, #164]	@ (800eb1c <deserializeConnack+0xc0>)
 800ea76:	4a2a      	ldr	r2, [pc, #168]	@ (800eb20 <deserializeConnack+0xc4>)
 800ea78:	f240 413e 	movw	r1, #1086	@ 0x43e
 800ea7c:	4829      	ldr	r0, [pc, #164]	@ (800eb24 <deserializeConnack+0xc8>)
 800ea7e:	f005 fc4b 	bl	8014318 <__assert_func>
    assert( pSessionPresent != NULL );
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d106      	bne.n	800ea96 <deserializeConnack+0x3a>
 800ea88:	4b27      	ldr	r3, [pc, #156]	@ (800eb28 <deserializeConnack+0xcc>)
 800ea8a:	4a25      	ldr	r2, [pc, #148]	@ (800eb20 <deserializeConnack+0xc4>)
 800ea8c:	f240 413f 	movw	r1, #1087	@ 0x43f
 800ea90:	4824      	ldr	r0, [pc, #144]	@ (800eb24 <deserializeConnack+0xc8>)
 800ea92:	f005 fc41 	bl	8014318 <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	685b      	ldr	r3, [r3, #4]
 800ea9a:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	689b      	ldr	r3, [r3, #8]
 800eaa0:	2b02      	cmp	r3, #2
 800eaa2:	d002      	beq.n	800eaaa <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800eaa4:	2305      	movs	r3, #5
 800eaa6:	73fb      	strb	r3, [r7, #15]
 800eaa8:	e01a      	b.n	800eae0 <deserializeConnack+0x84>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 800eaaa:	68bb      	ldr	r3, [r7, #8]
 800eaac:	781b      	ldrb	r3, [r3, #0]
 800eaae:	2b01      	cmp	r3, #1
 800eab0:	d902      	bls.n	800eab8 <deserializeConnack+0x5c>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 800eab2:	2305      	movs	r3, #5
 800eab4:	73fb      	strb	r3, [r7, #15]
 800eab6:	e013      	b.n	800eae0 <deserializeConnack+0x84>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 800eab8:	68bb      	ldr	r3, [r7, #8]
 800eaba:	781b      	ldrb	r3, [r3, #0]
 800eabc:	f003 0301 	and.w	r3, r3, #1
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d00a      	beq.n	800eada <deserializeConnack+0x7e>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	2201      	movs	r2, #1
 800eac8:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800eaca:	68bb      	ldr	r3, [r7, #8]
 800eacc:	3301      	adds	r3, #1
 800eace:	781b      	ldrb	r3, [r3, #0]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d005      	beq.n	800eae0 <deserializeConnack+0x84>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800ead4:	2305      	movs	r3, #5
 800ead6:	73fb      	strb	r3, [r7, #15]
 800ead8:	e002      	b.n	800eae0 <deserializeConnack+0x84>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800eada:	683b      	ldr	r3, [r7, #0]
 800eadc:	2200      	movs	r2, #0
 800eade:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800eae0:	7bfb      	ldrb	r3, [r7, #15]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d114      	bne.n	800eb10 <deserializeConnack+0xb4>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800eae6:	68bb      	ldr	r3, [r7, #8]
 800eae8:	3301      	adds	r3, #1
 800eaea:	781b      	ldrb	r3, [r3, #0]
 800eaec:	2b05      	cmp	r3, #5
 800eaee:	d902      	bls.n	800eaf6 <deserializeConnack+0x9a>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800eaf0:	2305      	movs	r3, #5
 800eaf2:	73fb      	strb	r3, [r7, #15]
 800eaf4:	e00c      	b.n	800eb10 <deserializeConnack+0xb4>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800eaf6:	68bb      	ldr	r3, [r7, #8]
 800eaf8:	3301      	adds	r3, #1
 800eafa:	781b      	ldrb	r3, [r3, #0]
 800eafc:	4618      	mov	r0, r3
 800eafe:	f7ff ff87 	bl	800ea10 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800eb02:	68bb      	ldr	r3, [r7, #8]
 800eb04:	3301      	adds	r3, #1
 800eb06:	781b      	ldrb	r3, [r3, #0]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d001      	beq.n	800eb10 <deserializeConnack+0xb4>
            {
                status = MQTTServerRefused;
 800eb0c:	2306      	movs	r3, #6
 800eb0e:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800eb10:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb12:	4618      	mov	r0, r3
 800eb14:	3710      	adds	r7, #16
 800eb16:	46bd      	mov	sp, r7
 800eb18:	bd80      	pop	{r7, pc}
 800eb1a:	bf00      	nop
 800eb1c:	08017874 	.word	0x08017874
 800eb20:	08017ef8 	.word	0x08017ef8
 800eb24:	080175d4 	.word	0x080175d4
 800eb28:	08017888 	.word	0x08017888

0800eb2c <calculateSubscriptionPacketSize>:
static MQTTStatus_t calculateSubscriptionPacketSize( const MQTTSubscribeInfo_t * pSubscriptionList,
                                                     size_t subscriptionCount,
                                                     size_t * pRemainingLength,
                                                     size_t * pPacketSize,
                                                     MQTTSubscriptionType_t subscriptionType )
{
 800eb2c:	b580      	push	{r7, lr}
 800eb2e:	b088      	sub	sp, #32
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	60f8      	str	r0, [r7, #12]
 800eb34:	60b9      	str	r1, [r7, #8]
 800eb36:	607a      	str	r2, [r7, #4]
 800eb38:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800eb3a:	2300      	movs	r3, #0
 800eb3c:	77fb      	strb	r3, [r7, #31]
    size_t i = 0, packetSize = 0;
 800eb3e:	2300      	movs	r3, #0
 800eb40:	61bb      	str	r3, [r7, #24]
 800eb42:	2300      	movs	r3, #0
 800eb44:	617b      	str	r3, [r7, #20]

    assert( pSubscriptionList != NULL );
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d106      	bne.n	800eb5a <calculateSubscriptionPacketSize+0x2e>
 800eb4c:	4b3d      	ldr	r3, [pc, #244]	@ (800ec44 <calculateSubscriptionPacketSize+0x118>)
 800eb4e:	4a3e      	ldr	r2, [pc, #248]	@ (800ec48 <calculateSubscriptionPacketSize+0x11c>)
 800eb50:	f240 4194 	movw	r1, #1172	@ 0x494
 800eb54:	483d      	ldr	r0, [pc, #244]	@ (800ec4c <calculateSubscriptionPacketSize+0x120>)
 800eb56:	f005 fbdf 	bl	8014318 <__assert_func>
    assert( subscriptionCount != 0U );
 800eb5a:	68bb      	ldr	r3, [r7, #8]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d106      	bne.n	800eb6e <calculateSubscriptionPacketSize+0x42>
 800eb60:	4b3b      	ldr	r3, [pc, #236]	@ (800ec50 <calculateSubscriptionPacketSize+0x124>)
 800eb62:	4a39      	ldr	r2, [pc, #228]	@ (800ec48 <calculateSubscriptionPacketSize+0x11c>)
 800eb64:	f240 4195 	movw	r1, #1173	@ 0x495
 800eb68:	4838      	ldr	r0, [pc, #224]	@ (800ec4c <calculateSubscriptionPacketSize+0x120>)
 800eb6a:	f005 fbd5 	bl	8014318 <__assert_func>
    assert( pRemainingLength != NULL );
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d106      	bne.n	800eb82 <calculateSubscriptionPacketSize+0x56>
 800eb74:	4b37      	ldr	r3, [pc, #220]	@ (800ec54 <calculateSubscriptionPacketSize+0x128>)
 800eb76:	4a34      	ldr	r2, [pc, #208]	@ (800ec48 <calculateSubscriptionPacketSize+0x11c>)
 800eb78:	f240 4196 	movw	r1, #1174	@ 0x496
 800eb7c:	4833      	ldr	r0, [pc, #204]	@ (800ec4c <calculateSubscriptionPacketSize+0x120>)
 800eb7e:	f005 fbcb 	bl	8014318 <__assert_func>
    assert( pPacketSize != NULL );
 800eb82:	683b      	ldr	r3, [r7, #0]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d106      	bne.n	800eb96 <calculateSubscriptionPacketSize+0x6a>
 800eb88:	4b33      	ldr	r3, [pc, #204]	@ (800ec58 <calculateSubscriptionPacketSize+0x12c>)
 800eb8a:	4a2f      	ldr	r2, [pc, #188]	@ (800ec48 <calculateSubscriptionPacketSize+0x11c>)
 800eb8c:	f240 4197 	movw	r1, #1175	@ 0x497
 800eb90:	482e      	ldr	r0, [pc, #184]	@ (800ec4c <calculateSubscriptionPacketSize+0x120>)
 800eb92:	f005 fbc1 	bl	8014318 <__assert_func>

    /* The variable header of a subscription packet consists of a 2-byte packet
     * identifier. */
    packetSize += sizeof( uint16_t );
 800eb96:	697b      	ldr	r3, [r7, #20]
 800eb98:	3302      	adds	r3, #2
 800eb9a:	617b      	str	r3, [r7, #20]

    /* Sum the lengths of all subscription topic filters; add 1 byte for each
     * subscription's QoS if type is MQTT_SUBSCRIBE. */
    for( i = 0; i < subscriptionCount; i++ )
 800eb9c:	2300      	movs	r3, #0
 800eb9e:	61bb      	str	r3, [r7, #24]
 800eba0:	e02f      	b.n	800ec02 <calculateSubscriptionPacketSize+0xd6>
    {
        /* Add the length of the topic filter. MQTT strings are prepended
         * with 2 byte string length field. Hence 2 bytes are added to size. */
        packetSize += pSubscriptionList[ i ].topicFilterLength + sizeof( uint16_t );
 800eba2:	69ba      	ldr	r2, [r7, #24]
 800eba4:	4613      	mov	r3, r2
 800eba6:	005b      	lsls	r3, r3, #1
 800eba8:	4413      	add	r3, r2
 800ebaa:	009b      	lsls	r3, r3, #2
 800ebac:	461a      	mov	r2, r3
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	4413      	add	r3, r2
 800ebb2:	891b      	ldrh	r3, [r3, #8]
 800ebb4:	461a      	mov	r2, r3
 800ebb6:	697b      	ldr	r3, [r7, #20]
 800ebb8:	4413      	add	r3, r2
 800ebba:	3302      	adds	r3, #2
 800ebbc:	617b      	str	r3, [r7, #20]

        /* Only SUBSCRIBE packets include the QoS. */
        if( subscriptionType == MQTT_SUBSCRIBE )
 800ebbe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d102      	bne.n	800ebcc <calculateSubscriptionPacketSize+0xa0>
        {
            packetSize += 1U;
 800ebc6:	697b      	ldr	r3, [r7, #20]
 800ebc8:	3301      	adds	r3, #1
 800ebca:	617b      	str	r3, [r7, #20]
        }

        /* Validate each topic filter. */
        if( ( pSubscriptionList[ i ].topicFilterLength == 0U ) ||
 800ebcc:	69ba      	ldr	r2, [r7, #24]
 800ebce:	4613      	mov	r3, r2
 800ebd0:	005b      	lsls	r3, r3, #1
 800ebd2:	4413      	add	r3, r2
 800ebd4:	009b      	lsls	r3, r3, #2
 800ebd6:	461a      	mov	r2, r3
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	4413      	add	r3, r2
 800ebdc:	891b      	ldrh	r3, [r3, #8]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d00a      	beq.n	800ebf8 <calculateSubscriptionPacketSize+0xcc>
            ( pSubscriptionList[ i ].pTopicFilter == NULL ) )
 800ebe2:	69ba      	ldr	r2, [r7, #24]
 800ebe4:	4613      	mov	r3, r2
 800ebe6:	005b      	lsls	r3, r3, #1
 800ebe8:	4413      	add	r3, r2
 800ebea:	009b      	lsls	r3, r3, #2
 800ebec:	461a      	mov	r2, r3
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	4413      	add	r3, r2
 800ebf2:	685b      	ldr	r3, [r3, #4]
        if( ( pSubscriptionList[ i ].topicFilterLength == 0U ) ||
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d101      	bne.n	800ebfc <calculateSubscriptionPacketSize+0xd0>
        {
            status = MQTTBadParameter;
 800ebf8:	2301      	movs	r3, #1
 800ebfa:	77fb      	strb	r3, [r7, #31]
    for( i = 0; i < subscriptionCount; i++ )
 800ebfc:	69bb      	ldr	r3, [r7, #24]
 800ebfe:	3301      	adds	r3, #1
 800ec00:	61bb      	str	r3, [r7, #24]
 800ec02:	69ba      	ldr	r2, [r7, #24]
 800ec04:	68bb      	ldr	r3, [r7, #8]
 800ec06:	429a      	cmp	r2, r3
 800ec08:	d3cb      	bcc.n	800eba2 <calculateSubscriptionPacketSize+0x76>
    }

    /* At this point, the "Remaining length" has been calculated. Return error
     * if the "Remaining length" exceeds what is allowed by MQTT 3.1.1. Otherwise,
     * set the output parameter.*/
    if( packetSize > MQTT_MAX_REMAINING_LENGTH )
 800ec0a:	697b      	ldr	r3, [r7, #20]
 800ec0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ec10:	d301      	bcc.n	800ec16 <calculateSubscriptionPacketSize+0xea>
    {
        LogError( ( "Subscription packet length of %lu exceeds"
                    "the MQTT 3.1.1 maximum packet length of %lu.",
                    ( unsigned long ) packetSize,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = MQTTBadParameter;
 800ec12:	2301      	movs	r3, #1
 800ec14:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800ec16:	7ffb      	ldrb	r3, [r7, #31]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d10d      	bne.n	800ec38 <calculateSubscriptionPacketSize+0x10c>
    {
        *pRemainingLength = packetSize;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	697a      	ldr	r2, [r7, #20]
 800ec20:	601a      	str	r2, [r3, #0]

        /* Calculate the full size of the subscription packet by adding
         * number of bytes required to encode the "Remaining length" field
         * plus 1 byte for the "Packet type" field. */
        packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800ec22:	6978      	ldr	r0, [r7, #20]
 800ec24:	f7ff fc27 	bl	800e476 <remainingLengthEncodedSize>
 800ec28:	4603      	mov	r3, r0
 800ec2a:	3301      	adds	r3, #1
 800ec2c:	697a      	ldr	r2, [r7, #20]
 800ec2e:	4413      	add	r3, r2
 800ec30:	617b      	str	r3, [r7, #20]

        /*Set the pPacketSize output parameter. */
        *pPacketSize = packetSize;
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	697a      	ldr	r2, [r7, #20]
 800ec36:	601a      	str	r2, [r3, #0]

    LogDebug( ( "Subscription packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );

    return status;
 800ec38:	7ffb      	ldrb	r3, [r7, #31]
}
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	3720      	adds	r7, #32
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}
 800ec42:	bf00      	nop
 800ec44:	080178a0 	.word	0x080178a0
 800ec48:	08017f0c 	.word	0x08017f0c
 800ec4c:	080175d4 	.word	0x080175d4
 800ec50:	080178bc 	.word	0x080178bc
 800ec54:	08017620 	.word	0x08017620
 800ec58:	0801763c 	.word	0x0801763c

0800ec5c <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b086      	sub	sp, #24
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
 800ec64:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ec66:	2300      	movs	r3, #0
 800ec68:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800ec6e:	2300      	movs	r3, #0
 800ec70:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800ec72:	683b      	ldr	r3, [r7, #0]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d106      	bne.n	800ec86 <readSubackStatus+0x2a>
 800ec78:	4b17      	ldr	r3, [pc, #92]	@ (800ecd8 <readSubackStatus+0x7c>)
 800ec7a:	4a18      	ldr	r2, [pc, #96]	@ (800ecdc <readSubackStatus+0x80>)
 800ec7c:	f44f 619c 	mov.w	r1, #1248	@ 0x4e0
 800ec80:	4817      	ldr	r0, [pc, #92]	@ (800ece0 <readSubackStatus+0x84>)
 800ec82:	f005 fb49 	bl	8014318 <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800ec86:	2300      	movs	r3, #0
 800ec88:	613b      	str	r3, [r7, #16]
 800ec8a:	e019      	b.n	800ecc0 <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800ec8c:	683a      	ldr	r2, [r7, #0]
 800ec8e:	693b      	ldr	r3, [r7, #16]
 800ec90:	4413      	add	r3, r2
 800ec92:	781b      	ldrb	r3, [r3, #0]
 800ec94:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800ec96:	7bfb      	ldrb	r3, [r7, #15]
 800ec98:	2b02      	cmp	r3, #2
 800ec9a:	dc02      	bgt.n	800eca2 <readSubackStatus+0x46>
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	da08      	bge.n	800ecb2 <readSubackStatus+0x56>
 800eca0:	e004      	b.n	800ecac <readSubackStatus+0x50>
 800eca2:	2b80      	cmp	r3, #128	@ 0x80
 800eca4:	d102      	bne.n	800ecac <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800eca6:	2306      	movs	r3, #6
 800eca8:	75fb      	strb	r3, [r7, #23]

                break;
 800ecaa:	e003      	b.n	800ecb4 <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800ecac:	2305      	movs	r3, #5
 800ecae:	75fb      	strb	r3, [r7, #23]

                break;
 800ecb0:	e000      	b.n	800ecb4 <readSubackStatus+0x58>
                break;
 800ecb2:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800ecb4:	7dfb      	ldrb	r3, [r7, #23]
 800ecb6:	2b05      	cmp	r3, #5
 800ecb8:	d007      	beq.n	800ecca <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800ecba:	693b      	ldr	r3, [r7, #16]
 800ecbc:	3301      	adds	r3, #1
 800ecbe:	613b      	str	r3, [r7, #16]
 800ecc0:	693a      	ldr	r2, [r7, #16]
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	429a      	cmp	r2, r3
 800ecc6:	d3e1      	bcc.n	800ec8c <readSubackStatus+0x30>
 800ecc8:	e000      	b.n	800eccc <readSubackStatus+0x70>
        {
            break;
 800ecca:	bf00      	nop
        }
    }

    return status;
 800eccc:	7dfb      	ldrb	r3, [r7, #23]
}
 800ecce:	4618      	mov	r0, r3
 800ecd0:	3718      	adds	r7, #24
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bd80      	pop	{r7, pc}
 800ecd6:	bf00      	nop
 800ecd8:	080178d4 	.word	0x080178d4
 800ecdc:	08017f2c 	.word	0x08017f2c
 800ece0:	080175d4 	.word	0x080175d4

0800ece4 <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b086      	sub	sp, #24
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
 800ecec:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ecee:	2300      	movs	r3, #0
 800ecf0:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d106      	bne.n	800ed0a <deserializeSuback+0x26>
 800ecfc:	4b20      	ldr	r3, [pc, #128]	@ (800ed80 <deserializeSuback+0x9c>)
 800ecfe:	4a21      	ldr	r2, [pc, #132]	@ (800ed84 <deserializeSuback+0xa0>)
 800ed00:	f240 5119 	movw	r1, #1305	@ 0x519
 800ed04:	4820      	ldr	r0, [pc, #128]	@ (800ed88 <deserializeSuback+0xa4>)
 800ed06:	f005 fb07 	bl	8014318 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d106      	bne.n	800ed1e <deserializeSuback+0x3a>
 800ed10:	4b1e      	ldr	r3, [pc, #120]	@ (800ed8c <deserializeSuback+0xa8>)
 800ed12:	4a1c      	ldr	r2, [pc, #112]	@ (800ed84 <deserializeSuback+0xa0>)
 800ed14:	f240 511a 	movw	r1, #1306	@ 0x51a
 800ed18:	481b      	ldr	r0, [pc, #108]	@ (800ed88 <deserializeSuback+0xa4>)
 800ed1a:	f005 fafd 	bl	8014318 <__assert_func>

    remainingLength = pSuback->remainingLength;
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	689b      	ldr	r3, [r3, #8]
 800ed22:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	685b      	ldr	r3, [r3, #4]
 800ed28:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	2b02      	cmp	r3, #2
 800ed2e:	d802      	bhi.n	800ed36 <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800ed30:	2305      	movs	r3, #5
 800ed32:	75fb      	strb	r3, [r7, #23]
 800ed34:	e01e      	b.n	800ed74 <deserializeSuback+0x90>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800ed36:	693b      	ldr	r3, [r7, #16]
 800ed38:	781b      	ldrb	r3, [r3, #0]
 800ed3a:	b21b      	sxth	r3, r3
 800ed3c:	021b      	lsls	r3, r3, #8
 800ed3e:	b21a      	sxth	r2, r3
 800ed40:	693b      	ldr	r3, [r7, #16]
 800ed42:	3301      	adds	r3, #1
 800ed44:	781b      	ldrb	r3, [r3, #0]
 800ed46:	b21b      	sxth	r3, r3
 800ed48:	4313      	orrs	r3, r2
 800ed4a:	b21b      	sxth	r3, r3
 800ed4c:	b29a      	uxth	r2, r3
 800ed4e:	683b      	ldr	r3, [r7, #0]
 800ed50:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800ed52:	683b      	ldr	r3, [r7, #0]
 800ed54:	881b      	ldrh	r3, [r3, #0]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d102      	bne.n	800ed60 <deserializeSuback+0x7c>
        {
            status = MQTTBadResponse;
 800ed5a:	2305      	movs	r3, #5
 800ed5c:	75fb      	strb	r3, [r7, #23]
 800ed5e:	e009      	b.n	800ed74 <deserializeSuback+0x90>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	1e9a      	subs	r2, r3, #2
 800ed64:	693b      	ldr	r3, [r7, #16]
 800ed66:	3302      	adds	r3, #2
 800ed68:	4619      	mov	r1, r3
 800ed6a:	4610      	mov	r0, r2
 800ed6c:	f7ff ff76 	bl	800ec5c <readSubackStatus>
 800ed70:	4603      	mov	r3, r0
 800ed72:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800ed74:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed76:	4618      	mov	r0, r3
 800ed78:	3718      	adds	r7, #24
 800ed7a:	46bd      	mov	sp, r7
 800ed7c:	bd80      	pop	{r7, pc}
 800ed7e:	bf00      	nop
 800ed80:	080178ec 	.word	0x080178ec
 800ed84:	08017f40 	.word	0x08017f40
 800ed88:	080175d4 	.word	0x080175d4
 800ed8c:	080178fc 	.word	0x080178fc

0800ed90 <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 800ed90:	b580      	push	{r7, lr}
 800ed92:	b088      	sub	sp, #32
 800ed94:	af00      	add	r7, sp, #0
 800ed96:	60f8      	str	r0, [r7, #12]
 800ed98:	60b9      	str	r1, [r7, #8]
 800ed9a:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800ed9c:	2300      	movs	r3, #0
 800ed9e:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 800eda0:	2300      	movs	r3, #0
 800eda2:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d106      	bne.n	800edb8 <deserializePublish+0x28>
 800edaa:	4b54      	ldr	r3, [pc, #336]	@ (800eefc <deserializePublish+0x16c>)
 800edac:	4a54      	ldr	r2, [pc, #336]	@ (800ef00 <deserializePublish+0x170>)
 800edae:	f240 517e 	movw	r1, #1406	@ 0x57e
 800edb2:	4854      	ldr	r0, [pc, #336]	@ (800ef04 <deserializePublish+0x174>)
 800edb4:	f005 fab0 	bl	8014318 <__assert_func>
    assert( pPacketId != NULL );
 800edb8:	68bb      	ldr	r3, [r7, #8]
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d106      	bne.n	800edcc <deserializePublish+0x3c>
 800edbe:	4b52      	ldr	r3, [pc, #328]	@ (800ef08 <deserializePublish+0x178>)
 800edc0:	4a4f      	ldr	r2, [pc, #316]	@ (800ef00 <deserializePublish+0x170>)
 800edc2:	f240 517f 	movw	r1, #1407	@ 0x57f
 800edc6:	484f      	ldr	r0, [pc, #316]	@ (800ef04 <deserializePublish+0x174>)
 800edc8:	f005 faa6 	bl	8014318 <__assert_func>
    assert( pPublishInfo != NULL );
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d106      	bne.n	800ede0 <deserializePublish+0x50>
 800edd2:	4b4e      	ldr	r3, [pc, #312]	@ (800ef0c <deserializePublish+0x17c>)
 800edd4:	4a4a      	ldr	r2, [pc, #296]	@ (800ef00 <deserializePublish+0x170>)
 800edd6:	f44f 61b0 	mov.w	r1, #1408	@ 0x580
 800edda:	484a      	ldr	r0, [pc, #296]	@ (800ef04 <deserializePublish+0x174>)
 800eddc:	f005 fa9c 	bl	8014318 <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	685b      	ldr	r3, [r3, #4]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d106      	bne.n	800edf6 <deserializePublish+0x66>
 800ede8:	4b49      	ldr	r3, [pc, #292]	@ (800ef10 <deserializePublish+0x180>)
 800edea:	4a45      	ldr	r2, [pc, #276]	@ (800ef00 <deserializePublish+0x170>)
 800edec:	f240 5181 	movw	r1, #1409	@ 0x581
 800edf0:	4844      	ldr	r0, [pc, #272]	@ (800ef04 <deserializePublish+0x174>)
 800edf2:	f005 fa91 	bl	8014318 <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	685b      	ldr	r3, [r3, #4]
 800edfa:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	781b      	ldrb	r3, [r3, #0]
 800ee00:	f003 030f 	and.w	r3, r3, #15
 800ee04:	b2db      	uxtb	r3, r3
 800ee06:	6879      	ldr	r1, [r7, #4]
 800ee08:	4618      	mov	r0, r3
 800ee0a:	f7ff fdaf 	bl	800e96c <processPublishFlags>
 800ee0e:	4603      	mov	r3, r0
 800ee10:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800ee12:	7ffb      	ldrb	r3, [r7, #31]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d109      	bne.n	800ee2c <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	6898      	ldr	r0, [r3, #8]
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	781b      	ldrb	r3, [r3, #0]
 800ee20:	2203      	movs	r2, #3
 800ee22:	4619      	mov	r1, r3
 800ee24:	f7ff fd81 	bl	800e92a <checkPublishRemainingLength>
 800ee28:	4603      	mov	r3, r0
 800ee2a:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 800ee2c:	7ffb      	ldrb	r3, [r7, #31]
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d119      	bne.n	800ee66 <deserializePublish+0xd6>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800ee32:	697b      	ldr	r3, [r7, #20]
 800ee34:	781b      	ldrb	r3, [r3, #0]
 800ee36:	b21b      	sxth	r3, r3
 800ee38:	021b      	lsls	r3, r3, #8
 800ee3a:	b21a      	sxth	r2, r3
 800ee3c:	697b      	ldr	r3, [r7, #20]
 800ee3e:	3301      	adds	r3, #1
 800ee40:	781b      	ldrb	r3, [r3, #0]
 800ee42:	b21b      	sxth	r3, r3
 800ee44:	4313      	orrs	r3, r2
 800ee46:	b21b      	sxth	r3, r3
 800ee48:	b29a      	uxth	r2, r3
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	6898      	ldr	r0, [r3, #8]
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800ee5a:	3302      	adds	r3, #2
 800ee5c:	461a      	mov	r2, r3
 800ee5e:	f7ff fd64 	bl	800e92a <checkPublishRemainingLength>
 800ee62:	4603      	mov	r3, r0
 800ee64:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800ee66:	7ffb      	ldrb	r3, [r7, #31]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d124      	bne.n	800eeb6 <deserializePublish+0x126>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( &pVariableHeader[ sizeof( uint16_t ) ] );
 800ee6c:	697b      	ldr	r3, [r7, #20]
 800ee6e:	1c9a      	adds	r2, r3, #2
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        /* coverity[tainted_scalar] */
        pPacketIdentifierHigh = ( const uint8_t * ) ( &pPublishInfo->pTopicName[ pPublishInfo->topicNameLength ] );
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	685b      	ldr	r3, [r3, #4]
 800ee78:	687a      	ldr	r2, [r7, #4]
 800ee7a:	8912      	ldrh	r2, [r2, #8]
 800ee7c:	4413      	add	r3, r2
 800ee7e:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	781b      	ldrb	r3, [r3, #0]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d016      	beq.n	800eeb6 <deserializePublish+0x126>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 800ee88:	69bb      	ldr	r3, [r7, #24]
 800ee8a:	781b      	ldrb	r3, [r3, #0]
 800ee8c:	b21b      	sxth	r3, r3
 800ee8e:	021b      	lsls	r3, r3, #8
 800ee90:	b21a      	sxth	r2, r3
 800ee92:	69bb      	ldr	r3, [r7, #24]
 800ee94:	3301      	adds	r3, #1
 800ee96:	781b      	ldrb	r3, [r3, #0]
 800ee98:	b21b      	sxth	r3, r3
 800ee9a:	4313      	orrs	r3, r2
 800ee9c:	b21b      	sxth	r3, r3
 800ee9e:	b29a      	uxth	r2, r3
 800eea0:	68bb      	ldr	r3, [r7, #8]
 800eea2:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh = &pPacketIdentifierHigh[ sizeof( uint16_t ) ];
 800eea4:	69bb      	ldr	r3, [r7, #24]
 800eea6:	3302      	adds	r3, #2
 800eea8:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 800eeaa:	68bb      	ldr	r3, [r7, #8]
 800eeac:	881b      	ldrh	r3, [r3, #0]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d101      	bne.n	800eeb6 <deserializePublish+0x126>
            {
                LogError( ( "Packet identifier cannot be 0." ) );
                status = MQTTBadResponse;
 800eeb2:	2305      	movs	r3, #5
 800eeb4:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 800eeb6:	7ffb      	ldrb	r3, [r7, #31]
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d119      	bne.n	800eef0 <deserializePublish+0x160>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	689b      	ldr	r3, [r3, #8]
 800eec0:	687a      	ldr	r2, [r7, #4]
 800eec2:	8912      	ldrh	r2, [r2, #8]
 800eec4:	1a9b      	subs	r3, r3, r2
 800eec6:	1e9a      	subs	r2, r3, #2
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	781b      	ldrb	r3, [r3, #0]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d004      	beq.n	800eede <deserializePublish+0x14e>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	691b      	ldr	r3, [r3, #16]
 800eed8:	1e9a      	subs	r2, r3, #2
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	691b      	ldr	r3, [r3, #16]
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d001      	beq.n	800eeea <deserializePublish+0x15a>
 800eee6:	69bb      	ldr	r3, [r7, #24]
 800eee8:	e000      	b.n	800eeec <deserializePublish+0x15c>
 800eeea:	2300      	movs	r3, #0
 800eeec:	687a      	ldr	r2, [r7, #4]
 800eeee:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 800eef0:	7ffb      	ldrb	r3, [r7, #31]
}
 800eef2:	4618      	mov	r0, r3
 800eef4:	3720      	adds	r7, #32
 800eef6:	46bd      	mov	sp, r7
 800eef8:	bd80      	pop	{r7, pc}
 800eefa:	bf00      	nop
 800eefc:	08017918 	.word	0x08017918
 800ef00:	08017f54 	.word	0x08017f54
 800ef04:	080175d4 	.word	0x080175d4
 800ef08:	08017930 	.word	0x08017930
 800ef0c:	08017608 	.word	0x08017608
 800ef10:	08017944 	.word	0x08017944

0800ef14 <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b084      	sub	sp, #16
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
 800ef1c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ef1e:	2300      	movs	r3, #0
 800ef20:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d106      	bne.n	800ef36 <deserializeSimpleAck+0x22>
 800ef28:	4b19      	ldr	r3, [pc, #100]	@ (800ef90 <deserializeSimpleAck+0x7c>)
 800ef2a:	4a1a      	ldr	r2, [pc, #104]	@ (800ef94 <deserializeSimpleAck+0x80>)
 800ef2c:	f240 51db 	movw	r1, #1499	@ 0x5db
 800ef30:	4819      	ldr	r0, [pc, #100]	@ (800ef98 <deserializeSimpleAck+0x84>)
 800ef32:	f005 f9f1 	bl	8014318 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800ef36:	683b      	ldr	r3, [r7, #0]
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d106      	bne.n	800ef4a <deserializeSimpleAck+0x36>
 800ef3c:	4b17      	ldr	r3, [pc, #92]	@ (800ef9c <deserializeSimpleAck+0x88>)
 800ef3e:	4a15      	ldr	r2, [pc, #84]	@ (800ef94 <deserializeSimpleAck+0x80>)
 800ef40:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800ef44:	4814      	ldr	r0, [pc, #80]	@ (800ef98 <deserializeSimpleAck+0x84>)
 800ef46:	f005 f9e7 	bl	8014318 <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	689b      	ldr	r3, [r3, #8]
 800ef4e:	2b02      	cmp	r3, #2
 800ef50:	d002      	beq.n	800ef58 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800ef52:	2305      	movs	r3, #5
 800ef54:	73fb      	strb	r3, [r7, #15]
 800ef56:	e015      	b.n	800ef84 <deserializeSimpleAck+0x70>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	685b      	ldr	r3, [r3, #4]
 800ef5c:	781b      	ldrb	r3, [r3, #0]
 800ef5e:	b21b      	sxth	r3, r3
 800ef60:	021b      	lsls	r3, r3, #8
 800ef62:	b21a      	sxth	r2, r3
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	685b      	ldr	r3, [r3, #4]
 800ef68:	3301      	adds	r3, #1
 800ef6a:	781b      	ldrb	r3, [r3, #0]
 800ef6c:	b21b      	sxth	r3, r3
 800ef6e:	4313      	orrs	r3, r2
 800ef70:	b21b      	sxth	r3, r3
 800ef72:	b29a      	uxth	r2, r3
 800ef74:	683b      	ldr	r3, [r7, #0]
 800ef76:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800ef78:	683b      	ldr	r3, [r7, #0]
 800ef7a:	881b      	ldrh	r3, [r3, #0]
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d101      	bne.n	800ef84 <deserializeSimpleAck+0x70>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800ef80:	2305      	movs	r3, #5
 800ef82:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800ef84:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef86:	4618      	mov	r0, r3
 800ef88:	3710      	adds	r7, #16
 800ef8a:	46bd      	mov	sp, r7
 800ef8c:	bd80      	pop	{r7, pc}
 800ef8e:	bf00      	nop
 800ef90:	0801796c 	.word	0x0801796c
 800ef94:	08017f68 	.word	0x08017f68
 800ef98:	080175d4 	.word	0x080175d4
 800ef9c:	080178fc 	.word	0x080178fc

0800efa0 <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b084      	sub	sp, #16
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800efa8:	2300      	movs	r3, #0
 800efaa:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d106      	bne.n	800efc0 <deserializePingresp+0x20>
 800efb2:	4b09      	ldr	r3, [pc, #36]	@ (800efd8 <deserializePingresp+0x38>)
 800efb4:	4a09      	ldr	r2, [pc, #36]	@ (800efdc <deserializePingresp+0x3c>)
 800efb6:	f240 51ff 	movw	r1, #1535	@ 0x5ff
 800efba:	4809      	ldr	r0, [pc, #36]	@ (800efe0 <deserializePingresp+0x40>)
 800efbc:	f005 f9ac 	bl	8014318 <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	689b      	ldr	r3, [r3, #8]
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d001      	beq.n	800efcc <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800efc8:	2305      	movs	r3, #5
 800efca:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800efcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800efce:	4618      	mov	r0, r3
 800efd0:	3710      	adds	r7, #16
 800efd2:	46bd      	mov	sp, r7
 800efd4:	bd80      	pop	{r7, pc}
 800efd6:	bf00      	nop
 800efd8:	0801797c 	.word	0x0801797c
 800efdc:	08017f80 	.word	0x08017f80
 800efe0:	080175d4 	.word	0x080175d4

0800efe4 <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b086      	sub	sp, #24
 800efe8:	af00      	add	r7, sp, #0
 800efea:	60f8      	str	r0, [r7, #12]
 800efec:	60b9      	str	r1, [r7, #8]
 800efee:	607a      	str	r2, [r7, #4]
 800eff0:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800eff6:	2300      	movs	r3, #0
 800eff8:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800effa:	693b      	ldr	r3, [r7, #16]
 800effc:	2210      	movs	r2, #16
 800effe:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800f000:	693b      	ldr	r3, [r7, #16]
 800f002:	3301      	adds	r3, #1
 800f004:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800f006:	6839      	ldr	r1, [r7, #0]
 800f008:	6938      	ldr	r0, [r7, #16]
 800f00a:	f7ff fa55 	bl	800e4b8 <encodeRemainingLength>
 800f00e:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800f010:	2204      	movs	r2, #4
 800f012:	492f      	ldr	r1, [pc, #188]	@ (800f0d0 <MQTT_SerializeConnectFixedHeader+0xec>)
 800f014:	6938      	ldr	r0, [r7, #16]
 800f016:	f7ff fa87 	bl	800e528 <encodeString>
 800f01a:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800f01c:	693b      	ldr	r3, [r7, #16]
 800f01e:	2204      	movs	r2, #4
 800f020:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800f022:	693b      	ldr	r3, [r7, #16]
 800f024:	3301      	adds	r3, #1
 800f026:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800f028:	68bb      	ldr	r3, [r7, #8]
 800f02a:	781b      	ldrb	r3, [r3, #0]
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d003      	beq.n	800f038 <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800f030:	7dfb      	ldrb	r3, [r7, #23]
 800f032:	f043 0302 	orr.w	r3, r3, #2
 800f036:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800f038:	68bb      	ldr	r3, [r7, #8]
 800f03a:	68db      	ldr	r3, [r3, #12]
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d003      	beq.n	800f048 <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800f040:	7dfb      	ldrb	r3, [r7, #23]
 800f042:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800f046:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800f048:	68bb      	ldr	r3, [r7, #8]
 800f04a:	695b      	ldr	r3, [r3, #20]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d003      	beq.n	800f058 <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800f050:	7dfb      	ldrb	r3, [r7, #23]
 800f052:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f056:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d01c      	beq.n	800f098 <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800f05e:	7dfb      	ldrb	r3, [r7, #23]
 800f060:	f043 0304 	orr.w	r3, r3, #4
 800f064:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	781b      	ldrb	r3, [r3, #0]
 800f06a:	2b01      	cmp	r3, #1
 800f06c:	d104      	bne.n	800f078 <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800f06e:	7dfb      	ldrb	r3, [r7, #23]
 800f070:	f043 0308 	orr.w	r3, r3, #8
 800f074:	75fb      	strb	r3, [r7, #23]
 800f076:	e007      	b.n	800f088 <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	781b      	ldrb	r3, [r3, #0]
 800f07c:	2b02      	cmp	r3, #2
 800f07e:	d103      	bne.n	800f088 <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800f080:	7dfb      	ldrb	r3, [r7, #23]
 800f082:	f043 0310 	orr.w	r3, r3, #16
 800f086:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	785b      	ldrb	r3, [r3, #1]
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d003      	beq.n	800f098 <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800f090:	7dfb      	ldrb	r3, [r7, #23]
 800f092:	f043 0320 	orr.w	r3, r3, #32
 800f096:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800f098:	693b      	ldr	r3, [r7, #16]
 800f09a:	7dfa      	ldrb	r2, [r7, #23]
 800f09c:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800f09e:	693b      	ldr	r3, [r7, #16]
 800f0a0:	3301      	adds	r3, #1
 800f0a2:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800f0a4:	68bb      	ldr	r3, [r7, #8]
 800f0a6:	885b      	ldrh	r3, [r3, #2]
 800f0a8:	0a1b      	lsrs	r3, r3, #8
 800f0aa:	b29b      	uxth	r3, r3
 800f0ac:	b2da      	uxtb	r2, r3
 800f0ae:	693b      	ldr	r3, [r7, #16]
 800f0b0:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800f0b2:	68bb      	ldr	r3, [r7, #8]
 800f0b4:	885a      	ldrh	r2, [r3, #2]
 800f0b6:	693b      	ldr	r3, [r7, #16]
 800f0b8:	3301      	adds	r3, #1
 800f0ba:	b2d2      	uxtb	r2, r2
 800f0bc:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800f0be:	693b      	ldr	r3, [r7, #16]
 800f0c0:	3302      	adds	r3, #2
 800f0c2:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800f0c4:	693b      	ldr	r3, [r7, #16]
}
 800f0c6:	4618      	mov	r0, r3
 800f0c8:	3718      	adds	r7, #24
 800f0ca:	46bd      	mov	sp, r7
 800f0cc:	bd80      	pop	{r7, pc}
 800f0ce:	bf00      	nop
 800f0d0:	08017990 	.word	0x08017990

0800f0d4 <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	b088      	sub	sp, #32
 800f0d8:	af00      	add	r7, sp, #0
 800f0da:	60f8      	str	r0, [r7, #12]
 800f0dc:	60b9      	str	r1, [r7, #8]
 800f0de:	607a      	str	r2, [r7, #4]
 800f0e0:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800f0e6:	230a      	movs	r3, #10
 800f0e8:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d005      	beq.n	800f0fc <MQTT_GetConnectPacketSize+0x28>
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d002      	beq.n	800f0fc <MQTT_GetConnectPacketSize+0x28>
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d102      	bne.n	800f102 <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800f0fc:	2301      	movs	r3, #1
 800f0fe:	77fb      	strb	r3, [r7, #31]
 800f100:	e06f      	b.n	800f1e2 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) ^ ( ( pConnectInfo->pClientIdentifier == NULL ) || ( *( pConnectInfo->pClientIdentifier ) == '\0' ) ) )
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	891b      	ldrh	r3, [r3, #8]
 800f106:	2b00      	cmp	r3, #0
 800f108:	bf0c      	ite	eq
 800f10a:	2301      	moveq	r3, #1
 800f10c:	2300      	movne	r3, #0
 800f10e:	b2da      	uxtb	r2, r3
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	685b      	ldr	r3, [r3, #4]
 800f114:	2b00      	cmp	r3, #0
 800f116:	d004      	beq.n	800f122 <MQTT_GetConnectPacketSize+0x4e>
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	685b      	ldr	r3, [r3, #4]
 800f11c:	781b      	ldrb	r3, [r3, #0]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d101      	bne.n	800f126 <MQTT_GetConnectPacketSize+0x52>
 800f122:	2301      	movs	r3, #1
 800f124:	e000      	b.n	800f128 <MQTT_GetConnectPacketSize+0x54>
 800f126:	2300      	movs	r3, #0
 800f128:	f003 0301 	and.w	r3, r3, #1
 800f12c:	b2db      	uxtb	r3, r3
 800f12e:	4053      	eors	r3, r2
 800f130:	b2db      	uxtb	r3, r3
 800f132:	2b00      	cmp	r3, #0
 800f134:	d002      	beq.n	800f13c <MQTT_GetConnectPacketSize+0x68>
    {
        LogError( ( "Client ID length and value mismatch." ) );
        status = MQTTBadParameter;
 800f136:	2301      	movs	r3, #1
 800f138:	77fb      	strb	r3, [r7, #31]
 800f13a:	e052      	b.n	800f1e2 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) && ( pConnectInfo->cleanSession == false ) )
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	891b      	ldrh	r3, [r3, #8]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d109      	bne.n	800f158 <MQTT_GetConnectPacketSize+0x84>
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	781b      	ldrb	r3, [r3, #0]
 800f148:	f083 0301 	eor.w	r3, r3, #1
 800f14c:	b2db      	uxtb	r3, r3
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d002      	beq.n	800f158 <MQTT_GetConnectPacketSize+0x84>
    {
        LogError( ( "Zero-length client identifier requires cleanSession=true per MQTT 3.1.1." ) );
        status = MQTTBadParameter;
 800f152:	2301      	movs	r3, #1
 800f154:	77fb      	strb	r3, [r7, #31]
 800f156:	e044      	b.n	800f1e2 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800f158:	68bb      	ldr	r3, [r7, #8]
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d007      	beq.n	800f16e <MQTT_GetConnectPacketSize+0x9a>
 800f15e:	68bb      	ldr	r3, [r7, #8]
 800f160:	691b      	ldr	r3, [r3, #16]
 800f162:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f166:	d302      	bcc.n	800f16e <MQTT_GetConnectPacketSize+0x9a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800f168:	2301      	movs	r3, #1
 800f16a:	77fb      	strb	r3, [r7, #31]
 800f16c:	e039      	b.n	800f1e2 <MQTT_GetConnectPacketSize+0x10e>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	891b      	ldrh	r3, [r3, #8]
 800f172:	461a      	mov	r2, r3
 800f174:	69bb      	ldr	r3, [r7, #24]
 800f176:	4413      	add	r3, r2
 800f178:	3302      	adds	r3, #2
 800f17a:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800f17c:	68bb      	ldr	r3, [r7, #8]
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d009      	beq.n	800f196 <MQTT_GetConnectPacketSize+0xc2>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800f182:	68bb      	ldr	r3, [r7, #8]
 800f184:	891b      	ldrh	r3, [r3, #8]
 800f186:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800f188:	68bb      	ldr	r3, [r7, #8]
 800f18a:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800f18c:	441a      	add	r2, r3
 800f18e:	69bb      	ldr	r3, [r7, #24]
 800f190:	4413      	add	r3, r2
 800f192:	3304      	adds	r3, #4
 800f194:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	68db      	ldr	r3, [r3, #12]
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d006      	beq.n	800f1ac <MQTT_GetConnectPacketSize+0xd8>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	8a1b      	ldrh	r3, [r3, #16]
 800f1a2:	461a      	mov	r2, r3
 800f1a4:	69bb      	ldr	r3, [r7, #24]
 800f1a6:	4413      	add	r3, r2
 800f1a8:	3302      	adds	r3, #2
 800f1aa:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	695b      	ldr	r3, [r3, #20]
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d006      	beq.n	800f1c2 <MQTT_GetConnectPacketSize+0xee>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	8b1b      	ldrh	r3, [r3, #24]
 800f1b8:	461a      	mov	r2, r3
 800f1ba:	69bb      	ldr	r3, [r7, #24]
 800f1bc:	4413      	add	r3, r2
 800f1be:	3302      	adds	r3, #2
 800f1c0:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800f1c2:	69bb      	ldr	r3, [r7, #24]
 800f1c4:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800f1c6:	69b8      	ldr	r0, [r7, #24]
 800f1c8:	f7ff f955 	bl	800e476 <remainingLengthEncodedSize>
 800f1cc:	4603      	mov	r3, r0
 800f1ce:	3301      	adds	r3, #1
 800f1d0:	69ba      	ldr	r2, [r7, #24]
 800f1d2:	4413      	add	r3, r2
 800f1d4:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	697a      	ldr	r2, [r7, #20]
 800f1da:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	69ba      	ldr	r2, [r7, #24]
 800f1e0:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800f1e2:	7ffb      	ldrb	r3, [r7, #31]
}
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	3720      	adds	r7, #32
 800f1e8:	46bd      	mov	sp, r7
 800f1ea:	bd80      	pop	{r7, pc}

0800f1ec <MQTT_GetSubscribePacketSize>:

MQTTStatus_t MQTT_GetSubscribePacketSize( const MQTTSubscribeInfo_t * pSubscriptionList,
                                          size_t subscriptionCount,
                                          size_t * pRemainingLength,
                                          size_t * pPacketSize )
{
 800f1ec:	b580      	push	{r7, lr}
 800f1ee:	b088      	sub	sp, #32
 800f1f0:	af02      	add	r7, sp, #8
 800f1f2:	60f8      	str	r0, [r7, #12]
 800f1f4:	60b9      	str	r1, [r7, #8]
 800f1f6:	607a      	str	r2, [r7, #4]
 800f1f8:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	75fb      	strb	r3, [r7, #23]

    /* Validate parameters. */
    if( ( pSubscriptionList == NULL ) || ( pRemainingLength == NULL ) ||
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d005      	beq.n	800f210 <MQTT_GetSubscribePacketSize+0x24>
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d002      	beq.n	800f210 <MQTT_GetSubscribePacketSize+0x24>
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d102      	bne.n	800f216 <MQTT_GetSubscribePacketSize+0x2a>
        LogError( ( "Argument cannot be NULL: pSubscriptionList=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pSubscriptionList,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800f210:	2301      	movs	r3, #1
 800f212:	75fb      	strb	r3, [r7, #23]
 800f214:	e00f      	b.n	800f236 <MQTT_GetSubscribePacketSize+0x4a>
    }
    else if( subscriptionCount == 0U )
 800f216:	68bb      	ldr	r3, [r7, #8]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d102      	bne.n	800f222 <MQTT_GetSubscribePacketSize+0x36>
    {
        LogError( ( "subscriptionCount is 0." ) );
        status = MQTTBadParameter;
 800f21c:	2301      	movs	r3, #1
 800f21e:	75fb      	strb	r3, [r7, #23]
 800f220:	e009      	b.n	800f236 <MQTT_GetSubscribePacketSize+0x4a>
    }
    else
    {
        /* Calculate the MQTT SUBSCRIBE packet size. */
        status = calculateSubscriptionPacketSize( pSubscriptionList,
 800f222:	2300      	movs	r3, #0
 800f224:	9300      	str	r3, [sp, #0]
 800f226:	683b      	ldr	r3, [r7, #0]
 800f228:	687a      	ldr	r2, [r7, #4]
 800f22a:	68b9      	ldr	r1, [r7, #8]
 800f22c:	68f8      	ldr	r0, [r7, #12]
 800f22e:	f7ff fc7d 	bl	800eb2c <calculateSubscriptionPacketSize>
 800f232:	4603      	mov	r3, r0
 800f234:	75fb      	strb	r3, [r7, #23]
                                                  pRemainingLength,
                                                  pPacketSize,
                                                  MQTT_SUBSCRIBE );
    }

    return status;
 800f236:	7dfb      	ldrb	r3, [r7, #23]
}
 800f238:	4618      	mov	r0, r3
 800f23a:	3718      	adds	r7, #24
 800f23c:	46bd      	mov	sp, r7
 800f23e:	bd80      	pop	{r7, pc}

0800f240 <MQTT_SerializeSubscribeHeader>:
/*-----------------------------------------------------------*/

uint8_t * MQTT_SerializeSubscribeHeader( size_t remainingLength,
                                         uint8_t * pIndex,
                                         uint16_t packetId )
{
 800f240:	b580      	push	{r7, lr}
 800f242:	b086      	sub	sp, #24
 800f244:	af00      	add	r7, sp, #0
 800f246:	60f8      	str	r0, [r7, #12]
 800f248:	60b9      	str	r1, [r7, #8]
 800f24a:	4613      	mov	r3, r2
 800f24c:	80fb      	strh	r3, [r7, #6]
    uint8_t * pIterator = pIndex;
 800f24e:	68bb      	ldr	r3, [r7, #8]
 800f250:	617b      	str	r3, [r7, #20]

    /* The first byte in SUBSCRIBE is the packet type. */
    *pIterator = MQTT_PACKET_TYPE_SUBSCRIBE;
 800f252:	697b      	ldr	r3, [r7, #20]
 800f254:	2282      	movs	r2, #130	@ 0x82
 800f256:	701a      	strb	r2, [r3, #0]
    pIterator++;
 800f258:	697b      	ldr	r3, [r7, #20]
 800f25a:	3301      	adds	r3, #1
 800f25c:	617b      	str	r3, [r7, #20]

    /* Encode the "Remaining length" starting from the second byte. */
    pIterator = encodeRemainingLength( pIterator, remainingLength );
 800f25e:	68f9      	ldr	r1, [r7, #12]
 800f260:	6978      	ldr	r0, [r7, #20]
 800f262:	f7ff f929 	bl	800e4b8 <encodeRemainingLength>
 800f266:	6178      	str	r0, [r7, #20]

    /* Place the packet identifier into the SUBSCRIBE packet. */
    pIterator[ 0 ] = UINT16_HIGH_BYTE( packetId );
 800f268:	88fb      	ldrh	r3, [r7, #6]
 800f26a:	0a1b      	lsrs	r3, r3, #8
 800f26c:	b29b      	uxth	r3, r3
 800f26e:	b2da      	uxtb	r2, r3
 800f270:	697b      	ldr	r3, [r7, #20]
 800f272:	701a      	strb	r2, [r3, #0]
    pIterator[ 1 ] = UINT16_LOW_BYTE( packetId );
 800f274:	697b      	ldr	r3, [r7, #20]
 800f276:	3301      	adds	r3, #1
 800f278:	88fa      	ldrh	r2, [r7, #6]
 800f27a:	b2d2      	uxtb	r2, r2
 800f27c:	701a      	strb	r2, [r3, #0]
    /* Advance the pointer. */
    pIterator = &pIterator[ 2 ];
 800f27e:	697b      	ldr	r3, [r7, #20]
 800f280:	3302      	adds	r3, #2
 800f282:	617b      	str	r3, [r7, #20]

    return pIterator;
 800f284:	697b      	ldr	r3, [r7, #20]
}
 800f286:	4618      	mov	r0, r3
 800f288:	3718      	adds	r7, #24
 800f28a:	46bd      	mov	sp, r7
 800f28c:	bd80      	pop	{r7, pc}

0800f28e <MQTT_GetPublishPacketSize>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800f28e:	b580      	push	{r7, lr}
 800f290:	b086      	sub	sp, #24
 800f292:	af00      	add	r7, sp, #0
 800f294:	60f8      	str	r0, [r7, #12]
 800f296:	60b9      	str	r1, [r7, #8]
 800f298:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800f29a:	2300      	movs	r3, #0
 800f29c:	75fb      	strb	r3, [r7, #23]

    if( ( pPublishInfo == NULL ) || ( pRemainingLength == NULL ) || ( pPacketSize == NULL ) )
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d005      	beq.n	800f2b0 <MQTT_GetPublishPacketSize+0x22>
 800f2a4:	68bb      	ldr	r3, [r7, #8]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d002      	beq.n	800f2b0 <MQTT_GetPublishPacketSize+0x22>
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d102      	bne.n	800f2b6 <MQTT_GetPublishPacketSize+0x28>
        LogError( ( "Argument cannot be NULL: pPublishInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pPublishInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800f2b0:	2301      	movs	r3, #1
 800f2b2:	75fb      	strb	r3, [r7, #23]
 800f2b4:	e017      	b.n	800f2e6 <MQTT_GetPublishPacketSize+0x58>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	685b      	ldr	r3, [r3, #4]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d003      	beq.n	800f2c6 <MQTT_GetPublishPacketSize+0x38>
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	891b      	ldrh	r3, [r3, #8]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d102      	bne.n	800f2cc <MQTT_GetPublishPacketSize+0x3e>
    {
        LogError( ( "Invalid topic name for PUBLISH: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 800f2c6:	2301      	movs	r3, #1
 800f2c8:	75fb      	strb	r3, [r7, #23]
 800f2ca:	e00c      	b.n	800f2e6 <MQTT_GetPublishPacketSize+0x58>
    }
    else
    {
        /* Calculate the "Remaining length" field and total packet size. If it exceeds
         * what is allowed in the MQTT standard, return an error. */
        if( calculatePublishPacketSize( pPublishInfo, pRemainingLength, pPacketSize ) == false )
 800f2cc:	687a      	ldr	r2, [r7, #4]
 800f2ce:	68b9      	ldr	r1, [r7, #8]
 800f2d0:	68f8      	ldr	r0, [r7, #12]
 800f2d2:	f7ff f967 	bl	800e5a4 <calculatePublishPacketSize>
 800f2d6:	4603      	mov	r3, r0
 800f2d8:	f083 0301 	eor.w	r3, r3, #1
 800f2dc:	b2db      	uxtb	r3, r3
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d001      	beq.n	800f2e6 <MQTT_GetPublishPacketSize+0x58>
        {
            LogError( ( "PUBLISH packet remaining length exceeds %lu, which is the "
                        "maximum size allowed by MQTT 3.1.1.",
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = MQTTBadParameter;
 800f2e2:	2301      	movs	r3, #1
 800f2e4:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800f2e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	3718      	adds	r7, #24
 800f2ec:	46bd      	mov	sp, r7
 800f2ee:	bd80      	pop	{r7, pc}

0800f2f0 <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800f2f0:	b480      	push	{r7}
 800f2f2:	b085      	sub	sp, #20
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]
 800f2f8:	460b      	mov	r3, r1
 800f2fa:	70fb      	strb	r3, [r7, #3]
 800f2fc:	4613      	mov	r3, r2
 800f2fe:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800f300:	2300      	movs	r3, #0
 800f302:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	2b00      	cmp	r3, #0
 800f308:	d102      	bne.n	800f310 <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800f30a:	2301      	movs	r3, #1
 800f30c:	73fb      	strb	r3, [r7, #15]
 800f30e:	e03b      	b.n	800f388 <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	2b00      	cmp	r3, #0
 800f316:	d102      	bne.n	800f31e <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800f318:	2301      	movs	r3, #1
 800f31a:	73fb      	strb	r3, [r7, #15]
 800f31c:	e034      	b.n	800f388 <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	685b      	ldr	r3, [r3, #4]
 800f322:	2b03      	cmp	r3, #3
 800f324:	d802      	bhi.n	800f32c <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800f326:	2302      	movs	r3, #2
 800f328:	73fb      	strb	r3, [r7, #15]
 800f32a:	e02d      	b.n	800f388 <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800f32c:	883b      	ldrh	r3, [r7, #0]
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d102      	bne.n	800f338 <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800f332:	2301      	movs	r3, #1
 800f334:	73fb      	strb	r3, [r7, #15]
 800f336:	e027      	b.n	800f388 <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800f338:	78fb      	ldrb	r3, [r7, #3]
 800f33a:	2b70      	cmp	r3, #112	@ 0x70
 800f33c:	d009      	beq.n	800f352 <MQTT_SerializeAck+0x62>
 800f33e:	2b70      	cmp	r3, #112	@ 0x70
 800f340:	dc1f      	bgt.n	800f382 <MQTT_SerializeAck+0x92>
 800f342:	2b62      	cmp	r3, #98	@ 0x62
 800f344:	d005      	beq.n	800f352 <MQTT_SerializeAck+0x62>
 800f346:	2b62      	cmp	r3, #98	@ 0x62
 800f348:	dc1b      	bgt.n	800f382 <MQTT_SerializeAck+0x92>
 800f34a:	2b40      	cmp	r3, #64	@ 0x40
 800f34c:	d001      	beq.n	800f352 <MQTT_SerializeAck+0x62>
 800f34e:	2b50      	cmp	r3, #80	@ 0x50
 800f350:	d117      	bne.n	800f382 <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	78fa      	ldrb	r2, [r7, #3]
 800f358:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	3301      	adds	r3, #1
 800f360:	2202      	movs	r2, #2
 800f362:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800f364:	883b      	ldrh	r3, [r7, #0]
 800f366:	0a1b      	lsrs	r3, r3, #8
 800f368:	b29a      	uxth	r2, r3
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	3302      	adds	r3, #2
 800f370:	b2d2      	uxtb	r2, r2
 800f372:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	3303      	adds	r3, #3
 800f37a:	883a      	ldrh	r2, [r7, #0]
 800f37c:	b2d2      	uxtb	r2, r2
 800f37e:	701a      	strb	r2, [r3, #0]
                break;
 800f380:	e002      	b.n	800f388 <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800f382:	2301      	movs	r3, #1
 800f384:	73fb      	strb	r3, [r7, #15]
                break;
 800f386:	bf00      	nop
        }
    }

    return status;
 800f388:	7bfb      	ldrb	r3, [r7, #15]
}
 800f38a:	4618      	mov	r0, r3
 800f38c:	3714      	adds	r7, #20
 800f38e:	46bd      	mov	sp, r7
 800f390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f394:	4770      	bx	lr

0800f396 <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 800f396:	b480      	push	{r7}
 800f398:	b085      	sub	sp, #20
 800f39a:	af00      	add	r7, sp, #0
 800f39c:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800f39e:	2300      	movs	r3, #0
 800f3a0:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d102      	bne.n	800f3ae <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 800f3a8:	2301      	movs	r3, #1
 800f3aa:	73fb      	strb	r3, [r7, #15]
 800f3ac:	e002      	b.n	800f3b4 <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	2202      	movs	r2, #2
 800f3b2:	601a      	str	r2, [r3, #0]
    }

    return status;
 800f3b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	3714      	adds	r7, #20
 800f3ba:	46bd      	mov	sp, r7
 800f3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c0:	4770      	bx	lr

0800f3c2 <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800f3c2:	b480      	push	{r7}
 800f3c4:	b085      	sub	sp, #20
 800f3c6:	af00      	add	r7, sp, #0
 800f3c8:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800f3ca:	2300      	movs	r3, #0
 800f3cc:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d102      	bne.n	800f3da <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	73fb      	strb	r3, [r7, #15]
 800f3d8:	e005      	b.n	800f3e6 <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d101      	bne.n	800f3e6 <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800f3e2:	2301      	movs	r3, #1
 800f3e4:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 800f3e6:	7bfb      	ldrb	r3, [r7, #15]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d105      	bne.n	800f3f8 <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	685b      	ldr	r3, [r3, #4]
 800f3f0:	2b01      	cmp	r3, #1
 800f3f2:	d801      	bhi.n	800f3f8 <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 800f3f4:	2302      	movs	r3, #2
 800f3f6:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 800f3f8:	7bfb      	ldrb	r3, [r7, #15]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d108      	bne.n	800f410 <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	22c0      	movs	r2, #192	@ 0xc0
 800f404:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	3301      	adds	r3, #1
 800f40c:	2200      	movs	r2, #0
 800f40e:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800f410:	7bfb      	ldrb	r3, [r7, #15]
}
 800f412:	4618      	mov	r0, r3
 800f414:	3714      	adds	r7, #20
 800f416:	46bd      	mov	sp, r7
 800f418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41c:	4770      	bx	lr

0800f41e <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800f41e:	b580      	push	{r7, lr}
 800f420:	b086      	sub	sp, #24
 800f422:	af00      	add	r7, sp, #0
 800f424:	60f8      	str	r0, [r7, #12]
 800f426:	60b9      	str	r1, [r7, #8]
 800f428:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800f42a:	2300      	movs	r3, #0
 800f42c:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	2b00      	cmp	r3, #0
 800f432:	d005      	beq.n	800f440 <MQTT_DeserializePublish+0x22>
 800f434:	68bb      	ldr	r3, [r7, #8]
 800f436:	2b00      	cmp	r3, #0
 800f438:	d002      	beq.n	800f440 <MQTT_DeserializePublish+0x22>
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d102      	bne.n	800f446 <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800f440:	2301      	movs	r3, #1
 800f442:	75fb      	strb	r3, [r7, #23]
 800f444:	e016      	b.n	800f474 <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	781b      	ldrb	r3, [r3, #0]
 800f44a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f44e:	2b30      	cmp	r3, #48	@ 0x30
 800f450:	d002      	beq.n	800f458 <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800f452:	2301      	movs	r3, #1
 800f454:	75fb      	strb	r3, [r7, #23]
 800f456:	e00d      	b.n	800f474 <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	685b      	ldr	r3, [r3, #4]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d102      	bne.n	800f466 <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 800f460:	2301      	movs	r3, #1
 800f462:	75fb      	strb	r3, [r7, #23]
 800f464:	e006      	b.n	800f474 <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 800f466:	687a      	ldr	r2, [r7, #4]
 800f468:	68b9      	ldr	r1, [r7, #8]
 800f46a:	68f8      	ldr	r0, [r7, #12]
 800f46c:	f7ff fc90 	bl	800ed90 <deserializePublish>
 800f470:	4603      	mov	r3, r0
 800f472:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800f474:	7dfb      	ldrb	r3, [r7, #23]
}
 800f476:	4618      	mov	r0, r3
 800f478:	3718      	adds	r7, #24
 800f47a:	46bd      	mov	sp, r7
 800f47c:	bd80      	pop	{r7, pc}

0800f47e <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800f47e:	b580      	push	{r7, lr}
 800f480:	b086      	sub	sp, #24
 800f482:	af00      	add	r7, sp, #0
 800f484:	60f8      	str	r0, [r7, #12]
 800f486:	60b9      	str	r1, [r7, #8]
 800f488:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800f48a:	2300      	movs	r3, #0
 800f48c:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d102      	bne.n	800f49a <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800f494:	2301      	movs	r3, #1
 800f496:	75fb      	strb	r3, [r7, #23]
 800f498:	e05f      	b.n	800f55a <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800f49a:	68bb      	ldr	r3, [r7, #8]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d10a      	bne.n	800f4b6 <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800f4a4:	2b20      	cmp	r3, #32
 800f4a6:	d006      	beq.n	800f4b6 <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800f4ac:	2bd0      	cmp	r3, #208	@ 0xd0
 800f4ae:	d002      	beq.n	800f4b6 <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800f4b0:	2301      	movs	r3, #1
 800f4b2:	75fb      	strb	r3, [r7, #23]
 800f4b4:	e051      	b.n	800f55a <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d106      	bne.n	800f4ca <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800f4c0:	2b20      	cmp	r3, #32
 800f4c2:	d102      	bne.n	800f4ca <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800f4c4:	2301      	movs	r3, #1
 800f4c6:	75fb      	strb	r3, [r7, #23]
 800f4c8:	e047      	b.n	800f55a <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	685b      	ldr	r3, [r3, #4]
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d106      	bne.n	800f4e0 <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800f4d6:	2bd0      	cmp	r3, #208	@ 0xd0
 800f4d8:	d002      	beq.n	800f4e0 <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800f4da:	2301      	movs	r3, #1
 800f4dc:	75fb      	strb	r3, [r7, #23]
 800f4de:	e03c      	b.n	800f55a <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	781b      	ldrb	r3, [r3, #0]
 800f4e4:	2bd0      	cmp	r3, #208	@ 0xd0
 800f4e6:	d028      	beq.n	800f53a <MQTT_DeserializeAck+0xbc>
 800f4e8:	2bd0      	cmp	r3, #208	@ 0xd0
 800f4ea:	dc33      	bgt.n	800f554 <MQTT_DeserializeAck+0xd6>
 800f4ec:	2bb0      	cmp	r3, #176	@ 0xb0
 800f4ee:	d02a      	beq.n	800f546 <MQTT_DeserializeAck+0xc8>
 800f4f0:	2bb0      	cmp	r3, #176	@ 0xb0
 800f4f2:	dc2f      	bgt.n	800f554 <MQTT_DeserializeAck+0xd6>
 800f4f4:	2b90      	cmp	r3, #144	@ 0x90
 800f4f6:	d019      	beq.n	800f52c <MQTT_DeserializeAck+0xae>
 800f4f8:	2b90      	cmp	r3, #144	@ 0x90
 800f4fa:	dc2b      	bgt.n	800f554 <MQTT_DeserializeAck+0xd6>
 800f4fc:	2b70      	cmp	r3, #112	@ 0x70
 800f4fe:	d022      	beq.n	800f546 <MQTT_DeserializeAck+0xc8>
 800f500:	2b70      	cmp	r3, #112	@ 0x70
 800f502:	dc27      	bgt.n	800f554 <MQTT_DeserializeAck+0xd6>
 800f504:	2b62      	cmp	r3, #98	@ 0x62
 800f506:	d01e      	beq.n	800f546 <MQTT_DeserializeAck+0xc8>
 800f508:	2b62      	cmp	r3, #98	@ 0x62
 800f50a:	dc23      	bgt.n	800f554 <MQTT_DeserializeAck+0xd6>
 800f50c:	2b50      	cmp	r3, #80	@ 0x50
 800f50e:	d01a      	beq.n	800f546 <MQTT_DeserializeAck+0xc8>
 800f510:	2b50      	cmp	r3, #80	@ 0x50
 800f512:	dc1f      	bgt.n	800f554 <MQTT_DeserializeAck+0xd6>
 800f514:	2b20      	cmp	r3, #32
 800f516:	d002      	beq.n	800f51e <MQTT_DeserializeAck+0xa0>
 800f518:	2b40      	cmp	r3, #64	@ 0x40
 800f51a:	d014      	beq.n	800f546 <MQTT_DeserializeAck+0xc8>
 800f51c:	e01a      	b.n	800f554 <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800f51e:	6879      	ldr	r1, [r7, #4]
 800f520:	68f8      	ldr	r0, [r7, #12]
 800f522:	f7ff fa9b 	bl	800ea5c <deserializeConnack>
 800f526:	4603      	mov	r3, r0
 800f528:	75fb      	strb	r3, [r7, #23]
                break;
 800f52a:	e016      	b.n	800f55a <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800f52c:	68b9      	ldr	r1, [r7, #8]
 800f52e:	68f8      	ldr	r0, [r7, #12]
 800f530:	f7ff fbd8 	bl	800ece4 <deserializeSuback>
 800f534:	4603      	mov	r3, r0
 800f536:	75fb      	strb	r3, [r7, #23]
                break;
 800f538:	e00f      	b.n	800f55a <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800f53a:	68f8      	ldr	r0, [r7, #12]
 800f53c:	f7ff fd30 	bl	800efa0 <deserializePingresp>
 800f540:	4603      	mov	r3, r0
 800f542:	75fb      	strb	r3, [r7, #23]
                break;
 800f544:	e009      	b.n	800f55a <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800f546:	68b9      	ldr	r1, [r7, #8]
 800f548:	68f8      	ldr	r0, [r7, #12]
 800f54a:	f7ff fce3 	bl	800ef14 <deserializeSimpleAck>
 800f54e:	4603      	mov	r3, r0
 800f550:	75fb      	strb	r3, [r7, #23]
                break;
 800f552:	e002      	b.n	800f55a <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800f554:	2305      	movs	r3, #5
 800f556:	75fb      	strb	r3, [r7, #23]
                break;
 800f558:	bf00      	nop
        }
    }

    return status;
 800f55a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f55c:	4618      	mov	r0, r3
 800f55e:	3718      	adds	r7, #24
 800f560:	46bd      	mov	sp, r7
 800f562:	bd80      	pop	{r7, pc}

0800f564 <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800f564:	b580      	push	{r7, lr}
 800f566:	b086      	sub	sp, #24
 800f568:	af00      	add	r7, sp, #0
 800f56a:	60f8      	str	r0, [r7, #12]
 800f56c:	60b9      	str	r1, [r7, #8]
 800f56e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800f570:	2300      	movs	r3, #0
 800f572:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800f574:	2300      	movs	r3, #0
 800f576:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d102      	bne.n	800f584 <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800f57e:	2301      	movs	r3, #1
 800f580:	75fb      	strb	r3, [r7, #23]
 800f582:	e005      	b.n	800f590 <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800f584:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	2201      	movs	r2, #1
 800f58a:	68b8      	ldr	r0, [r7, #8]
 800f58c:	4798      	blx	r3
 800f58e:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800f590:	693b      	ldr	r3, [r7, #16]
 800f592:	2b01      	cmp	r3, #1
 800f594:	d119      	bne.n	800f5ca <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	781b      	ldrb	r3, [r3, #0]
 800f59a:	4618      	mov	r0, r3
 800f59c:	f7ff f986 	bl	800e8ac <incomingPacketValid>
 800f5a0:	4603      	mov	r3, r0
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d00e      	beq.n	800f5c4 <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800f5a6:	68b9      	ldr	r1, [r7, #8]
 800f5a8:	68f8      	ldr	r0, [r7, #12]
 800f5aa:	f7ff f8cc 	bl	800e746 <getRemainingLength>
 800f5ae:	4602      	mov	r2, r0
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	689b      	ldr	r3, [r3, #8]
 800f5b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f5bc:	d113      	bne.n	800f5e6 <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800f5be:	2305      	movs	r3, #5
 800f5c0:	75fb      	strb	r3, [r7, #23]
 800f5c2:	e010      	b.n	800f5e6 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800f5c4:	2305      	movs	r3, #5
 800f5c6:	75fb      	strb	r3, [r7, #23]
 800f5c8:	e00d      	b.n	800f5e6 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800f5ca:	7dfb      	ldrb	r3, [r7, #23]
 800f5cc:	2b01      	cmp	r3, #1
 800f5ce:	d005      	beq.n	800f5dc <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800f5d0:	693b      	ldr	r3, [r7, #16]
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d102      	bne.n	800f5dc <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800f5d6:	2307      	movs	r3, #7
 800f5d8:	75fb      	strb	r3, [r7, #23]
 800f5da:	e004      	b.n	800f5e6 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800f5dc:	7dfb      	ldrb	r3, [r7, #23]
 800f5de:	2b01      	cmp	r3, #1
 800f5e0:	d001      	beq.n	800f5e6 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800f5e2:	2304      	movs	r3, #4
 800f5e4:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800f5e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	3718      	adds	r7, #24
 800f5ec:	46bd      	mov	sp, r7
 800f5ee:	bd80      	pop	{r7, pc}

0800f5f0 <MQTT_UpdateDuplicatePublishFlag>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_UpdateDuplicatePublishFlag( uint8_t * pHeader,
                                              bool set )
{
 800f5f0:	b480      	push	{r7}
 800f5f2:	b085      	sub	sp, #20
 800f5f4:	af00      	add	r7, sp, #0
 800f5f6:	6078      	str	r0, [r7, #4]
 800f5f8:	460b      	mov	r3, r1
 800f5fa:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800f5fc:	2300      	movs	r3, #0
 800f5fe:	73fb      	strb	r3, [r7, #15]

    if( pHeader == NULL )
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	2b00      	cmp	r3, #0
 800f604:	d102      	bne.n	800f60c <MQTT_UpdateDuplicatePublishFlag+0x1c>
    {
        LogError( ( "Header cannot be NULL" ) );
        status = MQTTBadParameter;
 800f606:	2301      	movs	r3, #1
 800f608:	73fb      	strb	r3, [r7, #15]
 800f60a:	e01a      	b.n	800f642 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( ( ( *pHeader ) & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	781b      	ldrb	r3, [r3, #0]
 800f610:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f614:	2b30      	cmp	r3, #48	@ 0x30
 800f616:	d002      	beq.n	800f61e <MQTT_UpdateDuplicatePublishFlag+0x2e>
    {
        LogError( ( "Header is not publish packet header" ) );
        status = MQTTBadParameter;
 800f618:	2301      	movs	r3, #1
 800f61a:	73fb      	strb	r3, [r7, #15]
 800f61c:	e011      	b.n	800f642 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( set == true )
 800f61e:	78fb      	ldrb	r3, [r7, #3]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d007      	beq.n	800f634 <MQTT_UpdateDuplicatePublishFlag+0x44>
    {
        UINT8_SET_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	781b      	ldrb	r3, [r3, #0]
 800f628:	f043 0308 	orr.w	r3, r3, #8
 800f62c:	b2da      	uxtb	r2, r3
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	701a      	strb	r2, [r3, #0]
 800f632:	e006      	b.n	800f642 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else
    {
        UINT8_CLEAR_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	781b      	ldrb	r3, [r3, #0]
 800f638:	f023 0308 	bic.w	r3, r3, #8
 800f63c:	b2da      	uxtb	r2, r3
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800f642:	7bfb      	ldrb	r3, [r7, #15]
}
 800f644:	4618      	mov	r0, r3
 800f646:	3714      	adds	r7, #20
 800f648:	46bd      	mov	sp, r7
 800f64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64e:	4770      	bx	lr

0800f650 <MQTT_ProcessIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessIncomingPacketTypeAndLength( const uint8_t * pBuffer,
                                                      const size_t * pIndex,
                                                      MQTTPacketInfo_t * pIncomingPacket )
{
 800f650:	b580      	push	{r7, lr}
 800f652:	b086      	sub	sp, #24
 800f654:	af00      	add	r7, sp, #0
 800f656:	60f8      	str	r0, [r7, #12]
 800f658:	60b9      	str	r1, [r7, #8]
 800f65a:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800f65c:	2300      	movs	r3, #0
 800f65e:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	2b00      	cmp	r3, #0
 800f664:	d102      	bne.n	800f66c <MQTT_ProcessIncomingPacketTypeAndLength+0x1c>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800f666:	2301      	movs	r3, #1
 800f668:	75fb      	strb	r3, [r7, #23]
 800f66a:	e016      	b.n	800f69a <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pIndex == NULL )
 800f66c:	68bb      	ldr	r3, [r7, #8]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d102      	bne.n	800f678 <MQTT_ProcessIncomingPacketTypeAndLength+0x28>
    {
        LogError( ( "Invalid parameter: pIndex is NULL." ) );
        status = MQTTBadParameter;
 800f672:	2301      	movs	r3, #1
 800f674:	75fb      	strb	r3, [r7, #23]
 800f676:	e010      	b.n	800f69a <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pBuffer == NULL )
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d102      	bne.n	800f684 <MQTT_ProcessIncomingPacketTypeAndLength+0x34>
    {
        LogError( ( "Invalid parameter: pBuffer is NULL." ) );
        status = MQTTBadParameter;
 800f67e:	2301      	movs	r3, #1
 800f680:	75fb      	strb	r3, [r7, #23]
 800f682:	e00a      	b.n	800f69a <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    /* There should be at least one byte in the buffer */
    else if( *pIndex < 1U )
 800f684:	68bb      	ldr	r3, [r7, #8]
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d102      	bne.n	800f692 <MQTT_ProcessIncomingPacketTypeAndLength+0x42>
    {
        /* No data is available. There are 0 bytes received from the network
         * receive function. */
        status = MQTTNoDataAvailable;
 800f68c:	2307      	movs	r3, #7
 800f68e:	75fb      	strb	r3, [r7, #23]
 800f690:	e003      	b.n	800f69a <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else
    {
        /* At least one byte is present which should be deciphered. */
        pIncomingPacket->type = pBuffer[ 0 ];
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	781a      	ldrb	r2, [r3, #0]
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800f69a:	7dfb      	ldrb	r3, [r7, #23]
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d111      	bne.n	800f6c4 <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	781b      	ldrb	r3, [r3, #0]
 800f6a4:	4618      	mov	r0, r3
 800f6a6:	f7ff f901 	bl	800e8ac <incomingPacketValid>
 800f6aa:	4603      	mov	r3, r0
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d007      	beq.n	800f6c0 <MQTT_ProcessIncomingPacketTypeAndLength+0x70>
        {
            status = processRemainingLength( pBuffer,
 800f6b0:	687a      	ldr	r2, [r7, #4]
 800f6b2:	68b9      	ldr	r1, [r7, #8]
 800f6b4:	68f8      	ldr	r0, [r7, #12]
 800f6b6:	f7ff f89a 	bl	800e7ee <processRemainingLength>
 800f6ba:	4603      	mov	r3, r0
 800f6bc:	75fb      	strb	r3, [r7, #23]
 800f6be:	e001      	b.n	800f6c4 <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800f6c0:	2305      	movs	r3, #5
 800f6c2:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800f6c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800f6c6:	4618      	mov	r0, r3
 800f6c8:	3718      	adds	r7, #24
 800f6ca:	46bd      	mov	sp, r7
 800f6cc:	bd80      	pop	{r7, pc}
	...

0800f6d0 <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800f6d0:	b490      	push	{r4, r7}
 800f6d2:	b084      	sub	sp, #16
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	4604      	mov	r4, r0
 800f6d8:	4608      	mov	r0, r1
 800f6da:	4611      	mov	r1, r2
 800f6dc:	461a      	mov	r2, r3
 800f6de:	4623      	mov	r3, r4
 800f6e0:	71fb      	strb	r3, [r7, #7]
 800f6e2:	4603      	mov	r3, r0
 800f6e4:	71bb      	strb	r3, [r7, #6]
 800f6e6:	460b      	mov	r3, r1
 800f6e8:	717b      	strb	r3, [r7, #5]
 800f6ea:	4613      	mov	r3, r2
 800f6ec:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800f6f2:	79fb      	ldrb	r3, [r7, #7]
 800f6f4:	2b07      	cmp	r3, #7
 800f6f6:	d848      	bhi.n	800f78a <validateTransitionPublish+0xba>
 800f6f8:	a201      	add	r2, pc, #4	@ (adr r2, 800f700 <validateTransitionPublish+0x30>)
 800f6fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6fe:	bf00      	nop
 800f700:	0800f721 	.word	0x0800f721
 800f704:	0800f745 	.word	0x0800f745
 800f708:	0800f78b 	.word	0x0800f78b
 800f70c:	0800f78b 	.word	0x0800f78b
 800f710:	0800f78b 	.word	0x0800f78b
 800f714:	0800f78b 	.word	0x0800f78b
 800f718:	0800f76f 	.word	0x0800f76f
 800f71c:	0800f77d 	.word	0x0800f77d
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800f720:	797b      	ldrb	r3, [r7, #5]
 800f722:	2b01      	cmp	r3, #1
 800f724:	d133      	bne.n	800f78e <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800f726:	79bb      	ldrb	r3, [r7, #6]
 800f728:	2b02      	cmp	r3, #2
 800f72a:	d002      	beq.n	800f732 <validateTransitionPublish+0x62>
 800f72c:	79bb      	ldrb	r3, [r7, #6]
 800f72e:	2b03      	cmp	r3, #3
 800f730:	d101      	bne.n	800f736 <validateTransitionPublish+0x66>
 800f732:	2301      	movs	r3, #1
 800f734:	e000      	b.n	800f738 <validateTransitionPublish+0x68>
 800f736:	2300      	movs	r3, #0
 800f738:	73fb      	strb	r3, [r7, #15]
 800f73a:	7bfb      	ldrb	r3, [r7, #15]
 800f73c:	f003 0301 	and.w	r3, r3, #1
 800f740:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800f742:	e024      	b.n	800f78e <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800f744:	793b      	ldrb	r3, [r7, #4]
 800f746:	2b01      	cmp	r3, #1
 800f748:	d002      	beq.n	800f750 <validateTransitionPublish+0x80>
 800f74a:	2b02      	cmp	r3, #2
 800f74c:	d007      	beq.n	800f75e <validateTransitionPublish+0x8e>
                    isValid = newState == MQTTPubRecPending;
                    break;

                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800f74e:	e00d      	b.n	800f76c <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800f750:	79bb      	ldrb	r3, [r7, #6]
 800f752:	2b06      	cmp	r3, #6
 800f754:	bf0c      	ite	eq
 800f756:	2301      	moveq	r3, #1
 800f758:	2300      	movne	r3, #0
 800f75a:	73fb      	strb	r3, [r7, #15]
                    break;
 800f75c:	e006      	b.n	800f76c <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800f75e:	79bb      	ldrb	r3, [r7, #6]
 800f760:	2b07      	cmp	r3, #7
 800f762:	bf0c      	ite	eq
 800f764:	2301      	moveq	r3, #1
 800f766:	2300      	movne	r3, #0
 800f768:	73fb      	strb	r3, [r7, #15]
                    break;
 800f76a:	bf00      	nop
            }

            break;
 800f76c:	e010      	b.n	800f790 <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800f76e:	79bb      	ldrb	r3, [r7, #6]
 800f770:	2b06      	cmp	r3, #6
 800f772:	bf0c      	ite	eq
 800f774:	2301      	moveq	r3, #1
 800f776:	2300      	movne	r3, #0
 800f778:	73fb      	strb	r3, [r7, #15]

            break;
 800f77a:	e009      	b.n	800f790 <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800f77c:	79bb      	ldrb	r3, [r7, #6]
 800f77e:	2b07      	cmp	r3, #7
 800f780:	bf0c      	ite	eq
 800f782:	2301      	moveq	r3, #1
 800f784:	2300      	movne	r3, #0
 800f786:	73fb      	strb	r3, [r7, #15]

            break;
 800f788:	e002      	b.n	800f790 <validateTransitionPublish+0xc0>

        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800f78a:	bf00      	nop
 800f78c:	e000      	b.n	800f790 <validateTransitionPublish+0xc0>
            break;
 800f78e:	bf00      	nop
    }

    return isValid;
 800f790:	7bfb      	ldrb	r3, [r7, #15]
}
 800f792:	4618      	mov	r0, r3
 800f794:	3710      	adds	r7, #16
 800f796:	46bd      	mov	sp, r7
 800f798:	bc90      	pop	{r4, r7}
 800f79a:	4770      	bx	lr

0800f79c <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800f79c:	b480      	push	{r7}
 800f79e:	b085      	sub	sp, #20
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	4603      	mov	r3, r0
 800f7a4:	460a      	mov	r2, r1
 800f7a6:	71fb      	strb	r3, [r7, #7]
 800f7a8:	4613      	mov	r3, r2
 800f7aa:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800f7ac:	2300      	movs	r3, #0
 800f7ae:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800f7b0:	79fb      	ldrb	r3, [r7, #7]
 800f7b2:	3b02      	subs	r3, #2
 800f7b4:	2b07      	cmp	r3, #7
 800f7b6:	d85c      	bhi.n	800f872 <validateTransitionAck+0xd6>
 800f7b8:	a201      	add	r2, pc, #4	@ (adr r2, 800f7c0 <validateTransitionAck+0x24>)
 800f7ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7be:	bf00      	nop
 800f7c0:	0800f7e1 	.word	0x0800f7e1
 800f7c4:	0800f7ef 	.word	0x0800f7ef
 800f7c8:	0800f847 	.word	0x0800f847
 800f7cc:	0800f81b 	.word	0x0800f81b
 800f7d0:	0800f7e1 	.word	0x0800f7e1
 800f7d4:	0800f839 	.word	0x0800f839
 800f7d8:	0800f7fd 	.word	0x0800f7fd
 800f7dc:	0800f855 	.word	0x0800f855
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800f7e0:	79bb      	ldrb	r3, [r7, #6]
 800f7e2:	2b0a      	cmp	r3, #10
 800f7e4:	bf0c      	ite	eq
 800f7e6:	2301      	moveq	r3, #1
 800f7e8:	2300      	movne	r3, #0
 800f7ea:	73fb      	strb	r3, [r7, #15]
            break;
 800f7ec:	e042      	b.n	800f874 <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800f7ee:	79bb      	ldrb	r3, [r7, #6]
 800f7f0:	2b08      	cmp	r3, #8
 800f7f2:	bf0c      	ite	eq
 800f7f4:	2301      	moveq	r3, #1
 800f7f6:	2300      	movne	r3, #0
 800f7f8:	73fb      	strb	r3, [r7, #15]
            break;
 800f7fa:	e03b      	b.n	800f874 <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800f7fc:	79bb      	ldrb	r3, [r7, #6]
 800f7fe:	2b05      	cmp	r3, #5
 800f800:	d002      	beq.n	800f808 <validateTransitionAck+0x6c>
 800f802:	79bb      	ldrb	r3, [r7, #6]
 800f804:	2b08      	cmp	r3, #8
 800f806:	d101      	bne.n	800f80c <validateTransitionAck+0x70>
 800f808:	2301      	movs	r3, #1
 800f80a:	e000      	b.n	800f80e <validateTransitionAck+0x72>
 800f80c:	2300      	movs	r3, #0
 800f80e:	73fb      	strb	r3, [r7, #15]
 800f810:	7bfb      	ldrb	r3, [r7, #15]
 800f812:	f003 0301 	and.w	r3, r3, #1
 800f816:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800f818:	e02c      	b.n	800f874 <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800f81a:	79bb      	ldrb	r3, [r7, #6]
 800f81c:	2b0a      	cmp	r3, #10
 800f81e:	d002      	beq.n	800f826 <validateTransitionAck+0x8a>
 800f820:	79bb      	ldrb	r3, [r7, #6]
 800f822:	2b05      	cmp	r3, #5
 800f824:	d101      	bne.n	800f82a <validateTransitionAck+0x8e>
 800f826:	2301      	movs	r3, #1
 800f828:	e000      	b.n	800f82c <validateTransitionAck+0x90>
 800f82a:	2300      	movs	r3, #0
 800f82c:	73fb      	strb	r3, [r7, #15]
 800f82e:	7bfb      	ldrb	r3, [r7, #15]
 800f830:	f003 0301 	and.w	r3, r3, #1
 800f834:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800f836:	e01d      	b.n	800f874 <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800f838:	79bb      	ldrb	r3, [r7, #6]
 800f83a:	2b04      	cmp	r3, #4
 800f83c:	bf0c      	ite	eq
 800f83e:	2301      	moveq	r3, #1
 800f840:	2300      	movne	r3, #0
 800f842:	73fb      	strb	r3, [r7, #15]
            break;
 800f844:	e016      	b.n	800f874 <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800f846:	79bb      	ldrb	r3, [r7, #6]
 800f848:	2b09      	cmp	r3, #9
 800f84a:	bf0c      	ite	eq
 800f84c:	2301      	moveq	r3, #1
 800f84e:	2300      	movne	r3, #0
 800f850:	73fb      	strb	r3, [r7, #15]
            break;
 800f852:	e00f      	b.n	800f874 <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800f854:	79bb      	ldrb	r3, [r7, #6]
 800f856:	2b0a      	cmp	r3, #10
 800f858:	d002      	beq.n	800f860 <validateTransitionAck+0xc4>
 800f85a:	79bb      	ldrb	r3, [r7, #6]
 800f85c:	2b09      	cmp	r3, #9
 800f85e:	d101      	bne.n	800f864 <validateTransitionAck+0xc8>
 800f860:	2301      	movs	r3, #1
 800f862:	e000      	b.n	800f866 <validateTransitionAck+0xca>
 800f864:	2300      	movs	r3, #0
 800f866:	73fb      	strb	r3, [r7, #15]
 800f868:	7bfb      	ldrb	r3, [r7, #15]
 800f86a:	f003 0301 	and.w	r3, r3, #1
 800f86e:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800f870:	e000      	b.n	800f874 <validateTransitionAck+0xd8>
             *    have been in this state.
             * 3. MQTTStateNull - If an ack was sent/received the record should
             *    exist.
             * 4. Any other state is invalid.
             */
            break;
 800f872:	bf00      	nop
    }

    return isValid;
 800f874:	7bfb      	ldrb	r3, [r7, #15]
}
 800f876:	4618      	mov	r0, r3
 800f878:	3714      	adds	r7, #20
 800f87a:	46bd      	mov	sp, r7
 800f87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f880:	4770      	bx	lr
 800f882:	bf00      	nop

0800f884 <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800f884:	b480      	push	{r7}
 800f886:	b085      	sub	sp, #20
 800f888:	af00      	add	r7, sp, #0
 800f88a:	4603      	mov	r3, r0
 800f88c:	460a      	mov	r2, r1
 800f88e:	71fb      	strb	r3, [r7, #7]
 800f890:	4613      	mov	r3, r2
 800f892:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800f894:	2300      	movs	r3, #0
 800f896:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800f898:	79fb      	ldrb	r3, [r7, #7]
 800f89a:	2b03      	cmp	r3, #3
 800f89c:	d009      	beq.n	800f8b2 <isPublishOutgoing+0x2e>
 800f89e:	2b03      	cmp	r3, #3
 800f8a0:	dc15      	bgt.n	800f8ce <isPublishOutgoing+0x4a>
 800f8a2:	2b01      	cmp	r3, #1
 800f8a4:	dc02      	bgt.n	800f8ac <isPublishOutgoing+0x28>
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	da03      	bge.n	800f8b2 <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800f8aa:	e010      	b.n	800f8ce <isPublishOutgoing+0x4a>
    switch( packetType )
 800f8ac:	2b02      	cmp	r3, #2
 800f8ae:	d007      	beq.n	800f8c0 <isPublishOutgoing+0x3c>
            break;
 800f8b0:	e00d      	b.n	800f8ce <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800f8b2:	79bb      	ldrb	r3, [r7, #6]
 800f8b4:	2b01      	cmp	r3, #1
 800f8b6:	bf0c      	ite	eq
 800f8b8:	2301      	moveq	r3, #1
 800f8ba:	2300      	movne	r3, #0
 800f8bc:	73fb      	strb	r3, [r7, #15]
            break;
 800f8be:	e007      	b.n	800f8d0 <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800f8c0:	79bb      	ldrb	r3, [r7, #6]
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	bf0c      	ite	eq
 800f8c6:	2301      	moveq	r3, #1
 800f8c8:	2300      	movne	r3, #0
 800f8ca:	73fb      	strb	r3, [r7, #15]
            break;
 800f8cc:	e000      	b.n	800f8d0 <isPublishOutgoing+0x4c>
            break;
 800f8ce:	bf00      	nop
    }

    return isOutgoing;
 800f8d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8d2:	4618      	mov	r0, r3
 800f8d4:	3714      	adds	r7, #20
 800f8d6:	46bd      	mov	sp, r7
 800f8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8dc:	4770      	bx	lr
	...

0800f8e0 <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800f8e0:	b580      	push	{r7, lr}
 800f8e2:	b086      	sub	sp, #24
 800f8e4:	af00      	add	r7, sp, #0
 800f8e6:	60f8      	str	r0, [r7, #12]
 800f8e8:	60b9      	str	r1, [r7, #8]
 800f8ea:	603b      	str	r3, [r7, #0]
 800f8ec:	4613      	mov	r3, r2
 800f8ee:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800f8f0:	2300      	movs	r3, #0
 800f8f2:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800f8f4:	88fb      	ldrh	r3, [r7, #6]
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d106      	bne.n	800f908 <findInRecord+0x28>
 800f8fa:	4b1b      	ldr	r3, [pc, #108]	@ (800f968 <findInRecord+0x88>)
 800f8fc:	4a1b      	ldr	r2, [pc, #108]	@ (800f96c <findInRecord+0x8c>)
 800f8fe:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800f902:	481b      	ldr	r0, [pc, #108]	@ (800f970 <findInRecord+0x90>)
 800f904:	f004 fd08 	bl	8014318 <__assert_func>

    *pCurrentState = MQTTStateNull;
 800f908:	6a3b      	ldr	r3, [r7, #32]
 800f90a:	2200      	movs	r2, #0
 800f90c:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800f90e:	2300      	movs	r3, #0
 800f910:	617b      	str	r3, [r7, #20]
 800f912:	e019      	b.n	800f948 <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800f914:	697b      	ldr	r3, [r7, #20]
 800f916:	009b      	lsls	r3, r3, #2
 800f918:	68fa      	ldr	r2, [r7, #12]
 800f91a:	4413      	add	r3, r2
 800f91c:	881b      	ldrh	r3, [r3, #0]
 800f91e:	88fa      	ldrh	r2, [r7, #6]
 800f920:	429a      	cmp	r2, r3
 800f922:	d10e      	bne.n	800f942 <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800f924:	697b      	ldr	r3, [r7, #20]
 800f926:	009b      	lsls	r3, r3, #2
 800f928:	68fa      	ldr	r2, [r7, #12]
 800f92a:	4413      	add	r3, r2
 800f92c:	789a      	ldrb	r2, [r3, #2]
 800f92e:	683b      	ldr	r3, [r7, #0]
 800f930:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800f932:	697b      	ldr	r3, [r7, #20]
 800f934:	009b      	lsls	r3, r3, #2
 800f936:	68fa      	ldr	r2, [r7, #12]
 800f938:	4413      	add	r3, r2
 800f93a:	78da      	ldrb	r2, [r3, #3]
 800f93c:	6a3b      	ldr	r3, [r7, #32]
 800f93e:	701a      	strb	r2, [r3, #0]
            break;
 800f940:	e006      	b.n	800f950 <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800f942:	697b      	ldr	r3, [r7, #20]
 800f944:	3301      	adds	r3, #1
 800f946:	617b      	str	r3, [r7, #20]
 800f948:	697a      	ldr	r2, [r7, #20]
 800f94a:	68bb      	ldr	r3, [r7, #8]
 800f94c:	429a      	cmp	r2, r3
 800f94e:	d3e1      	bcc.n	800f914 <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800f950:	697a      	ldr	r2, [r7, #20]
 800f952:	68bb      	ldr	r3, [r7, #8]
 800f954:	429a      	cmp	r2, r3
 800f956:	d102      	bne.n	800f95e <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800f958:	2300      	movs	r3, #0
 800f95a:	43db      	mvns	r3, r3
 800f95c:	617b      	str	r3, [r7, #20]
    }

    return index;
 800f95e:	697b      	ldr	r3, [r7, #20]
}
 800f960:	4618      	mov	r0, r3
 800f962:	3718      	adds	r7, #24
 800f964:	46bd      	mov	sp, r7
 800f966:	bd80      	pop	{r7, pc}
 800f968:	080179b0 	.word	0x080179b0
 800f96c:	08017f94 	.word	0x08017f94
 800f970:	080179d4 	.word	0x080179d4

0800f974 <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800f974:	b580      	push	{r7, lr}
 800f976:	b084      	sub	sp, #16
 800f978:	af00      	add	r7, sp, #0
 800f97a:	6078      	str	r0, [r7, #4]
 800f97c:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800f97e:	2300      	movs	r3, #0
 800f980:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800f982:	2300      	movs	r3, #0
 800f984:	43db      	mvns	r3, r3
 800f986:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d150      	bne.n	800fa30 <compactRecords+0xbc>
 800f98e:	4b2d      	ldr	r3, [pc, #180]	@ (800fa44 <compactRecords+0xd0>)
 800f990:	4a2d      	ldr	r2, [pc, #180]	@ (800fa48 <compactRecords+0xd4>)
 800f992:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f996:	482d      	ldr	r0, [pc, #180]	@ (800fa4c <compactRecords+0xd8>)
 800f998:	f004 fcbe 	bl	8014318 <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	009b      	lsls	r3, r3, #2
 800f9a0:	687a      	ldr	r2, [r7, #4]
 800f9a2:	4413      	add	r3, r2
 800f9a4:	881b      	ldrh	r3, [r3, #0]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d107      	bne.n	800f9ba <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	43db      	mvns	r3, r3
 800f9ae:	68ba      	ldr	r2, [r7, #8]
 800f9b0:	429a      	cmp	r2, r3
 800f9b2:	d13a      	bne.n	800fa2a <compactRecords+0xb6>
            {
                emptyIndex = index;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	60bb      	str	r3, [r7, #8]
 800f9b8:	e037      	b.n	800fa2a <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800f9ba:	2300      	movs	r3, #0
 800f9bc:	43db      	mvns	r3, r3
 800f9be:	68ba      	ldr	r2, [r7, #8]
 800f9c0:	429a      	cmp	r2, r3
 800f9c2:	d032      	beq.n	800fa2a <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	009b      	lsls	r3, r3, #2
 800f9c8:	687a      	ldr	r2, [r7, #4]
 800f9ca:	441a      	add	r2, r3
 800f9cc:	68bb      	ldr	r3, [r7, #8]
 800f9ce:	009b      	lsls	r3, r3, #2
 800f9d0:	6879      	ldr	r1, [r7, #4]
 800f9d2:	440b      	add	r3, r1
 800f9d4:	8812      	ldrh	r2, [r2, #0]
 800f9d6:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	009b      	lsls	r3, r3, #2
 800f9dc:	687a      	ldr	r2, [r7, #4]
 800f9de:	441a      	add	r2, r3
 800f9e0:	68bb      	ldr	r3, [r7, #8]
 800f9e2:	009b      	lsls	r3, r3, #2
 800f9e4:	6879      	ldr	r1, [r7, #4]
 800f9e6:	440b      	add	r3, r1
 800f9e8:	7892      	ldrb	r2, [r2, #2]
 800f9ea:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	009b      	lsls	r3, r3, #2
 800f9f0:	687a      	ldr	r2, [r7, #4]
 800f9f2:	441a      	add	r2, r3
 800f9f4:	68bb      	ldr	r3, [r7, #8]
 800f9f6:	009b      	lsls	r3, r3, #2
 800f9f8:	6879      	ldr	r1, [r7, #4]
 800f9fa:	440b      	add	r3, r1
 800f9fc:	78d2      	ldrb	r2, [r2, #3]
 800f9fe:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	009b      	lsls	r3, r3, #2
 800fa04:	687a      	ldr	r2, [r7, #4]
 800fa06:	4413      	add	r3, r2
 800fa08:	2200      	movs	r2, #0
 800fa0a:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	009b      	lsls	r3, r3, #2
 800fa10:	687a      	ldr	r2, [r7, #4]
 800fa12:	4413      	add	r3, r2
 800fa14:	2200      	movs	r2, #0
 800fa16:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	009b      	lsls	r3, r3, #2
 800fa1c:	687a      	ldr	r2, [r7, #4]
 800fa1e:	4413      	add	r3, r2
 800fa20:	2200      	movs	r2, #0
 800fa22:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800fa24:	68bb      	ldr	r3, [r7, #8]
 800fa26:	3301      	adds	r3, #1
 800fa28:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	3301      	adds	r3, #1
 800fa2e:	60fb      	str	r3, [r7, #12]
 800fa30:	68fa      	ldr	r2, [r7, #12]
 800fa32:	683b      	ldr	r3, [r7, #0]
 800fa34:	429a      	cmp	r2, r3
 800fa36:	d3b1      	bcc.n	800f99c <compactRecords+0x28>
            }
        }
    }
}
 800fa38:	bf00      	nop
 800fa3a:	bf00      	nop
 800fa3c:	3710      	adds	r7, #16
 800fa3e:	46bd      	mov	sp, r7
 800fa40:	bd80      	pop	{r7, pc}
 800fa42:	bf00      	nop
 800fa44:	08017a04 	.word	0x08017a04
 800fa48:	08017fa4 	.word	0x08017fa4
 800fa4c:	080179d4 	.word	0x080179d4

0800fa50 <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b088      	sub	sp, #32
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	60f8      	str	r0, [r7, #12]
 800fa58:	60b9      	str	r1, [r7, #8]
 800fa5a:	4611      	mov	r1, r2
 800fa5c:	461a      	mov	r2, r3
 800fa5e:	460b      	mov	r3, r1
 800fa60:	80fb      	strh	r3, [r7, #6]
 800fa62:	4613      	mov	r3, r2
 800fa64:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800fa66:	2302      	movs	r3, #2
 800fa68:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800fa6a:	2300      	movs	r3, #0
 800fa6c:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800fa6e:	68bb      	ldr	r3, [r7, #8]
 800fa70:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800fa72:	2300      	movs	r3, #0
 800fa74:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800fa76:	88fb      	ldrh	r3, [r7, #6]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d106      	bne.n	800fa8a <addRecord+0x3a>
 800fa7c:	4b32      	ldr	r3, [pc, #200]	@ (800fb48 <addRecord+0xf8>)
 800fa7e:	4a33      	ldr	r2, [pc, #204]	@ (800fb4c <addRecord+0xfc>)
 800fa80:	f240 210d 	movw	r1, #525	@ 0x20d
 800fa84:	4832      	ldr	r0, [pc, #200]	@ (800fb50 <addRecord+0x100>)
 800fa86:	f004 fc47 	bl	8014318 <__assert_func>
    assert( qos != MQTTQoS0 );
 800fa8a:	797b      	ldrb	r3, [r7, #5]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d106      	bne.n	800fa9e <addRecord+0x4e>
 800fa90:	4b30      	ldr	r3, [pc, #192]	@ (800fb54 <addRecord+0x104>)
 800fa92:	4a2e      	ldr	r2, [pc, #184]	@ (800fb4c <addRecord+0xfc>)
 800fa94:	f240 210e 	movw	r1, #526	@ 0x20e
 800fa98:	482d      	ldr	r0, [pc, #180]	@ (800fb50 <addRecord+0x100>)
 800fa9a:	f004 fc3d 	bl	8014318 <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800fa9e:	68bb      	ldr	r3, [r7, #8]
 800faa0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800faa4:	3b01      	subs	r3, #1
 800faa6:	009b      	lsls	r3, r3, #2
 800faa8:	68fa      	ldr	r2, [r7, #12]
 800faaa:	4413      	add	r3, r2
 800faac:	881b      	ldrh	r3, [r3, #0]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d003      	beq.n	800faba <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800fab2:	68b9      	ldr	r1, [r7, #8]
 800fab4:	68f8      	ldr	r0, [r7, #12]
 800fab6:	f7ff ff5d 	bl	800f974 <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800faba:	68bb      	ldr	r3, [r7, #8]
 800fabc:	3b01      	subs	r3, #1
 800fabe:	61bb      	str	r3, [r7, #24]
 800fac0:	e021      	b.n	800fb06 <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800fac2:	69bb      	ldr	r3, [r7, #24]
 800fac4:	009b      	lsls	r3, r3, #2
 800fac6:	68fa      	ldr	r2, [r7, #12]
 800fac8:	4413      	add	r3, r2
 800faca:	881b      	ldrh	r3, [r3, #0]
 800facc:	2b00      	cmp	r3, #0
 800face:	d108      	bne.n	800fae2 <addRecord+0x92>
        {
            if( validEntryFound == false )
 800fad0:	7cfb      	ldrb	r3, [r7, #19]
 800fad2:	f083 0301 	eor.w	r3, r3, #1
 800fad6:	b2db      	uxtb	r3, r3
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d011      	beq.n	800fb00 <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800fadc:	69bb      	ldr	r3, [r7, #24]
 800fade:	617b      	str	r3, [r7, #20]
 800fae0:	e00e      	b.n	800fb00 <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800fae2:	2301      	movs	r3, #1
 800fae4:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800fae6:	69bb      	ldr	r3, [r7, #24]
 800fae8:	009b      	lsls	r3, r3, #2
 800faea:	68fa      	ldr	r2, [r7, #12]
 800faec:	4413      	add	r3, r2
 800faee:	881b      	ldrh	r3, [r3, #0]
 800faf0:	88fa      	ldrh	r2, [r7, #6]
 800faf2:	429a      	cmp	r2, r3
 800faf4:	d104      	bne.n	800fb00 <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800faf6:	2309      	movs	r3, #9
 800faf8:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800fafa:	68bb      	ldr	r3, [r7, #8]
 800fafc:	617b      	str	r3, [r7, #20]
                break;
 800fafe:	e005      	b.n	800fb0c <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800fb00:	69bb      	ldr	r3, [r7, #24]
 800fb02:	3b01      	subs	r3, #1
 800fb04:	61bb      	str	r3, [r7, #24]
 800fb06:	69bb      	ldr	r3, [r7, #24]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	dada      	bge.n	800fac2 <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800fb0c:	697a      	ldr	r2, [r7, #20]
 800fb0e:	68bb      	ldr	r3, [r7, #8]
 800fb10:	429a      	cmp	r2, r3
 800fb12:	d214      	bcs.n	800fb3e <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800fb14:	697b      	ldr	r3, [r7, #20]
 800fb16:	009b      	lsls	r3, r3, #2
 800fb18:	68fa      	ldr	r2, [r7, #12]
 800fb1a:	4413      	add	r3, r2
 800fb1c:	88fa      	ldrh	r2, [r7, #6]
 800fb1e:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800fb20:	697b      	ldr	r3, [r7, #20]
 800fb22:	009b      	lsls	r3, r3, #2
 800fb24:	68fa      	ldr	r2, [r7, #12]
 800fb26:	4413      	add	r3, r2
 800fb28:	797a      	ldrb	r2, [r7, #5]
 800fb2a:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800fb2c:	697b      	ldr	r3, [r7, #20]
 800fb2e:	009b      	lsls	r3, r3, #2
 800fb30:	68fa      	ldr	r2, [r7, #12]
 800fb32:	4413      	add	r3, r2
 800fb34:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800fb38:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800fb3a:	2300      	movs	r3, #0
 800fb3c:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800fb3e:	7ffb      	ldrb	r3, [r7, #31]
}
 800fb40:	4618      	mov	r0, r3
 800fb42:	3720      	adds	r7, #32
 800fb44:	46bd      	mov	sp, r7
 800fb46:	bd80      	pop	{r7, pc}
 800fb48:	080179b0 	.word	0x080179b0
 800fb4c:	08017fb4 	.word	0x08017fb4
 800fb50:	080179d4 	.word	0x080179d4
 800fb54:	08017a14 	.word	0x08017a14

0800fb58 <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b084      	sub	sp, #16
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	60f8      	str	r0, [r7, #12]
 800fb60:	60b9      	str	r1, [r7, #8]
 800fb62:	4611      	mov	r1, r2
 800fb64:	461a      	mov	r2, r3
 800fb66:	460b      	mov	r3, r1
 800fb68:	71fb      	strb	r3, [r7, #7]
 800fb6a:	4613      	mov	r3, r2
 800fb6c:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d106      	bne.n	800fb82 <updateRecord+0x2a>
 800fb74:	4b13      	ldr	r3, [pc, #76]	@ (800fbc4 <updateRecord+0x6c>)
 800fb76:	4a14      	ldr	r2, [pc, #80]	@ (800fbc8 <updateRecord+0x70>)
 800fb78:	f240 214a 	movw	r1, #586	@ 0x24a
 800fb7c:	4813      	ldr	r0, [pc, #76]	@ (800fbcc <updateRecord+0x74>)
 800fb7e:	f004 fbcb 	bl	8014318 <__assert_func>

    if( shouldDelete == true )
 800fb82:	79bb      	ldrb	r3, [r7, #6]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d012      	beq.n	800fbae <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800fb88:	68bb      	ldr	r3, [r7, #8]
 800fb8a:	009b      	lsls	r3, r3, #2
 800fb8c:	68fa      	ldr	r2, [r7, #12]
 800fb8e:	4413      	add	r3, r2
 800fb90:	2200      	movs	r2, #0
 800fb92:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800fb94:	68bb      	ldr	r3, [r7, #8]
 800fb96:	009b      	lsls	r3, r3, #2
 800fb98:	68fa      	ldr	r2, [r7, #12]
 800fb9a:	4413      	add	r3, r2
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800fba0:	68bb      	ldr	r3, [r7, #8]
 800fba2:	009b      	lsls	r3, r3, #2
 800fba4:	68fa      	ldr	r2, [r7, #12]
 800fba6:	4413      	add	r3, r2
 800fba8:	2200      	movs	r2, #0
 800fbaa:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800fbac:	e005      	b.n	800fbba <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800fbae:	68bb      	ldr	r3, [r7, #8]
 800fbb0:	009b      	lsls	r3, r3, #2
 800fbb2:	68fa      	ldr	r2, [r7, #12]
 800fbb4:	4413      	add	r3, r2
 800fbb6:	79fa      	ldrb	r2, [r7, #7]
 800fbb8:	70da      	strb	r2, [r3, #3]
}
 800fbba:	bf00      	nop
 800fbbc:	3710      	adds	r7, #16
 800fbbe:	46bd      	mov	sp, r7
 800fbc0:	bd80      	pop	{r7, pc}
 800fbc2:	bf00      	nop
 800fbc4:	08017a04 	.word	0x08017a04
 800fbc8:	08017fc0 	.word	0x08017fc0
 800fbcc:	080179d4 	.word	0x080179d4

0800fbd0 <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b088      	sub	sp, #32
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	60f8      	str	r0, [r7, #12]
 800fbd8:	460b      	mov	r3, r1
 800fbda:	607a      	str	r2, [r7, #4]
 800fbdc:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800fbde:	2300      	movs	r3, #0
 800fbe0:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800fbe2:	2300      	movs	r3, #0
 800fbe4:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800fbe6:	2300      	movs	r3, #0
 800fbe8:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800fbea:	2300      	movs	r3, #0
 800fbec:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d106      	bne.n	800fc02 <stateSelect+0x32>
 800fbf4:	4b43      	ldr	r3, [pc, #268]	@ (800fd04 <stateSelect+0x134>)
 800fbf6:	4a44      	ldr	r2, [pc, #272]	@ (800fd08 <stateSelect+0x138>)
 800fbf8:	f240 2165 	movw	r1, #613	@ 0x265
 800fbfc:	4843      	ldr	r0, [pc, #268]	@ (800fd0c <stateSelect+0x13c>)
 800fbfe:	f004 fb8b 	bl	8014318 <__assert_func>
    assert( searchStates != 0U );
 800fc02:	897b      	ldrh	r3, [r7, #10]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d106      	bne.n	800fc16 <stateSelect+0x46>
 800fc08:	4b41      	ldr	r3, [pc, #260]	@ (800fd10 <stateSelect+0x140>)
 800fc0a:	4a3f      	ldr	r2, [pc, #252]	@ (800fd08 <stateSelect+0x138>)
 800fc0c:	f240 2166 	movw	r1, #614	@ 0x266
 800fc10:	483e      	ldr	r0, [pc, #248]	@ (800fd0c <stateSelect+0x13c>)
 800fc12:	f004 fb81 	bl	8014318 <__assert_func>
    assert( pCursor != NULL );
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d106      	bne.n	800fc2a <stateSelect+0x5a>
 800fc1c:	4b3d      	ldr	r3, [pc, #244]	@ (800fd14 <stateSelect+0x144>)
 800fc1e:	4a3a      	ldr	r2, [pc, #232]	@ (800fd08 <stateSelect+0x138>)
 800fc20:	f240 2167 	movw	r1, #615	@ 0x267
 800fc24:	4839      	ldr	r0, [pc, #228]	@ (800fd0c <stateSelect+0x13c>)
 800fc26:	f004 fb77 	bl	8014318 <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800fc2a:	8bbb      	ldrh	r3, [r7, #28]
 800fc2c:	f043 0302 	orr.w	r3, r3, #2
 800fc30:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800fc32:	8bbb      	ldrh	r3, [r7, #28]
 800fc34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc38:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800fc3a:	8bbb      	ldrh	r3, [r7, #28]
 800fc3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc40:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800fc42:	8bbb      	ldrh	r3, [r7, #28]
 800fc44:	f043 0310 	orr.w	r3, r3, #16
 800fc48:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800fc4a:	8bbb      	ldrh	r3, [r7, #28]
 800fc4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800fc50:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800fc52:	8bba      	ldrh	r2, [r7, #28]
 800fc54:	897b      	ldrh	r3, [r7, #10]
 800fc56:	4013      	ands	r3, r2
 800fc58:	b29b      	uxth	r3, r3
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d106      	bne.n	800fc6c <stateSelect+0x9c>
 800fc5e:	4b2e      	ldr	r3, [pc, #184]	@ (800fd18 <stateSelect+0x148>)
 800fc60:	4a29      	ldr	r2, [pc, #164]	@ (800fd08 <stateSelect+0x138>)
 800fc62:	f240 2171 	movw	r1, #625	@ 0x271
 800fc66:	4829      	ldr	r0, [pc, #164]	@ (800fd0c <stateSelect+0x13c>)
 800fc68:	f004 fb56 	bl	8014318 <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800fc6c:	8bbb      	ldrh	r3, [r7, #28]
 800fc6e:	43da      	mvns	r2, r3
 800fc70:	897b      	ldrh	r3, [r7, #10]
 800fc72:	4013      	ands	r3, r2
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d006      	beq.n	800fc86 <stateSelect+0xb6>
 800fc78:	4b28      	ldr	r3, [pc, #160]	@ (800fd1c <stateSelect+0x14c>)
 800fc7a:	4a23      	ldr	r2, [pc, #140]	@ (800fd08 <stateSelect+0x138>)
 800fc7c:	f240 2172 	movw	r1, #626	@ 0x272
 800fc80:	4822      	ldr	r0, [pc, #136]	@ (800fd0c <stateSelect+0x13c>)
 800fc82:	f004 fb49 	bl	8014318 <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	689b      	ldr	r3, [r3, #8]
 800fc90:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800fc92:	e02d      	b.n	800fcf0 <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800fc94:	897a      	ldrh	r2, [r7, #10]
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	009b      	lsls	r3, r3, #2
 800fc9c:	69b9      	ldr	r1, [r7, #24]
 800fc9e:	440b      	add	r3, r1
 800fca0:	78db      	ldrb	r3, [r3, #3]
 800fca2:	4619      	mov	r1, r3
 800fca4:	2301      	movs	r3, #1
 800fca6:	408b      	lsls	r3, r1
 800fca8:	401a      	ands	r2, r3
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	009b      	lsls	r3, r3, #2
 800fcb0:	69b9      	ldr	r1, [r7, #24]
 800fcb2:	440b      	add	r3, r1
 800fcb4:	78db      	ldrb	r3, [r3, #3]
 800fcb6:	4619      	mov	r1, r3
 800fcb8:	2301      	movs	r3, #1
 800fcba:	408b      	lsls	r3, r1
 800fcbc:	429a      	cmp	r2, r3
 800fcbe:	bf0c      	ite	eq
 800fcc0:	2301      	moveq	r3, #1
 800fcc2:	2300      	movne	r3, #0
 800fcc4:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800fcc6:	7dfb      	ldrb	r3, [r7, #23]
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d00c      	beq.n	800fce6 <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	009b      	lsls	r3, r3, #2
 800fcd2:	69ba      	ldr	r2, [r7, #24]
 800fcd4:	4413      	add	r3, r2
 800fcd6:	881b      	ldrh	r3, [r3, #0]
 800fcd8:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	1c5a      	adds	r2, r3, #1
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	601a      	str	r2, [r3, #0]
            break;
 800fce4:	e009      	b.n	800fcfa <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	1c5a      	adds	r2, r3, #1
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	693a      	ldr	r2, [r7, #16]
 800fcf6:	429a      	cmp	r2, r3
 800fcf8:	d8cc      	bhi.n	800fc94 <stateSelect+0xc4>
    }

    return packetId;
 800fcfa:	8bfb      	ldrh	r3, [r7, #30]
}
 800fcfc:	4618      	mov	r0, r3
 800fcfe:	3720      	adds	r7, #32
 800fd00:	46bd      	mov	sp, r7
 800fd02:	bd80      	pop	{r7, pc}
 800fd04:	08017a24 	.word	0x08017a24
 800fd08:	08017fd0 	.word	0x08017fd0
 800fd0c:	080179d4 	.word	0x080179d4
 800fd10:	08017a3c 	.word	0x08017a3c
 800fd14:	08017a50 	.word	0x08017a50
 800fd18:	08017a60 	.word	0x08017a60
 800fd1c:	08017a88 	.word	0x08017a88

0800fd20 <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800fd20:	b480      	push	{r7}
 800fd22:	b085      	sub	sp, #20
 800fd24:	af00      	add	r7, sp, #0
 800fd26:	4603      	mov	r3, r0
 800fd28:	71fb      	strb	r3, [r7, #7]
 800fd2a:	460b      	mov	r3, r1
 800fd2c:	71bb      	strb	r3, [r7, #6]
 800fd2e:	4613      	mov	r3, r2
 800fd30:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800fd32:	2300      	movs	r3, #0
 800fd34:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800fd36:	797b      	ldrb	r3, [r7, #5]
 800fd38:	2b02      	cmp	r3, #2
 800fd3a:	bf0c      	ite	eq
 800fd3c:	2301      	moveq	r3, #1
 800fd3e:	2300      	movne	r3, #0
 800fd40:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800fd42:	79fb      	ldrb	r3, [r7, #7]
 800fd44:	2b03      	cmp	r3, #3
 800fd46:	d827      	bhi.n	800fd98 <MQTT_CalculateStateAck+0x78>
 800fd48:	a201      	add	r2, pc, #4	@ (adr r2, 800fd50 <MQTT_CalculateStateAck+0x30>)
 800fd4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd4e:	bf00      	nop
 800fd50:	0800fd61 	.word	0x0800fd61
 800fd54:	0800fd73 	.word	0x0800fd73
 800fd58:	0800fd83 	.word	0x0800fd83
 800fd5c:	0800fd93 	.word	0x0800fd93
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800fd60:	797b      	ldrb	r3, [r7, #5]
 800fd62:	2b01      	cmp	r3, #1
 800fd64:	bf0c      	ite	eq
 800fd66:	2301      	moveq	r3, #1
 800fd68:	2300      	movne	r3, #0
 800fd6a:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800fd6c:	230a      	movs	r3, #10
 800fd6e:	73fb      	strb	r3, [r7, #15]
            break;
 800fd70:	e013      	b.n	800fd9a <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800fd72:	79bb      	ldrb	r3, [r7, #6]
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d101      	bne.n	800fd7c <MQTT_CalculateStateAck+0x5c>
 800fd78:	2308      	movs	r3, #8
 800fd7a:	e000      	b.n	800fd7e <MQTT_CalculateStateAck+0x5e>
 800fd7c:	2304      	movs	r3, #4
 800fd7e:	73fb      	strb	r3, [r7, #15]
            break;
 800fd80:	e00b      	b.n	800fd9a <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800fd82:	79bb      	ldrb	r3, [r7, #6]
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d101      	bne.n	800fd8c <MQTT_CalculateStateAck+0x6c>
 800fd88:	2309      	movs	r3, #9
 800fd8a:	e000      	b.n	800fd8e <MQTT_CalculateStateAck+0x6e>
 800fd8c:	2305      	movs	r3, #5
 800fd8e:	73fb      	strb	r3, [r7, #15]
            break;
 800fd90:	e003      	b.n	800fd9a <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800fd92:	230a      	movs	r3, #10
 800fd94:	73fb      	strb	r3, [r7, #15]
            break;
 800fd96:	e000      	b.n	800fd9a <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800fd98:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800fd9a:	7bbb      	ldrb	r3, [r7, #14]
 800fd9c:	f083 0301 	eor.w	r3, r3, #1
 800fda0:	b2db      	uxtb	r3, r3
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d001      	beq.n	800fdaa <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800fda6:	2300      	movs	r3, #0
 800fda8:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800fdaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800fdac:	4618      	mov	r0, r3
 800fdae:	3714      	adds	r7, #20
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb6:	4770      	bx	lr

0800fdb8 <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800fdb8:	b580      	push	{r7, lr}
 800fdba:	b088      	sub	sp, #32
 800fdbc:	af02      	add	r7, sp, #8
 800fdbe:	60f8      	str	r0, [r7, #12]
 800fdc0:	60b9      	str	r1, [r7, #8]
 800fdc2:	607a      	str	r2, [r7, #4]
 800fdc4:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800fdc6:	2308      	movs	r3, #8
 800fdc8:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800fdca:	2300      	movs	r3, #0
 800fdcc:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800fdce:	2300      	movs	r3, #0
 800fdd0:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d106      	bne.n	800fde6 <updateStateAck+0x2e>
 800fdd8:	4b22      	ldr	r3, [pc, #136]	@ (800fe64 <updateStateAck+0xac>)
 800fdda:	4a23      	ldr	r2, [pc, #140]	@ (800fe68 <updateStateAck+0xb0>)
 800fddc:	f240 21c7 	movw	r1, #711	@ 0x2c7
 800fde0:	4822      	ldr	r0, [pc, #136]	@ (800fe6c <updateStateAck+0xb4>)
 800fde2:	f004 fa99 	bl	8014318 <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800fde6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fdea:	2b0a      	cmp	r3, #10
 800fdec:	d003      	beq.n	800fdf6 <updateStateAck+0x3e>
 800fdee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fdf2:	2b04      	cmp	r3, #4
 800fdf4:	d101      	bne.n	800fdfa <updateStateAck+0x42>
 800fdf6:	2301      	movs	r3, #1
 800fdf8:	e000      	b.n	800fdfc <updateStateAck+0x44>
 800fdfa:	2300      	movs	r3, #0
 800fdfc:	75bb      	strb	r3, [r7, #22]
 800fdfe:	7dbb      	ldrb	r3, [r7, #22]
 800fe00:	f003 0301 	and.w	r3, r3, #1
 800fe04:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800fe06:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800fe0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800fe0e:	4611      	mov	r1, r2
 800fe10:	4618      	mov	r0, r3
 800fe12:	f7ff fcc3 	bl	800f79c <validateTransitionAck>
 800fe16:	4603      	mov	r3, r0
 800fe18:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800fe1a:	7d7b      	ldrb	r3, [r7, #21]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d01c      	beq.n	800fe5a <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800fe20:	2300      	movs	r3, #0
 800fe22:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800fe24:	f897 2020 	ldrb.w	r2, [r7, #32]
 800fe28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fe2c:	429a      	cmp	r2, r3
 800fe2e:	d014      	beq.n	800fe5a <updateStateAck+0xa2>
        {
            updateRecord( records,
 800fe30:	7dbb      	ldrb	r3, [r7, #22]
 800fe32:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800fe36:	6879      	ldr	r1, [r7, #4]
 800fe38:	68f8      	ldr	r0, [r7, #12]
 800fe3a:	f7ff fe8d 	bl	800fb58 <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800fe3e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fe42:	2b04      	cmp	r3, #4
 800fe44:	d109      	bne.n	800fe5a <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800fe46:	887a      	ldrh	r2, [r7, #2]
 800fe48:	2304      	movs	r3, #4
 800fe4a:	9300      	str	r3, [sp, #0]
 800fe4c:	2302      	movs	r3, #2
 800fe4e:	68b9      	ldr	r1, [r7, #8]
 800fe50:	68f8      	ldr	r0, [r7, #12]
 800fe52:	f7ff fdfd 	bl	800fa50 <addRecord>
 800fe56:	4603      	mov	r3, r0
 800fe58:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800fe5a:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe5c:	4618      	mov	r0, r3
 800fe5e:	3718      	adds	r7, #24
 800fe60:	46bd      	mov	sp, r7
 800fe62:	bd80      	pop	{r7, pc}
 800fe64:	08017a04 	.word	0x08017a04
 800fe68:	08017fdc 	.word	0x08017fdc
 800fe6c:	080179d4 	.word	0x080179d4

0800fe70 <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800fe70:	b590      	push	{r4, r7, lr}
 800fe72:	b089      	sub	sp, #36	@ 0x24
 800fe74:	af02      	add	r7, sp, #8
 800fe76:	60f8      	str	r0, [r7, #12]
 800fe78:	60b9      	str	r1, [r7, #8]
 800fe7a:	4611      	mov	r1, r2
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	460b      	mov	r3, r1
 800fe80:	80fb      	strh	r3, [r7, #6]
 800fe82:	4613      	mov	r3, r2
 800fe84:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800fe86:	2300      	movs	r3, #0
 800fe88:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d106      	bne.n	800fea2 <updateStatePublish+0x32>
 800fe94:	4b29      	ldr	r3, [pc, #164]	@ (800ff3c <updateStatePublish+0xcc>)
 800fe96:	4a2a      	ldr	r2, [pc, #168]	@ (800ff40 <updateStatePublish+0xd0>)
 800fe98:	f44f 7141 	mov.w	r1, #772	@ 0x304
 800fe9c:	4829      	ldr	r0, [pc, #164]	@ (800ff44 <updateStatePublish+0xd4>)
 800fe9e:	f004 fa3b 	bl	8014318 <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800fea2:	88fb      	ldrh	r3, [r7, #6]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d106      	bne.n	800feb6 <updateStatePublish+0x46>
 800fea8:	4b27      	ldr	r3, [pc, #156]	@ (800ff48 <updateStatePublish+0xd8>)
 800feaa:	4a25      	ldr	r2, [pc, #148]	@ (800ff40 <updateStatePublish+0xd0>)
 800feac:	f240 3105 	movw	r1, #773	@ 0x305
 800feb0:	4824      	ldr	r0, [pc, #144]	@ (800ff44 <updateStatePublish+0xd4>)
 800feb2:	f004 fa31 	bl	8014318 <__assert_func>
    assert( qos != MQTTQoS0 );
 800feb6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800feba:	2b00      	cmp	r3, #0
 800febc:	d106      	bne.n	800fecc <updateStatePublish+0x5c>
 800febe:	4b23      	ldr	r3, [pc, #140]	@ (800ff4c <updateStatePublish+0xdc>)
 800fec0:	4a1f      	ldr	r2, [pc, #124]	@ (800ff40 <updateStatePublish+0xd0>)
 800fec2:	f240 3106 	movw	r1, #774	@ 0x306
 800fec6:	481f      	ldr	r0, [pc, #124]	@ (800ff44 <updateStatePublish+0xd4>)
 800fec8:	f004 fa26 	bl	8014318 <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800fecc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800fed0:	797a      	ldrb	r2, [r7, #5]
 800fed2:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 800fed6:	f897 002c 	ldrb.w	r0, [r7, #44]	@ 0x2c
 800feda:	f7ff fbf9 	bl	800f6d0 <validateTransitionPublish>
 800fede:	4603      	mov	r3, r0
 800fee0:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800fee2:	7dbb      	ldrb	r3, [r7, #22]
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d021      	beq.n	800ff2c <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800fee8:	797b      	ldrb	r3, [r7, #5]
 800feea:	2b01      	cmp	r3, #1
 800feec:	d10f      	bne.n	800ff0e <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	6858      	ldr	r0, [r3, #4]
                                pMqttContext->incomingPublishRecordMaxCount,
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	68d9      	ldr	r1, [r3, #12]
            status = addRecord( pMqttContext->incomingPublishRecords,
 800fef6:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 800fefa:	88fa      	ldrh	r2, [r7, #6]
 800fefc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ff00:	9300      	str	r3, [sp, #0]
 800ff02:	4623      	mov	r3, r4
 800ff04:	f7ff fda4 	bl	800fa50 <addRecord>
 800ff08:	4603      	mov	r3, r0
 800ff0a:	75fb      	strb	r3, [r7, #23]
 800ff0c:	e010      	b.n	800ff30 <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800ff0e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800ff12:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ff16:	429a      	cmp	r2, r3
 800ff18:	d00a      	beq.n	800ff30 <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	6818      	ldr	r0, [r3, #0]
 800ff1e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800ff22:	2300      	movs	r3, #0
 800ff24:	68b9      	ldr	r1, [r7, #8]
 800ff26:	f7ff fe17 	bl	800fb58 <updateRecord>
 800ff2a:	e001      	b.n	800ff30 <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800ff2c:	2308      	movs	r3, #8
 800ff2e:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800ff30:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff32:	4618      	mov	r0, r3
 800ff34:	371c      	adds	r7, #28
 800ff36:	46bd      	mov	sp, r7
 800ff38:	bd90      	pop	{r4, r7, pc}
 800ff3a:	bf00      	nop
 800ff3c:	08017a24 	.word	0x08017a24
 800ff40:	08017fec 	.word	0x08017fec
 800ff44:	080179d4 	.word	0x080179d4
 800ff48:	080179b0 	.word	0x080179b0
 800ff4c:	08017a14 	.word	0x08017a14

0800ff50 <MQTT_ReserveState>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReserveState( const MQTTContext_t * pMqttContext,
                                uint16_t packetId,
                                MQTTQoS_t qos )
{
 800ff50:	b590      	push	{r4, r7, lr}
 800ff52:	b087      	sub	sp, #28
 800ff54:	af02      	add	r7, sp, #8
 800ff56:	6078      	str	r0, [r7, #4]
 800ff58:	460b      	mov	r3, r1
 800ff5a:	807b      	strh	r3, [r7, #2]
 800ff5c:	4613      	mov	r3, r2
 800ff5e:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800ff60:	2300      	movs	r3, #0
 800ff62:	73fb      	strb	r3, [r7, #15]

    if( qos == MQTTQoS0 )
 800ff64:	787b      	ldrb	r3, [r7, #1]
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d102      	bne.n	800ff70 <MQTT_ReserveState+0x20>
    {
        status = MQTTSuccess;
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	73fb      	strb	r3, [r7, #15]
 800ff6e:	e014      	b.n	800ff9a <MQTT_ReserveState+0x4a>
    }
    else if( ( packetId == MQTT_PACKET_ID_INVALID ) || ( pMqttContext == NULL ) )
 800ff70:	887b      	ldrh	r3, [r7, #2]
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d002      	beq.n	800ff7c <MQTT_ReserveState+0x2c>
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d102      	bne.n	800ff82 <MQTT_ReserveState+0x32>
    {
        status = MQTTBadParameter;
 800ff7c:	2301      	movs	r3, #1
 800ff7e:	73fb      	strb	r3, [r7, #15]
 800ff80:	e00b      	b.n	800ff9a <MQTT_ReserveState+0x4a>
    }
    else
    {
        /* Collisions are detected when adding the record. */
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	6818      	ldr	r0, [r3, #0]
                            pMqttContext->outgoingPublishRecordMaxCount,
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	6899      	ldr	r1, [r3, #8]
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800ff8a:	787b      	ldrb	r3, [r7, #1]
 800ff8c:	887a      	ldrh	r2, [r7, #2]
 800ff8e:	2401      	movs	r4, #1
 800ff90:	9400      	str	r4, [sp, #0]
 800ff92:	f7ff fd5d 	bl	800fa50 <addRecord>
 800ff96:	4603      	mov	r3, r0
 800ff98:	73fb      	strb	r3, [r7, #15]
                            packetId,
                            qos,
                            MQTTPublishSend );
    }

    return status;
 800ff9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff9c:	4618      	mov	r0, r3
 800ff9e:	3714      	adds	r7, #20
 800ffa0:	46bd      	mov	sp, r7
 800ffa2:	bd90      	pop	{r4, r7, pc}

0800ffa4 <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800ffa4:	b480      	push	{r7}
 800ffa6:	b085      	sub	sp, #20
 800ffa8:	af00      	add	r7, sp, #0
 800ffaa:	4603      	mov	r3, r0
 800ffac:	460a      	mov	r2, r1
 800ffae:	71fb      	strb	r3, [r7, #7]
 800ffb0:	4613      	mov	r3, r2
 800ffb2:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800ffb8:	79bb      	ldrb	r3, [r7, #6]
 800ffba:	2b02      	cmp	r3, #2
 800ffbc:	d011      	beq.n	800ffe2 <MQTT_CalculateStatePublish+0x3e>
 800ffbe:	2b02      	cmp	r3, #2
 800ffc0:	dc17      	bgt.n	800fff2 <MQTT_CalculateStatePublish+0x4e>
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d002      	beq.n	800ffcc <MQTT_CalculateStatePublish+0x28>
 800ffc6:	2b01      	cmp	r3, #1
 800ffc8:	d003      	beq.n	800ffd2 <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800ffca:	e012      	b.n	800fff2 <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800ffcc:	230a      	movs	r3, #10
 800ffce:	73fb      	strb	r3, [r7, #15]
            break;
 800ffd0:	e010      	b.n	800fff4 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800ffd2:	79fb      	ldrb	r3, [r7, #7]
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d101      	bne.n	800ffdc <MQTT_CalculateStatePublish+0x38>
 800ffd8:	2306      	movs	r3, #6
 800ffda:	e000      	b.n	800ffde <MQTT_CalculateStatePublish+0x3a>
 800ffdc:	2302      	movs	r3, #2
 800ffde:	73fb      	strb	r3, [r7, #15]
            break;
 800ffe0:	e008      	b.n	800fff4 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800ffe2:	79fb      	ldrb	r3, [r7, #7]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d101      	bne.n	800ffec <MQTT_CalculateStatePublish+0x48>
 800ffe8:	2307      	movs	r3, #7
 800ffea:	e000      	b.n	800ffee <MQTT_CalculateStatePublish+0x4a>
 800ffec:	2303      	movs	r3, #3
 800ffee:	73fb      	strb	r3, [r7, #15]
            break;
 800fff0:	e000      	b.n	800fff4 <MQTT_CalculateStatePublish+0x50>
            break;
 800fff2:	bf00      	nop
    }

    return calculatedState;
 800fff4:	7bfb      	ldrb	r3, [r7, #15]
}
 800fff6:	4618      	mov	r0, r3
 800fff8:	3714      	adds	r7, #20
 800fffa:	46bd      	mov	sp, r7
 800fffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010000:	4770      	bx	lr

08010002 <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 8010002:	b590      	push	{r4, r7, lr}
 8010004:	b08b      	sub	sp, #44	@ 0x2c
 8010006:	af04      	add	r7, sp, #16
 8010008:	6078      	str	r0, [r7, #4]
 801000a:	4608      	mov	r0, r1
 801000c:	4611      	mov	r1, r2
 801000e:	461a      	mov	r2, r3
 8010010:	4603      	mov	r3, r0
 8010012:	807b      	strh	r3, [r7, #2]
 8010014:	460b      	mov	r3, r1
 8010016:	707b      	strb	r3, [r7, #1]
 8010018:	4613      	mov	r3, r2
 801001a:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 801001c:	2300      	movs	r3, #0
 801001e:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 8010020:	2300      	movs	r3, #0
 8010022:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 8010024:	2300      	movs	r3, #0
 8010026:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 8010028:	2300      	movs	r3, #0
 801002a:	43db      	mvns	r3, r3
 801002c:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 801002e:	2300      	movs	r3, #0
 8010030:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d002      	beq.n	801003e <MQTT_UpdateStatePublish+0x3c>
 8010038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801003a:	2b00      	cmp	r3, #0
 801003c:	d102      	bne.n	8010044 <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 801003e:	2301      	movs	r3, #1
 8010040:	75fb      	strb	r3, [r7, #23]
 8010042:	e028      	b.n	8010096 <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 8010044:	783b      	ldrb	r3, [r7, #0]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d103      	bne.n	8010052 <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 801004a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801004c:	220a      	movs	r2, #10
 801004e:	701a      	strb	r2, [r3, #0]
 8010050:	e021      	b.n	8010096 <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 8010052:	887b      	ldrh	r3, [r7, #2]
 8010054:	2b00      	cmp	r3, #0
 8010056:	d102      	bne.n	801005e <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 8010058:	2301      	movs	r3, #1
 801005a:	75fb      	strb	r3, [r7, #23]
 801005c:	e01b      	b.n	8010096 <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 801005e:	787b      	ldrb	r3, [r7, #1]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d118      	bne.n	8010096 <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	6818      	ldr	r0, [r3, #0]
                                    pMqttContext->outgoingPublishRecordMaxCount,
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	6899      	ldr	r1, [r3, #8]
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 801006c:	f107 040d 	add.w	r4, r7, #13
 8010070:	887a      	ldrh	r2, [r7, #2]
 8010072:	f107 030e 	add.w	r3, r7, #14
 8010076:	9300      	str	r3, [sp, #0]
 8010078:	4623      	mov	r3, r4
 801007a:	f7ff fc31 	bl	800f8e0 <findInRecord>
 801007e:	6138      	str	r0, [r7, #16]
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 8010080:	2300      	movs	r3, #0
 8010082:	43db      	mvns	r3, r3
 8010084:	693a      	ldr	r2, [r7, #16]
 8010086:	429a      	cmp	r2, r3
 8010088:	d003      	beq.n	8010092 <MQTT_UpdateStatePublish+0x90>
 801008a:	7b7b      	ldrb	r3, [r7, #13]
 801008c:	783a      	ldrb	r2, [r7, #0]
 801008e:	429a      	cmp	r2, r3
 8010090:	d001      	beq.n	8010096 <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 8010092:	2301      	movs	r3, #1
 8010094:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 8010096:	783b      	ldrb	r3, [r7, #0]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d020      	beq.n	80100de <MQTT_UpdateStatePublish+0xdc>
 801009c:	7dfb      	ldrb	r3, [r7, #23]
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d11d      	bne.n	80100de <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 80100a2:	783a      	ldrb	r2, [r7, #0]
 80100a4:	787b      	ldrb	r3, [r7, #1]
 80100a6:	4611      	mov	r1, r2
 80100a8:	4618      	mov	r0, r3
 80100aa:	f7ff ff7b 	bl	800ffa4 <MQTT_CalculateStatePublish>
 80100ae:	4603      	mov	r3, r0
 80100b0:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 80100b2:	7bbb      	ldrb	r3, [r7, #14]
 80100b4:	7878      	ldrb	r0, [r7, #1]
 80100b6:	8879      	ldrh	r1, [r7, #2]
 80100b8:	7bfa      	ldrb	r2, [r7, #15]
 80100ba:	9202      	str	r2, [sp, #8]
 80100bc:	9301      	str	r3, [sp, #4]
 80100be:	783b      	ldrb	r3, [r7, #0]
 80100c0:	9300      	str	r3, [sp, #0]
 80100c2:	4603      	mov	r3, r0
 80100c4:	460a      	mov	r2, r1
 80100c6:	6939      	ldr	r1, [r7, #16]
 80100c8:	6878      	ldr	r0, [r7, #4]
 80100ca:	f7ff fed1 	bl	800fe70 <updateStatePublish>
 80100ce:	4603      	mov	r3, r0
 80100d0:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 80100d2:	7dfb      	ldrb	r3, [r7, #23]
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d102      	bne.n	80100de <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 80100d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100da:	7bfa      	ldrb	r2, [r7, #15]
 80100dc:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 80100de:	7dfb      	ldrb	r3, [r7, #23]
}
 80100e0:	4618      	mov	r0, r3
 80100e2:	371c      	adds	r7, #28
 80100e4:	46bd      	mov	sp, r7
 80100e6:	bd90      	pop	{r4, r7, pc}

080100e8 <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 80100e8:	b580      	push	{r7, lr}
 80100ea:	b08a      	sub	sp, #40	@ 0x28
 80100ec:	af02      	add	r7, sp, #8
 80100ee:	6078      	str	r0, [r7, #4]
 80100f0:	4608      	mov	r0, r1
 80100f2:	4611      	mov	r1, r2
 80100f4:	461a      	mov	r2, r3
 80100f6:	4603      	mov	r3, r0
 80100f8:	807b      	strh	r3, [r7, #2]
 80100fa:	460b      	mov	r3, r1
 80100fc:	707b      	strb	r3, [r7, #1]
 80100fe:	4613      	mov	r3, r2
 8010100:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 8010102:	2300      	movs	r3, #0
 8010104:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 8010106:	2300      	movs	r3, #0
 8010108:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 801010a:	783a      	ldrb	r2, [r7, #0]
 801010c:	787b      	ldrb	r3, [r7, #1]
 801010e:	4611      	mov	r1, r2
 8010110:	4618      	mov	r0, r3
 8010112:	f7ff fbb7 	bl	800f884 <isPublishOutgoing>
 8010116:	4603      	mov	r3, r0
 8010118:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 801011a:	2300      	movs	r3, #0
 801011c:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 801011e:	2300      	movs	r3, #0
 8010120:	43db      	mvns	r3, r3
 8010122:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 8010124:	2300      	movs	r3, #0
 8010126:	43db      	mvns	r3, r3
 8010128:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 801012a:	2300      	movs	r3, #0
 801012c:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 801012e:	2305      	movs	r3, #5
 8010130:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	2b00      	cmp	r3, #0
 8010136:	d002      	beq.n	801013e <MQTT_UpdateStateAck+0x56>
 8010138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801013a:	2b00      	cmp	r3, #0
 801013c:	d102      	bne.n	8010144 <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 801013e:	2301      	movs	r3, #1
 8010140:	74fb      	strb	r3, [r7, #19]
 8010142:	e027      	b.n	8010194 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 8010144:	887b      	ldrh	r3, [r7, #2]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d102      	bne.n	8010150 <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 801014a:	2301      	movs	r3, #1
 801014c:	74fb      	strb	r3, [r7, #19]
 801014e:	e021      	b.n	8010194 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 8010150:	787b      	ldrb	r3, [r7, #1]
 8010152:	2b03      	cmp	r3, #3
 8010154:	d902      	bls.n	801015c <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 8010156:	2301      	movs	r3, #1
 8010158:	74fb      	strb	r3, [r7, #19]
 801015a:	e01b      	b.n	8010194 <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 801015c:	7c7b      	ldrb	r3, [r7, #17]
 801015e:	2b00      	cmp	r3, #0
 8010160:	d006      	beq.n	8010170 <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	689b      	ldr	r3, [r3, #8]
 801016c:	61fb      	str	r3, [r7, #28]
 801016e:	e005      	b.n	801017c <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	685b      	ldr	r3, [r3, #4]
 8010174:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	68db      	ldr	r3, [r3, #12]
 801017a:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 801017c:	f107 010f 	add.w	r1, r7, #15
 8010180:	887a      	ldrh	r2, [r7, #2]
 8010182:	f107 0310 	add.w	r3, r7, #16
 8010186:	9300      	str	r3, [sp, #0]
 8010188:	460b      	mov	r3, r1
 801018a:	69f9      	ldr	r1, [r7, #28]
 801018c:	6978      	ldr	r0, [r7, #20]
 801018e:	f7ff fba7 	bl	800f8e0 <findInRecord>
 8010192:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 8010194:	2300      	movs	r3, #0
 8010196:	43db      	mvns	r3, r3
 8010198:	69ba      	ldr	r2, [r7, #24]
 801019a:	429a      	cmp	r2, r3
 801019c:	d01a      	beq.n	80101d4 <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 801019e:	7bfa      	ldrb	r2, [r7, #15]
 80101a0:	7839      	ldrb	r1, [r7, #0]
 80101a2:	787b      	ldrb	r3, [r7, #1]
 80101a4:	4618      	mov	r0, r3
 80101a6:	f7ff fdbb 	bl	800fd20 <MQTT_CalculateStateAck>
 80101aa:	4603      	mov	r3, r0
 80101ac:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 80101ae:	7c3b      	ldrb	r3, [r7, #16]
 80101b0:	8879      	ldrh	r1, [r7, #2]
 80101b2:	7cba      	ldrb	r2, [r7, #18]
 80101b4:	9201      	str	r2, [sp, #4]
 80101b6:	9300      	str	r3, [sp, #0]
 80101b8:	460b      	mov	r3, r1
 80101ba:	69ba      	ldr	r2, [r7, #24]
 80101bc:	69f9      	ldr	r1, [r7, #28]
 80101be:	6978      	ldr	r0, [r7, #20]
 80101c0:	f7ff fdfa 	bl	800fdb8 <updateStateAck>
 80101c4:	4603      	mov	r3, r0
 80101c6:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 80101c8:	7cfb      	ldrb	r3, [r7, #19]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d102      	bne.n	80101d4 <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 80101ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101d0:	7cba      	ldrb	r2, [r7, #18]
 80101d2:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 80101d4:	7cfb      	ldrb	r3, [r7, #19]
}
 80101d6:	4618      	mov	r0, r3
 80101d8:	3720      	adds	r7, #32
 80101da:	46bd      	mov	sp, r7
 80101dc:	bd80      	pop	{r7, pc}

080101de <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 80101de:	b580      	push	{r7, lr}
 80101e0:	b086      	sub	sp, #24
 80101e2:	af00      	add	r7, sp, #0
 80101e4:	60f8      	str	r0, [r7, #12]
 80101e6:	60b9      	str	r1, [r7, #8]
 80101e8:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 80101ea:	2300      	movs	r3, #0
 80101ec:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 80101ee:	2300      	movs	r3, #0
 80101f0:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d01b      	beq.n	8010230 <MQTT_PubrelToResend+0x52>
 80101f8:	68bb      	ldr	r3, [r7, #8]
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d018      	beq.n	8010230 <MQTT_PubrelToResend+0x52>
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	2b00      	cmp	r3, #0
 8010202:	d015      	beq.n	8010230 <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 8010204:	8abb      	ldrh	r3, [r7, #20]
 8010206:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801020a:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 801020c:	8abb      	ldrh	r3, [r7, #20]
 801020e:	f043 0310 	orr.w	r3, r3, #16
 8010212:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 8010214:	8abb      	ldrh	r3, [r7, #20]
 8010216:	68ba      	ldr	r2, [r7, #8]
 8010218:	4619      	mov	r1, r3
 801021a:	68f8      	ldr	r0, [r7, #12]
 801021c:	f7ff fcd8 	bl	800fbd0 <stateSelect>
 8010220:	4603      	mov	r3, r0
 8010222:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 8010224:	8afb      	ldrh	r3, [r7, #22]
 8010226:	2b00      	cmp	r3, #0
 8010228:	d002      	beq.n	8010230 <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	2204      	movs	r2, #4
 801022e:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 8010230:	8afb      	ldrh	r3, [r7, #22]
}
 8010232:	4618      	mov	r0, r3
 8010234:	3718      	adds	r7, #24
 8010236:	46bd      	mov	sp, r7
 8010238:	bd80      	pop	{r7, pc}

0801023a <MQTT_PublishToResend>:

/*-----------------------------------------------------------*/

uint16_t MQTT_PublishToResend( const MQTTContext_t * pMqttContext,
                               MQTTStateCursor_t * pCursor )
{
 801023a:	b580      	push	{r7, lr}
 801023c:	b084      	sub	sp, #16
 801023e:	af00      	add	r7, sp, #0
 8010240:	6078      	str	r0, [r7, #4]
 8010242:	6039      	str	r1, [r7, #0]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 8010244:	2300      	movs	r3, #0
 8010246:	81fb      	strh	r3, [r7, #14]
    uint16_t searchStates = 0U;
 8010248:	2300      	movs	r3, #0
 801024a:	81bb      	strh	r3, [r7, #12]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) )
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	2b00      	cmp	r3, #0
 8010250:	d016      	beq.n	8010280 <MQTT_PublishToResend+0x46>
 8010252:	683b      	ldr	r3, [r7, #0]
 8010254:	2b00      	cmp	r3, #0
 8010256:	d013      	beq.n	8010280 <MQTT_PublishToResend+0x46>
    else
    {
        /* Packets in state #MQTTPublishSend, #MQTTPubAckPending and
         * #MQTTPubRecPending would need to be resent when a session is
         * reestablished. */
        UINT16_SET_BIT( searchStates, MQTTPublishSend );
 8010258:	89bb      	ldrh	r3, [r7, #12]
 801025a:	f043 0302 	orr.w	r3, r3, #2
 801025e:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubAckPending );
 8010260:	89bb      	ldrh	r3, [r7, #12]
 8010262:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010266:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubRecPending );
 8010268:	89bb      	ldrh	r3, [r7, #12]
 801026a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801026e:	81bb      	strh	r3, [r7, #12]

        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 8010270:	89bb      	ldrh	r3, [r7, #12]
 8010272:	683a      	ldr	r2, [r7, #0]
 8010274:	4619      	mov	r1, r3
 8010276:	6878      	ldr	r0, [r7, #4]
 8010278:	f7ff fcaa 	bl	800fbd0 <stateSelect>
 801027c:	4603      	mov	r3, r0
 801027e:	81fb      	strh	r3, [r7, #14]
    }

    return packetId;
 8010280:	89fb      	ldrh	r3, [r7, #14]
}
 8010282:	4618      	mov	r0, r3
 8010284:	3710      	adds	r7, #16
 8010286:	46bd      	mov	sp, r7
 8010288:	bd80      	pop	{r7, pc}
	...

0801028c <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 801028c:	b580      	push	{r7, lr}
 801028e:	f5ad 6d87 	sub.w	sp, sp, #1080	@ 0x438
 8010292:	af02      	add	r7, sp, #8
 8010294:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8010298:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 801029c:	6018      	str	r0, [r3, #0]
 801029e:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80102a2:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80102a6:	6019      	str	r1, [r3, #0]
 80102a8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80102ac:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 80102b0:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 80102b2:	2301      	movs	r3, #1
 80102b4:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 80102b8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80102bc:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	781a      	ldrb	r2, [r3, #0]
 80102c4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80102c8:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 80102cc:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 80102ce:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80102d2:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	88da      	ldrh	r2, [r3, #6]
 80102da:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80102de:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 80102e2:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 80102e4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80102e8:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 80102ec:	2200      	movs	r2, #0
 80102ee:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 80102f0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80102f4:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 80102f8:	2200      	movs	r2, #0
 80102fa:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 80102fc:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8010300:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	789a      	ldrb	r2, [r3, #2]
 8010308:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 801030c:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 8010310:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 8010312:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8010316:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	78da      	ldrb	r2, [r3, #3]
 801031e:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8010322:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 8010326:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 8010328:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 801032c:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	791a      	ldrb	r2, [r3, #4]
 8010334:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8010338:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 801033c:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 801033e:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8010342:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	795a      	ldrb	r2, [r3, #5]
 801034a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 801034e:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 8010352:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 8010354:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8010358:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	785b      	ldrb	r3, [r3, #1]
 8010360:	2b00      	cmp	r3, #0
 8010362:	d115      	bne.n	8010390 <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 8010364:	f107 0314 	add.w	r3, r7, #20
 8010368:	4619      	mov	r1, r3
 801036a:	482a      	ldr	r0, [pc, #168]	@ (8010414 <transport_recv+0x188>)
 801036c:	f7f3 f954 	bl	8003618 <ES_WIFI_StartClientConnection>
 8010370:	4603      	mov	r3, r0
 8010372:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 8010376:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 801037a:	2b00      	cmp	r3, #0
 801037c:	d001      	beq.n	8010382 <transport_recv+0xf6>
			return 0;
 801037e:	2300      	movs	r3, #0
 8010380:	e042      	b.n	8010408 <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 8010382:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8010386:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	2201      	movs	r2, #1
 801038e:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 8010390:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8010394:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	7819      	ldrb	r1, [r3, #0]
 801039c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80103a0:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	b298      	uxth	r0, r3
 80103a8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80103ac:	f5a3 6285 	sub.w	r2, r3, #1064	@ 0x428
 80103b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80103b4:	9301      	str	r3, [sp, #4]
 80103b6:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80103ba:	9300      	str	r3, [sp, #0]
 80103bc:	4603      	mov	r3, r0
 80103be:	6812      	ldr	r2, [r2, #0]
 80103c0:	4814      	ldr	r0, [pc, #80]	@ (8010414 <transport_recv+0x188>)
 80103c2:	f7f3 facf 	bl	8003964 <ES_WIFI_ReceiveData>
 80103c6:	4603      	mov	r3, r0
 80103c8:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b
	if(ret!=WIFI_STATUS_OK) {
 80103cc:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d00a      	beq.n	80103ea <transport_recv+0x15e>
		socketStatus=0;
 80103d4:	2300      	movs	r3, #0
 80103d6:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
		pNetworkContext->socket_open=0;
 80103da:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80103de:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	2200      	movs	r2, #0
 80103e6:	705a      	strb	r2, [r3, #1]
 80103e8:	e00c      	b.n	8010404 <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 80103ea:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 80103ee:	461a      	mov	r2, r3
 80103f0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 80103f4:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 80103f8:	2100      	movs	r1, #0
 80103fa:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 80103fc:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 8010400:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
	}

    return socketStatus;
 8010404:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
}
 8010408:	4618      	mov	r0, r3
 801040a:	f507 6786 	add.w	r7, r7, #1072	@ 0x430
 801040e:	46bd      	mov	sp, r7
 8010410:	bd80      	pop	{r7, pc}
 8010412:	bf00      	nop
 8010414:	20000ee4 	.word	0x20000ee4

08010418 <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 8010418:	b580      	push	{r7, lr}
 801041a:	b08e      	sub	sp, #56	@ 0x38
 801041c:	af02      	add	r7, sp, #8
 801041e:	60f8      	str	r0, [r7, #12]
 8010420:	60b9      	str	r1, [r7, #8]
 8010422:	607a      	str	r2, [r7, #4]
    int32_t socketStatus=0;
 8010424:	2300      	movs	r3, #0
 8010426:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int16_t datasent;
    uint8_t ret;

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 8010428:	68fb      	ldr	r3, [r7, #12]
 801042a:	781b      	ldrb	r3, [r3, #0]
 801042c:	757b      	strb	r3, [r7, #21]
	conn.RemotePort = pNetworkContext->remote_port;
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	88db      	ldrh	r3, [r3, #6]
 8010432:	82fb      	strh	r3, [r7, #22]
	conn.LocalPort = 0;
 8010434:	2300      	movs	r3, #0
 8010436:	833b      	strh	r3, [r7, #24]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 8010438:	2300      	movs	r3, #0
 801043a:	753b      	strb	r3, [r7, #20]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	789b      	ldrb	r3, [r3, #2]
 8010440:	76bb      	strb	r3, [r7, #26]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	78db      	ldrb	r3, [r3, #3]
 8010446:	76fb      	strb	r3, [r7, #27]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	791b      	ldrb	r3, [r3, #4]
 801044c:	773b      	strb	r3, [r7, #28]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 801044e:	68fb      	ldr	r3, [r7, #12]
 8010450:	795b      	ldrb	r3, [r3, #5]
 8010452:	777b      	strb	r3, [r7, #29]

    if(!pNetworkContext->socket_open) {
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	785b      	ldrb	r3, [r3, #1]
 8010458:	2b00      	cmp	r3, #0
 801045a:	d111      	bne.n	8010480 <transport_send+0x68>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 801045c:	f107 0314 	add.w	r3, r7, #20
 8010460:	4619      	mov	r1, r3
 8010462:	481c      	ldr	r0, [pc, #112]	@ (80104d4 <transport_send+0xbc>)
 8010464:	f7f3 f8d8 	bl	8003618 <ES_WIFI_StartClientConnection>
 8010468:	4603      	mov	r3, r0
 801046a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

		if(ret!=ES_WIFI_STATUS_OK) {
 801046e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010472:	2b00      	cmp	r3, #0
 8010474:	d001      	beq.n	801047a <transport_send+0x62>
			return 0;
 8010476:	2300      	movs	r3, #0
 8010478:	e027      	b.n	80104ca <transport_send+0xb2>
		} else {
			pNetworkContext->socket_open=1;
 801047a:	68fb      	ldr	r3, [r7, #12]
 801047c:	2201      	movs	r2, #1
 801047e:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_SendData(&EsWifiObj,pNetworkContext->socket,pBuffer,bytesToSend,&datasent,1000);
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	7819      	ldrb	r1, [r3, #0]
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	b29a      	uxth	r2, r3
 8010488:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801048c:	9301      	str	r3, [sp, #4]
 801048e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8010492:	9300      	str	r3, [sp, #0]
 8010494:	4613      	mov	r3, r2
 8010496:	68ba      	ldr	r2, [r7, #8]
 8010498:	480e      	ldr	r0, [pc, #56]	@ (80104d4 <transport_send+0xbc>)
 801049a:	f7f3 f9a7 	bl	80037ec <ES_WIFI_SendData>
 801049e:	4603      	mov	r3, r0
 80104a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	//log_transport('S',pBuffer,bytesToSend);
	if(ret!=ES_WIFI_STATUS_OK) {
 80104a4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d00a      	beq.n	80104c2 <transport_send+0xaa>
		pNetworkContext->socket_open=0;
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	2200      	movs	r2, #0
 80104b0:	705a      	strb	r2, [r3, #1]
		printf("Error in sending data: %d\n",ret);
 80104b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80104b6:	4619      	mov	r1, r3
 80104b8:	4807      	ldr	r0, [pc, #28]	@ (80104d8 <transport_send+0xc0>)
 80104ba:	f004 f81f 	bl	80144fc <iprintf>
		return 0;
 80104be:	2300      	movs	r3, #0
 80104c0:	e003      	b.n	80104ca <transport_send+0xb2>
	} else {
		socketStatus=datasent;
 80104c2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80104c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

    return socketStatus;
 80104c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80104ca:	4618      	mov	r0, r3
 80104cc:	3730      	adds	r7, #48	@ 0x30
 80104ce:	46bd      	mov	sp, r7
 80104d0:	bd80      	pop	{r7, pc}
 80104d2:	bf00      	nop
 80104d4:	20000ee4 	.word	0x20000ee4
 80104d8:	08017b88 	.word	0x08017b88

080104dc <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 80104dc:	b480      	push	{r7}
 80104de:	b085      	sub	sp, #20
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	60ba      	str	r2, [r7, #8]
 80104e4:	607b      	str	r3, [r7, #4]
 80104e6:	4603      	mov	r3, r0
 80104e8:	73fb      	strb	r3, [r7, #15]
 80104ea:	460b      	mov	r3, r1
 80104ec:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 80104ee:	68bb      	ldr	r3, [r7, #8]
 80104f0:	7bfa      	ldrb	r2, [r7, #15]
 80104f2:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 80104f4:	68bb      	ldr	r3, [r7, #8]
 80104f6:	7bba      	ldrb	r2, [r7, #14]
 80104f8:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	4a08      	ldr	r2, [pc, #32]	@ (8010520 <init_transport_from_socket+0x44>)
 80104fe:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	4a08      	ldr	r2, [pc, #32]	@ (8010524 <init_transport_from_socket+0x48>)
 8010504:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	2200      	movs	r2, #0
 801050a:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	68ba      	ldr	r2, [r7, #8]
 8010510:	60da      	str	r2, [r3, #12]
}
 8010512:	bf00      	nop
 8010514:	3714      	adds	r7, #20
 8010516:	46bd      	mov	sp, r7
 8010518:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051c:	4770      	bx	lr
 801051e:	bf00      	nop
 8010520:	0801028d 	.word	0x0801028d
 8010524:	08010419 	.word	0x08010419

08010528 <__NVIC_SetPriority>:
{
 8010528:	b480      	push	{r7}
 801052a:	b083      	sub	sp, #12
 801052c:	af00      	add	r7, sp, #0
 801052e:	4603      	mov	r3, r0
 8010530:	6039      	str	r1, [r7, #0]
 8010532:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010538:	2b00      	cmp	r3, #0
 801053a:	db0a      	blt.n	8010552 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801053c:	683b      	ldr	r3, [r7, #0]
 801053e:	b2da      	uxtb	r2, r3
 8010540:	490c      	ldr	r1, [pc, #48]	@ (8010574 <__NVIC_SetPriority+0x4c>)
 8010542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010546:	0112      	lsls	r2, r2, #4
 8010548:	b2d2      	uxtb	r2, r2
 801054a:	440b      	add	r3, r1
 801054c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010550:	e00a      	b.n	8010568 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010552:	683b      	ldr	r3, [r7, #0]
 8010554:	b2da      	uxtb	r2, r3
 8010556:	4908      	ldr	r1, [pc, #32]	@ (8010578 <__NVIC_SetPriority+0x50>)
 8010558:	79fb      	ldrb	r3, [r7, #7]
 801055a:	f003 030f 	and.w	r3, r3, #15
 801055e:	3b04      	subs	r3, #4
 8010560:	0112      	lsls	r2, r2, #4
 8010562:	b2d2      	uxtb	r2, r2
 8010564:	440b      	add	r3, r1
 8010566:	761a      	strb	r2, [r3, #24]
}
 8010568:	bf00      	nop
 801056a:	370c      	adds	r7, #12
 801056c:	46bd      	mov	sp, r7
 801056e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010572:	4770      	bx	lr
 8010574:	e000e100 	.word	0xe000e100
 8010578:	e000ed00 	.word	0xe000ed00

0801057c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 801057c:	b580      	push	{r7, lr}
 801057e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8010580:	4b05      	ldr	r3, [pc, #20]	@ (8010598 <SysTick_Handler+0x1c>)
 8010582:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8010584:	f002 fb40 	bl	8012c08 <xTaskGetSchedulerState>
 8010588:	4603      	mov	r3, r0
 801058a:	2b01      	cmp	r3, #1
 801058c:	d001      	beq.n	8010592 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801058e:	f003 fc43 	bl	8013e18 <xPortSysTickHandler>
  }
}
 8010592:	bf00      	nop
 8010594:	bd80      	pop	{r7, pc}
 8010596:	bf00      	nop
 8010598:	e000e010 	.word	0xe000e010

0801059c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 801059c:	b580      	push	{r7, lr}
 801059e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80105a0:	2100      	movs	r1, #0
 80105a2:	f06f 0004 	mvn.w	r0, #4
 80105a6:	f7ff ffbf 	bl	8010528 <__NVIC_SetPriority>
#endif
}
 80105aa:	bf00      	nop
 80105ac:	bd80      	pop	{r7, pc}
	...

080105b0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80105b0:	b480      	push	{r7}
 80105b2:	b083      	sub	sp, #12
 80105b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80105b6:	f3ef 8305 	mrs	r3, IPSR
 80105ba:	603b      	str	r3, [r7, #0]
  return(result);
 80105bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d003      	beq.n	80105ca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80105c2:	f06f 0305 	mvn.w	r3, #5
 80105c6:	607b      	str	r3, [r7, #4]
 80105c8:	e00c      	b.n	80105e4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80105ca:	4b0a      	ldr	r3, [pc, #40]	@ (80105f4 <osKernelInitialize+0x44>)
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d105      	bne.n	80105de <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80105d2:	4b08      	ldr	r3, [pc, #32]	@ (80105f4 <osKernelInitialize+0x44>)
 80105d4:	2201      	movs	r2, #1
 80105d6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80105d8:	2300      	movs	r3, #0
 80105da:	607b      	str	r3, [r7, #4]
 80105dc:	e002      	b.n	80105e4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80105de:	f04f 33ff 	mov.w	r3, #4294967295
 80105e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80105e4:	687b      	ldr	r3, [r7, #4]
}
 80105e6:	4618      	mov	r0, r3
 80105e8:	370c      	adds	r7, #12
 80105ea:	46bd      	mov	sp, r7
 80105ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f0:	4770      	bx	lr
 80105f2:	bf00      	nop
 80105f4:	200015b4 	.word	0x200015b4

080105f8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b082      	sub	sp, #8
 80105fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80105fe:	f3ef 8305 	mrs	r3, IPSR
 8010602:	603b      	str	r3, [r7, #0]
  return(result);
 8010604:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010606:	2b00      	cmp	r3, #0
 8010608:	d003      	beq.n	8010612 <osKernelStart+0x1a>
    stat = osErrorISR;
 801060a:	f06f 0305 	mvn.w	r3, #5
 801060e:	607b      	str	r3, [r7, #4]
 8010610:	e010      	b.n	8010634 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010612:	4b0b      	ldr	r3, [pc, #44]	@ (8010640 <osKernelStart+0x48>)
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	2b01      	cmp	r3, #1
 8010618:	d109      	bne.n	801062e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801061a:	f7ff ffbf 	bl	801059c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801061e:	4b08      	ldr	r3, [pc, #32]	@ (8010640 <osKernelStart+0x48>)
 8010620:	2202      	movs	r2, #2
 8010622:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010624:	f001 fe7c 	bl	8012320 <vTaskStartScheduler>
      stat = osOK;
 8010628:	2300      	movs	r3, #0
 801062a:	607b      	str	r3, [r7, #4]
 801062c:	e002      	b.n	8010634 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801062e:	f04f 33ff 	mov.w	r3, #4294967295
 8010632:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010634:	687b      	ldr	r3, [r7, #4]
}
 8010636:	4618      	mov	r0, r3
 8010638:	3708      	adds	r7, #8
 801063a:	46bd      	mov	sp, r7
 801063c:	bd80      	pop	{r7, pc}
 801063e:	bf00      	nop
 8010640:	200015b4 	.word	0x200015b4

08010644 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010644:	b580      	push	{r7, lr}
 8010646:	b08e      	sub	sp, #56	@ 0x38
 8010648:	af04      	add	r7, sp, #16
 801064a:	60f8      	str	r0, [r7, #12]
 801064c:	60b9      	str	r1, [r7, #8]
 801064e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010650:	2300      	movs	r3, #0
 8010652:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010654:	f3ef 8305 	mrs	r3, IPSR
 8010658:	617b      	str	r3, [r7, #20]
  return(result);
 801065a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 801065c:	2b00      	cmp	r3, #0
 801065e:	d17e      	bne.n	801075e <osThreadNew+0x11a>
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	2b00      	cmp	r3, #0
 8010664:	d07b      	beq.n	801075e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8010666:	2380      	movs	r3, #128	@ 0x80
 8010668:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 801066a:	2318      	movs	r3, #24
 801066c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801066e:	2300      	movs	r3, #0
 8010670:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8010672:	f04f 33ff 	mov.w	r3, #4294967295
 8010676:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	2b00      	cmp	r3, #0
 801067c:	d045      	beq.n	801070a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	2b00      	cmp	r3, #0
 8010684:	d002      	beq.n	801068c <osThreadNew+0x48>
        name = attr->name;
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	699b      	ldr	r3, [r3, #24]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d002      	beq.n	801069a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	699b      	ldr	r3, [r3, #24]
 8010698:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 801069a:	69fb      	ldr	r3, [r7, #28]
 801069c:	2b00      	cmp	r3, #0
 801069e:	d008      	beq.n	80106b2 <osThreadNew+0x6e>
 80106a0:	69fb      	ldr	r3, [r7, #28]
 80106a2:	2b38      	cmp	r3, #56	@ 0x38
 80106a4:	d805      	bhi.n	80106b2 <osThreadNew+0x6e>
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	685b      	ldr	r3, [r3, #4]
 80106aa:	f003 0301 	and.w	r3, r3, #1
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d001      	beq.n	80106b6 <osThreadNew+0x72>
        return (NULL);
 80106b2:	2300      	movs	r3, #0
 80106b4:	e054      	b.n	8010760 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	695b      	ldr	r3, [r3, #20]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d003      	beq.n	80106c6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	695b      	ldr	r3, [r3, #20]
 80106c2:	089b      	lsrs	r3, r3, #2
 80106c4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	689b      	ldr	r3, [r3, #8]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d00e      	beq.n	80106ec <osThreadNew+0xa8>
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	68db      	ldr	r3, [r3, #12]
 80106d2:	2ba7      	cmp	r3, #167	@ 0xa7
 80106d4:	d90a      	bls.n	80106ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d006      	beq.n	80106ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	695b      	ldr	r3, [r3, #20]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d002      	beq.n	80106ec <osThreadNew+0xa8>
        mem = 1;
 80106e6:	2301      	movs	r3, #1
 80106e8:	61bb      	str	r3, [r7, #24]
 80106ea:	e010      	b.n	801070e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	689b      	ldr	r3, [r3, #8]
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d10c      	bne.n	801070e <osThreadNew+0xca>
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	68db      	ldr	r3, [r3, #12]
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d108      	bne.n	801070e <osThreadNew+0xca>
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	691b      	ldr	r3, [r3, #16]
 8010700:	2b00      	cmp	r3, #0
 8010702:	d104      	bne.n	801070e <osThreadNew+0xca>
          mem = 0;
 8010704:	2300      	movs	r3, #0
 8010706:	61bb      	str	r3, [r7, #24]
 8010708:	e001      	b.n	801070e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 801070a:	2300      	movs	r3, #0
 801070c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801070e:	69bb      	ldr	r3, [r7, #24]
 8010710:	2b01      	cmp	r3, #1
 8010712:	d110      	bne.n	8010736 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010718:	687a      	ldr	r2, [r7, #4]
 801071a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801071c:	9202      	str	r2, [sp, #8]
 801071e:	9301      	str	r3, [sp, #4]
 8010720:	69fb      	ldr	r3, [r7, #28]
 8010722:	9300      	str	r3, [sp, #0]
 8010724:	68bb      	ldr	r3, [r7, #8]
 8010726:	6a3a      	ldr	r2, [r7, #32]
 8010728:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801072a:	68f8      	ldr	r0, [r7, #12]
 801072c:	f001 fc04 	bl	8011f38 <xTaskCreateStatic>
 8010730:	4603      	mov	r3, r0
 8010732:	613b      	str	r3, [r7, #16]
 8010734:	e013      	b.n	801075e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010736:	69bb      	ldr	r3, [r7, #24]
 8010738:	2b00      	cmp	r3, #0
 801073a:	d110      	bne.n	801075e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 801073c:	6a3b      	ldr	r3, [r7, #32]
 801073e:	b29a      	uxth	r2, r3
 8010740:	f107 0310 	add.w	r3, r7, #16
 8010744:	9301      	str	r3, [sp, #4]
 8010746:	69fb      	ldr	r3, [r7, #28]
 8010748:	9300      	str	r3, [sp, #0]
 801074a:	68bb      	ldr	r3, [r7, #8]
 801074c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801074e:	68f8      	ldr	r0, [r7, #12]
 8010750:	f001 fc52 	bl	8011ff8 <xTaskCreate>
 8010754:	4603      	mov	r3, r0
 8010756:	2b01      	cmp	r3, #1
 8010758:	d001      	beq.n	801075e <osThreadNew+0x11a>
            hTask = NULL;
 801075a:	2300      	movs	r3, #0
 801075c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 801075e:	693b      	ldr	r3, [r7, #16]
}
 8010760:	4618      	mov	r0, r3
 8010762:	3728      	adds	r7, #40	@ 0x28
 8010764:	46bd      	mov	sp, r7
 8010766:	bd80      	pop	{r7, pc}

08010768 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8010768:	b580      	push	{r7, lr}
 801076a:	b088      	sub	sp, #32
 801076c:	af02      	add	r7, sp, #8
 801076e:	6078      	str	r0, [r7, #4]
 8010770:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8010776:	697b      	ldr	r3, [r7, #20]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d002      	beq.n	8010782 <osThreadFlagsSet+0x1a>
 801077c:	683b      	ldr	r3, [r7, #0]
 801077e:	2b00      	cmp	r3, #0
 8010780:	da03      	bge.n	801078a <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8010782:	f06f 0303 	mvn.w	r3, #3
 8010786:	60fb      	str	r3, [r7, #12]
 8010788:	e035      	b.n	80107f6 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 801078a:	f04f 33ff 	mov.w	r3, #4294967295
 801078e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010790:	f3ef 8305 	mrs	r3, IPSR
 8010794:	613b      	str	r3, [r7, #16]
  return(result);
 8010796:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8010798:	2b00      	cmp	r3, #0
 801079a:	d01f      	beq.n	80107dc <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 801079c:	2300      	movs	r3, #0
 801079e:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 80107a0:	f107 0308 	add.w	r3, r7, #8
 80107a4:	9300      	str	r3, [sp, #0]
 80107a6:	2300      	movs	r3, #0
 80107a8:	2201      	movs	r2, #1
 80107aa:	6839      	ldr	r1, [r7, #0]
 80107ac:	6978      	ldr	r0, [r7, #20]
 80107ae:	f002 fcdb 	bl	8013168 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 80107b2:	f107 030c 	add.w	r3, r7, #12
 80107b6:	2200      	movs	r2, #0
 80107b8:	9200      	str	r2, [sp, #0]
 80107ba:	2200      	movs	r2, #0
 80107bc:	2100      	movs	r1, #0
 80107be:	6978      	ldr	r0, [r7, #20]
 80107c0:	f002 fcd2 	bl	8013168 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 80107c4:	68bb      	ldr	r3, [r7, #8]
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d015      	beq.n	80107f6 <osThreadFlagsSet+0x8e>
 80107ca:	4b0d      	ldr	r3, [pc, #52]	@ (8010800 <osThreadFlagsSet+0x98>)
 80107cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80107d0:	601a      	str	r2, [r3, #0]
 80107d2:	f3bf 8f4f 	dsb	sy
 80107d6:	f3bf 8f6f 	isb	sy
 80107da:	e00c      	b.n	80107f6 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 80107dc:	2300      	movs	r3, #0
 80107de:	2201      	movs	r2, #1
 80107e0:	6839      	ldr	r1, [r7, #0]
 80107e2:	6978      	ldr	r0, [r7, #20]
 80107e4:	f002 fbfe 	bl	8012fe4 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80107e8:	f107 030c 	add.w	r3, r7, #12
 80107ec:	2200      	movs	r2, #0
 80107ee:	2100      	movs	r1, #0
 80107f0:	6978      	ldr	r0, [r7, #20]
 80107f2:	f002 fbf7 	bl	8012fe4 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80107f6:	68fb      	ldr	r3, [r7, #12]
}
 80107f8:	4618      	mov	r0, r3
 80107fa:	3718      	adds	r7, #24
 80107fc:	46bd      	mov	sp, r7
 80107fe:	bd80      	pop	{r7, pc}
 8010800:	e000ed04 	.word	0xe000ed04

08010804 <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 8010804:	b580      	push	{r7, lr}
 8010806:	b086      	sub	sp, #24
 8010808:	af00      	add	r7, sp, #0
 801080a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801080c:	f3ef 8305 	mrs	r3, IPSR
 8010810:	60fb      	str	r3, [r7, #12]
  return(result);
 8010812:	68fb      	ldr	r3, [r7, #12]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 8010814:	2b00      	cmp	r3, #0
 8010816:	d003      	beq.n	8010820 <osThreadFlagsClear+0x1c>
    rflags = (uint32_t)osErrorISR;
 8010818:	f06f 0305 	mvn.w	r3, #5
 801081c:	617b      	str	r3, [r7, #20]
 801081e:	e02a      	b.n	8010876 <osThreadFlagsClear+0x72>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	2b00      	cmp	r3, #0
 8010824:	da03      	bge.n	801082e <osThreadFlagsClear+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8010826:	f06f 0303 	mvn.w	r3, #3
 801082a:	617b      	str	r3, [r7, #20]
 801082c:	e023      	b.n	8010876 <osThreadFlagsClear+0x72>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 801082e:	f002 f9db 	bl	8012be8 <xTaskGetCurrentTaskHandle>
 8010832:	6138      	str	r0, [r7, #16]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 8010834:	f107 0308 	add.w	r3, r7, #8
 8010838:	2200      	movs	r2, #0
 801083a:	2100      	movs	r1, #0
 801083c:	6938      	ldr	r0, [r7, #16]
 801083e:	f002 fbd1 	bl	8012fe4 <xTaskGenericNotify>
 8010842:	4603      	mov	r3, r0
 8010844:	2b01      	cmp	r3, #1
 8010846:	d113      	bne.n	8010870 <osThreadFlagsClear+0x6c>
      rflags = cflags;
 8010848:	68bb      	ldr	r3, [r7, #8]
 801084a:	617b      	str	r3, [r7, #20]
      cflags &= ~flags;
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	43da      	mvns	r2, r3
 8010850:	68bb      	ldr	r3, [r7, #8]
 8010852:	4013      	ands	r3, r2
 8010854:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 8010856:	68b9      	ldr	r1, [r7, #8]
 8010858:	2300      	movs	r3, #0
 801085a:	2203      	movs	r2, #3
 801085c:	6938      	ldr	r0, [r7, #16]
 801085e:	f002 fbc1 	bl	8012fe4 <xTaskGenericNotify>
 8010862:	4603      	mov	r3, r0
 8010864:	2b01      	cmp	r3, #1
 8010866:	d006      	beq.n	8010876 <osThreadFlagsClear+0x72>
        rflags = (uint32_t)osError;
 8010868:	f04f 33ff 	mov.w	r3, #4294967295
 801086c:	617b      	str	r3, [r7, #20]
 801086e:	e002      	b.n	8010876 <osThreadFlagsClear+0x72>
      }
    }
    else {
      rflags = (uint32_t)osError;
 8010870:	f04f 33ff 	mov.w	r3, #4294967295
 8010874:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 8010876:	697b      	ldr	r3, [r7, #20]
}
 8010878:	4618      	mov	r0, r3
 801087a:	3718      	adds	r7, #24
 801087c:	46bd      	mov	sp, r7
 801087e:	bd80      	pop	{r7, pc}

08010880 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8010880:	b580      	push	{r7, lr}
 8010882:	b08c      	sub	sp, #48	@ 0x30
 8010884:	af00      	add	r7, sp, #0
 8010886:	60f8      	str	r0, [r7, #12]
 8010888:	60b9      	str	r1, [r7, #8]
 801088a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801088c:	f3ef 8305 	mrs	r3, IPSR
 8010890:	617b      	str	r3, [r7, #20]
  return(result);
 8010892:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8010894:	2b00      	cmp	r3, #0
 8010896:	d003      	beq.n	80108a0 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8010898:	f06f 0305 	mvn.w	r3, #5
 801089c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801089e:	e06b      	b.n	8010978 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	da03      	bge.n	80108ae <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 80108a6:	f06f 0303 	mvn.w	r3, #3
 80108aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80108ac:	e064      	b.n	8010978 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80108ae:	68bb      	ldr	r3, [r7, #8]
 80108b0:	f003 0302 	and.w	r3, r3, #2
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d002      	beq.n	80108be <osThreadFlagsWait+0x3e>
      clear = 0U;
 80108b8:	2300      	movs	r3, #0
 80108ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80108bc:	e001      	b.n	80108c2 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 80108c2:	2300      	movs	r3, #0
 80108c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 80108ca:	f001 fe45 	bl	8012558 <xTaskGetTickCount>
 80108ce:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 80108d0:	f107 0210 	add.w	r2, r7, #16
 80108d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80108d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80108d8:	2000      	movs	r0, #0
 80108da:	f002 fb23 	bl	8012f24 <xTaskNotifyWait>
 80108de:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 80108e0:	69fb      	ldr	r3, [r7, #28]
 80108e2:	2b01      	cmp	r3, #1
 80108e4:	d137      	bne.n	8010956 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 80108e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	4013      	ands	r3, r2
 80108ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 80108ee:	693b      	ldr	r3, [r7, #16]
 80108f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80108f2:	4313      	orrs	r3, r2
 80108f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 80108f6:	68bb      	ldr	r3, [r7, #8]
 80108f8:	f003 0301 	and.w	r3, r3, #1
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d00c      	beq.n	801091a <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8010900:	68fa      	ldr	r2, [r7, #12]
 8010902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010904:	4013      	ands	r3, r2
 8010906:	68fa      	ldr	r2, [r7, #12]
 8010908:	429a      	cmp	r2, r3
 801090a:	d032      	beq.n	8010972 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	2b00      	cmp	r3, #0
 8010910:	d10f      	bne.n	8010932 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8010912:	f06f 0302 	mvn.w	r3, #2
 8010916:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8010918:	e02e      	b.n	8010978 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 801091a:	68fa      	ldr	r2, [r7, #12]
 801091c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801091e:	4013      	ands	r3, r2
 8010920:	2b00      	cmp	r3, #0
 8010922:	d128      	bne.n	8010976 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	2b00      	cmp	r3, #0
 8010928:	d103      	bne.n	8010932 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 801092a:	f06f 0302 	mvn.w	r3, #2
 801092e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8010930:	e022      	b.n	8010978 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8010932:	f001 fe11 	bl	8012558 <xTaskGetTickCount>
 8010936:	4602      	mov	r2, r0
 8010938:	6a3b      	ldr	r3, [r7, #32]
 801093a:	1ad3      	subs	r3, r2, r3
 801093c:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 801093e:	69ba      	ldr	r2, [r7, #24]
 8010940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010942:	429a      	cmp	r2, r3
 8010944:	d902      	bls.n	801094c <osThreadFlagsWait+0xcc>
          tout  = 0;
 8010946:	2300      	movs	r3, #0
 8010948:	627b      	str	r3, [r7, #36]	@ 0x24
 801094a:	e00e      	b.n	801096a <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 801094c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801094e:	69bb      	ldr	r3, [r7, #24]
 8010950:	1ad3      	subs	r3, r2, r3
 8010952:	627b      	str	r3, [r7, #36]	@ 0x24
 8010954:	e009      	b.n	801096a <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d103      	bne.n	8010964 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 801095c:	f06f 0302 	mvn.w	r3, #2
 8010960:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010962:	e002      	b.n	801096a <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8010964:	f06f 0301 	mvn.w	r3, #1
 8010968:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 801096a:	69fb      	ldr	r3, [r7, #28]
 801096c:	2b00      	cmp	r3, #0
 801096e:	d1af      	bne.n	80108d0 <osThreadFlagsWait+0x50>
 8010970:	e002      	b.n	8010978 <osThreadFlagsWait+0xf8>
            break;
 8010972:	bf00      	nop
 8010974:	e000      	b.n	8010978 <osThreadFlagsWait+0xf8>
            break;
 8010976:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8010978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 801097a:	4618      	mov	r0, r3
 801097c:	3730      	adds	r7, #48	@ 0x30
 801097e:	46bd      	mov	sp, r7
 8010980:	bd80      	pop	{r7, pc}

08010982 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8010982:	b580      	push	{r7, lr}
 8010984:	b084      	sub	sp, #16
 8010986:	af00      	add	r7, sp, #0
 8010988:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801098a:	f3ef 8305 	mrs	r3, IPSR
 801098e:	60bb      	str	r3, [r7, #8]
  return(result);
 8010990:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010992:	2b00      	cmp	r3, #0
 8010994:	d003      	beq.n	801099e <osDelay+0x1c>
    stat = osErrorISR;
 8010996:	f06f 0305 	mvn.w	r3, #5
 801099a:	60fb      	str	r3, [r7, #12]
 801099c:	e007      	b.n	80109ae <osDelay+0x2c>
  }
  else {
    stat = osOK;
 801099e:	2300      	movs	r3, #0
 80109a0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d002      	beq.n	80109ae <osDelay+0x2c>
      vTaskDelay(ticks);
 80109a8:	6878      	ldr	r0, [r7, #4]
 80109aa:	f001 fc83 	bl	80122b4 <vTaskDelay>
    }
  }

  return (stat);
 80109ae:	68fb      	ldr	r3, [r7, #12]
}
 80109b0:	4618      	mov	r0, r3
 80109b2:	3710      	adds	r7, #16
 80109b4:	46bd      	mov	sp, r7
 80109b6:	bd80      	pop	{r7, pc}

080109b8 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b088      	sub	sp, #32
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80109c0:	2300      	movs	r3, #0
 80109c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80109c4:	f3ef 8305 	mrs	r3, IPSR
 80109c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80109ca:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d174      	bne.n	8010aba <osMutexNew+0x102>
    if (attr != NULL) {
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d003      	beq.n	80109de <osMutexNew+0x26>
      type = attr->attr_bits;
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	685b      	ldr	r3, [r3, #4]
 80109da:	61bb      	str	r3, [r7, #24]
 80109dc:	e001      	b.n	80109e2 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80109de:	2300      	movs	r3, #0
 80109e0:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80109e2:	69bb      	ldr	r3, [r7, #24]
 80109e4:	f003 0301 	and.w	r3, r3, #1
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d002      	beq.n	80109f2 <osMutexNew+0x3a>
      rmtx = 1U;
 80109ec:	2301      	movs	r3, #1
 80109ee:	617b      	str	r3, [r7, #20]
 80109f0:	e001      	b.n	80109f6 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80109f2:	2300      	movs	r3, #0
 80109f4:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80109f6:	69bb      	ldr	r3, [r7, #24]
 80109f8:	f003 0308 	and.w	r3, r3, #8
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d15c      	bne.n	8010aba <osMutexNew+0x102>
      mem = -1;
 8010a00:	f04f 33ff 	mov.w	r3, #4294967295
 8010a04:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d015      	beq.n	8010a38 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	689b      	ldr	r3, [r3, #8]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d006      	beq.n	8010a22 <osMutexNew+0x6a>
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	68db      	ldr	r3, [r3, #12]
 8010a18:	2b4f      	cmp	r3, #79	@ 0x4f
 8010a1a:	d902      	bls.n	8010a22 <osMutexNew+0x6a>
          mem = 1;
 8010a1c:	2301      	movs	r3, #1
 8010a1e:	613b      	str	r3, [r7, #16]
 8010a20:	e00c      	b.n	8010a3c <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	689b      	ldr	r3, [r3, #8]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d108      	bne.n	8010a3c <osMutexNew+0x84>
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	68db      	ldr	r3, [r3, #12]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d104      	bne.n	8010a3c <osMutexNew+0x84>
            mem = 0;
 8010a32:	2300      	movs	r3, #0
 8010a34:	613b      	str	r3, [r7, #16]
 8010a36:	e001      	b.n	8010a3c <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8010a38:	2300      	movs	r3, #0
 8010a3a:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8010a3c:	693b      	ldr	r3, [r7, #16]
 8010a3e:	2b01      	cmp	r3, #1
 8010a40:	d112      	bne.n	8010a68 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8010a42:	697b      	ldr	r3, [r7, #20]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d007      	beq.n	8010a58 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	689b      	ldr	r3, [r3, #8]
 8010a4c:	4619      	mov	r1, r3
 8010a4e:	2004      	movs	r0, #4
 8010a50:	f000 fc51 	bl	80112f6 <xQueueCreateMutexStatic>
 8010a54:	61f8      	str	r0, [r7, #28]
 8010a56:	e016      	b.n	8010a86 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	689b      	ldr	r3, [r3, #8]
 8010a5c:	4619      	mov	r1, r3
 8010a5e:	2001      	movs	r0, #1
 8010a60:	f000 fc49 	bl	80112f6 <xQueueCreateMutexStatic>
 8010a64:	61f8      	str	r0, [r7, #28]
 8010a66:	e00e      	b.n	8010a86 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8010a68:	693b      	ldr	r3, [r7, #16]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d10b      	bne.n	8010a86 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8010a6e:	697b      	ldr	r3, [r7, #20]
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d004      	beq.n	8010a7e <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8010a74:	2004      	movs	r0, #4
 8010a76:	f000 fc26 	bl	80112c6 <xQueueCreateMutex>
 8010a7a:	61f8      	str	r0, [r7, #28]
 8010a7c:	e003      	b.n	8010a86 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8010a7e:	2001      	movs	r0, #1
 8010a80:	f000 fc21 	bl	80112c6 <xQueueCreateMutex>
 8010a84:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8010a86:	69fb      	ldr	r3, [r7, #28]
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d00c      	beq.n	8010aa6 <osMutexNew+0xee>
        if (attr != NULL) {
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d003      	beq.n	8010a9a <osMutexNew+0xe2>
          name = attr->name;
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	60fb      	str	r3, [r7, #12]
 8010a98:	e001      	b.n	8010a9e <osMutexNew+0xe6>
        } else {
          name = NULL;
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8010a9e:	68f9      	ldr	r1, [r7, #12]
 8010aa0:	69f8      	ldr	r0, [r7, #28]
 8010aa2:	f001 f9eb 	bl	8011e7c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8010aa6:	69fb      	ldr	r3, [r7, #28]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d006      	beq.n	8010aba <osMutexNew+0x102>
 8010aac:	697b      	ldr	r3, [r7, #20]
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d003      	beq.n	8010aba <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8010ab2:	69fb      	ldr	r3, [r7, #28]
 8010ab4:	f043 0301 	orr.w	r3, r3, #1
 8010ab8:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8010aba:	69fb      	ldr	r3, [r7, #28]
}
 8010abc:	4618      	mov	r0, r3
 8010abe:	3720      	adds	r7, #32
 8010ac0:	46bd      	mov	sp, r7
 8010ac2:	bd80      	pop	{r7, pc}

08010ac4 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8010ac4:	b580      	push	{r7, lr}
 8010ac6:	b086      	sub	sp, #24
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	6078      	str	r0, [r7, #4]
 8010acc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	f023 0301 	bic.w	r3, r3, #1
 8010ad4:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	f003 0301 	and.w	r3, r3, #1
 8010adc:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8010ade:	2300      	movs	r3, #0
 8010ae0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010ae2:	f3ef 8305 	mrs	r3, IPSR
 8010ae6:	60bb      	str	r3, [r7, #8]
  return(result);
 8010ae8:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d003      	beq.n	8010af6 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8010aee:	f06f 0305 	mvn.w	r3, #5
 8010af2:	617b      	str	r3, [r7, #20]
 8010af4:	e02c      	b.n	8010b50 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8010af6:	693b      	ldr	r3, [r7, #16]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d103      	bne.n	8010b04 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8010afc:	f06f 0303 	mvn.w	r3, #3
 8010b00:	617b      	str	r3, [r7, #20]
 8010b02:	e025      	b.n	8010b50 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d011      	beq.n	8010b2e <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8010b0a:	6839      	ldr	r1, [r7, #0]
 8010b0c:	6938      	ldr	r0, [r7, #16]
 8010b0e:	f000 fc42 	bl	8011396 <xQueueTakeMutexRecursive>
 8010b12:	4603      	mov	r3, r0
 8010b14:	2b01      	cmp	r3, #1
 8010b16:	d01b      	beq.n	8010b50 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8010b18:	683b      	ldr	r3, [r7, #0]
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d003      	beq.n	8010b26 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8010b1e:	f06f 0301 	mvn.w	r3, #1
 8010b22:	617b      	str	r3, [r7, #20]
 8010b24:	e014      	b.n	8010b50 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8010b26:	f06f 0302 	mvn.w	r3, #2
 8010b2a:	617b      	str	r3, [r7, #20]
 8010b2c:	e010      	b.n	8010b50 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8010b2e:	6839      	ldr	r1, [r7, #0]
 8010b30:	6938      	ldr	r0, [r7, #16]
 8010b32:	f000 fee9 	bl	8011908 <xQueueSemaphoreTake>
 8010b36:	4603      	mov	r3, r0
 8010b38:	2b01      	cmp	r3, #1
 8010b3a:	d009      	beq.n	8010b50 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8010b3c:	683b      	ldr	r3, [r7, #0]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d003      	beq.n	8010b4a <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8010b42:	f06f 0301 	mvn.w	r3, #1
 8010b46:	617b      	str	r3, [r7, #20]
 8010b48:	e002      	b.n	8010b50 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8010b4a:	f06f 0302 	mvn.w	r3, #2
 8010b4e:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8010b50:	697b      	ldr	r3, [r7, #20]
}
 8010b52:	4618      	mov	r0, r3
 8010b54:	3718      	adds	r7, #24
 8010b56:	46bd      	mov	sp, r7
 8010b58:	bd80      	pop	{r7, pc}

08010b5a <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8010b5a:	b580      	push	{r7, lr}
 8010b5c:	b086      	sub	sp, #24
 8010b5e:	af00      	add	r7, sp, #0
 8010b60:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	f023 0301 	bic.w	r3, r3, #1
 8010b68:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	f003 0301 	and.w	r3, r3, #1
 8010b70:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8010b72:	2300      	movs	r3, #0
 8010b74:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010b76:	f3ef 8305 	mrs	r3, IPSR
 8010b7a:	60bb      	str	r3, [r7, #8]
  return(result);
 8010b7c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d003      	beq.n	8010b8a <osMutexRelease+0x30>
    stat = osErrorISR;
 8010b82:	f06f 0305 	mvn.w	r3, #5
 8010b86:	617b      	str	r3, [r7, #20]
 8010b88:	e01f      	b.n	8010bca <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8010b8a:	693b      	ldr	r3, [r7, #16]
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d103      	bne.n	8010b98 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8010b90:	f06f 0303 	mvn.w	r3, #3
 8010b94:	617b      	str	r3, [r7, #20]
 8010b96:	e018      	b.n	8010bca <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d009      	beq.n	8010bb2 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8010b9e:	6938      	ldr	r0, [r7, #16]
 8010ba0:	f000 fbc4 	bl	801132c <xQueueGiveMutexRecursive>
 8010ba4:	4603      	mov	r3, r0
 8010ba6:	2b01      	cmp	r3, #1
 8010ba8:	d00f      	beq.n	8010bca <osMutexRelease+0x70>
        stat = osErrorResource;
 8010baa:	f06f 0302 	mvn.w	r3, #2
 8010bae:	617b      	str	r3, [r7, #20]
 8010bb0:	e00b      	b.n	8010bca <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8010bb2:	2300      	movs	r3, #0
 8010bb4:	2200      	movs	r2, #0
 8010bb6:	2100      	movs	r1, #0
 8010bb8:	6938      	ldr	r0, [r7, #16]
 8010bba:	f000 fc23 	bl	8011404 <xQueueGenericSend>
 8010bbe:	4603      	mov	r3, r0
 8010bc0:	2b01      	cmp	r3, #1
 8010bc2:	d002      	beq.n	8010bca <osMutexRelease+0x70>
        stat = osErrorResource;
 8010bc4:	f06f 0302 	mvn.w	r3, #2
 8010bc8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8010bca:	697b      	ldr	r3, [r7, #20]
}
 8010bcc:	4618      	mov	r0, r3
 8010bce:	3718      	adds	r7, #24
 8010bd0:	46bd      	mov	sp, r7
 8010bd2:	bd80      	pop	{r7, pc}

08010bd4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	b08a      	sub	sp, #40	@ 0x28
 8010bd8:	af02      	add	r7, sp, #8
 8010bda:	60f8      	str	r0, [r7, #12]
 8010bdc:	60b9      	str	r1, [r7, #8]
 8010bde:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8010be0:	2300      	movs	r3, #0
 8010be2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010be4:	f3ef 8305 	mrs	r3, IPSR
 8010be8:	613b      	str	r3, [r7, #16]
  return(result);
 8010bea:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d15f      	bne.n	8010cb0 <osMessageQueueNew+0xdc>
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	2b00      	cmp	r3, #0
 8010bf4:	d05c      	beq.n	8010cb0 <osMessageQueueNew+0xdc>
 8010bf6:	68bb      	ldr	r3, [r7, #8]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d059      	beq.n	8010cb0 <osMessageQueueNew+0xdc>
    mem = -1;
 8010bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8010c00:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d029      	beq.n	8010c5c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	689b      	ldr	r3, [r3, #8]
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d012      	beq.n	8010c36 <osMessageQueueNew+0x62>
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	68db      	ldr	r3, [r3, #12]
 8010c14:	2b4f      	cmp	r3, #79	@ 0x4f
 8010c16:	d90e      	bls.n	8010c36 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d00a      	beq.n	8010c36 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	695a      	ldr	r2, [r3, #20]
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	68b9      	ldr	r1, [r7, #8]
 8010c28:	fb01 f303 	mul.w	r3, r1, r3
 8010c2c:	429a      	cmp	r2, r3
 8010c2e:	d302      	bcc.n	8010c36 <osMessageQueueNew+0x62>
        mem = 1;
 8010c30:	2301      	movs	r3, #1
 8010c32:	61bb      	str	r3, [r7, #24]
 8010c34:	e014      	b.n	8010c60 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	689b      	ldr	r3, [r3, #8]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d110      	bne.n	8010c60 <osMessageQueueNew+0x8c>
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	68db      	ldr	r3, [r3, #12]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d10c      	bne.n	8010c60 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d108      	bne.n	8010c60 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	695b      	ldr	r3, [r3, #20]
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d104      	bne.n	8010c60 <osMessageQueueNew+0x8c>
          mem = 0;
 8010c56:	2300      	movs	r3, #0
 8010c58:	61bb      	str	r3, [r7, #24]
 8010c5a:	e001      	b.n	8010c60 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8010c5c:	2300      	movs	r3, #0
 8010c5e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010c60:	69bb      	ldr	r3, [r7, #24]
 8010c62:	2b01      	cmp	r3, #1
 8010c64:	d10b      	bne.n	8010c7e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	691a      	ldr	r2, [r3, #16]
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	689b      	ldr	r3, [r3, #8]
 8010c6e:	2100      	movs	r1, #0
 8010c70:	9100      	str	r1, [sp, #0]
 8010c72:	68b9      	ldr	r1, [r7, #8]
 8010c74:	68f8      	ldr	r0, [r7, #12]
 8010c76:	f000 fa31 	bl	80110dc <xQueueGenericCreateStatic>
 8010c7a:	61f8      	str	r0, [r7, #28]
 8010c7c:	e008      	b.n	8010c90 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8010c7e:	69bb      	ldr	r3, [r7, #24]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d105      	bne.n	8010c90 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8010c84:	2200      	movs	r2, #0
 8010c86:	68b9      	ldr	r1, [r7, #8]
 8010c88:	68f8      	ldr	r0, [r7, #12]
 8010c8a:	f000 faa4 	bl	80111d6 <xQueueGenericCreate>
 8010c8e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8010c90:	69fb      	ldr	r3, [r7, #28]
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d00c      	beq.n	8010cb0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d003      	beq.n	8010ca4 <osMessageQueueNew+0xd0>
        name = attr->name;
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	617b      	str	r3, [r7, #20]
 8010ca2:	e001      	b.n	8010ca8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8010ca4:	2300      	movs	r3, #0
 8010ca6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8010ca8:	6979      	ldr	r1, [r7, #20]
 8010caa:	69f8      	ldr	r0, [r7, #28]
 8010cac:	f001 f8e6 	bl	8011e7c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8010cb0:	69fb      	ldr	r3, [r7, #28]
}
 8010cb2:	4618      	mov	r0, r3
 8010cb4:	3720      	adds	r7, #32
 8010cb6:	46bd      	mov	sp, r7
 8010cb8:	bd80      	pop	{r7, pc}
	...

08010cbc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8010cbc:	b580      	push	{r7, lr}
 8010cbe:	b088      	sub	sp, #32
 8010cc0:	af00      	add	r7, sp, #0
 8010cc2:	60f8      	str	r0, [r7, #12]
 8010cc4:	60b9      	str	r1, [r7, #8]
 8010cc6:	603b      	str	r3, [r7, #0]
 8010cc8:	4613      	mov	r3, r2
 8010cca:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8010cd0:	2300      	movs	r3, #0
 8010cd2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010cd4:	f3ef 8305 	mrs	r3, IPSR
 8010cd8:	617b      	str	r3, [r7, #20]
  return(result);
 8010cda:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d028      	beq.n	8010d32 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010ce0:	69bb      	ldr	r3, [r7, #24]
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d005      	beq.n	8010cf2 <osMessageQueuePut+0x36>
 8010ce6:	68bb      	ldr	r3, [r7, #8]
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	d002      	beq.n	8010cf2 <osMessageQueuePut+0x36>
 8010cec:	683b      	ldr	r3, [r7, #0]
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d003      	beq.n	8010cfa <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8010cf2:	f06f 0303 	mvn.w	r3, #3
 8010cf6:	61fb      	str	r3, [r7, #28]
 8010cf8:	e038      	b.n	8010d6c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8010cfa:	2300      	movs	r3, #0
 8010cfc:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8010cfe:	f107 0210 	add.w	r2, r7, #16
 8010d02:	2300      	movs	r3, #0
 8010d04:	68b9      	ldr	r1, [r7, #8]
 8010d06:	69b8      	ldr	r0, [r7, #24]
 8010d08:	f000 fc7e 	bl	8011608 <xQueueGenericSendFromISR>
 8010d0c:	4603      	mov	r3, r0
 8010d0e:	2b01      	cmp	r3, #1
 8010d10:	d003      	beq.n	8010d1a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8010d12:	f06f 0302 	mvn.w	r3, #2
 8010d16:	61fb      	str	r3, [r7, #28]
 8010d18:	e028      	b.n	8010d6c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8010d1a:	693b      	ldr	r3, [r7, #16]
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d025      	beq.n	8010d6c <osMessageQueuePut+0xb0>
 8010d20:	4b15      	ldr	r3, [pc, #84]	@ (8010d78 <osMessageQueuePut+0xbc>)
 8010d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010d26:	601a      	str	r2, [r3, #0]
 8010d28:	f3bf 8f4f 	dsb	sy
 8010d2c:	f3bf 8f6f 	isb	sy
 8010d30:	e01c      	b.n	8010d6c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010d32:	69bb      	ldr	r3, [r7, #24]
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d002      	beq.n	8010d3e <osMessageQueuePut+0x82>
 8010d38:	68bb      	ldr	r3, [r7, #8]
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d103      	bne.n	8010d46 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8010d3e:	f06f 0303 	mvn.w	r3, #3
 8010d42:	61fb      	str	r3, [r7, #28]
 8010d44:	e012      	b.n	8010d6c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010d46:	2300      	movs	r3, #0
 8010d48:	683a      	ldr	r2, [r7, #0]
 8010d4a:	68b9      	ldr	r1, [r7, #8]
 8010d4c:	69b8      	ldr	r0, [r7, #24]
 8010d4e:	f000 fb59 	bl	8011404 <xQueueGenericSend>
 8010d52:	4603      	mov	r3, r0
 8010d54:	2b01      	cmp	r3, #1
 8010d56:	d009      	beq.n	8010d6c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8010d58:	683b      	ldr	r3, [r7, #0]
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d003      	beq.n	8010d66 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8010d5e:	f06f 0301 	mvn.w	r3, #1
 8010d62:	61fb      	str	r3, [r7, #28]
 8010d64:	e002      	b.n	8010d6c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8010d66:	f06f 0302 	mvn.w	r3, #2
 8010d6a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010d6c:	69fb      	ldr	r3, [r7, #28]
}
 8010d6e:	4618      	mov	r0, r3
 8010d70:	3720      	adds	r7, #32
 8010d72:	46bd      	mov	sp, r7
 8010d74:	bd80      	pop	{r7, pc}
 8010d76:	bf00      	nop
 8010d78:	e000ed04 	.word	0xe000ed04

08010d7c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8010d7c:	b580      	push	{r7, lr}
 8010d7e:	b088      	sub	sp, #32
 8010d80:	af00      	add	r7, sp, #0
 8010d82:	60f8      	str	r0, [r7, #12]
 8010d84:	60b9      	str	r1, [r7, #8]
 8010d86:	607a      	str	r2, [r7, #4]
 8010d88:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8010d8e:	2300      	movs	r3, #0
 8010d90:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010d92:	f3ef 8305 	mrs	r3, IPSR
 8010d96:	617b      	str	r3, [r7, #20]
  return(result);
 8010d98:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d028      	beq.n	8010df0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010d9e:	69bb      	ldr	r3, [r7, #24]
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d005      	beq.n	8010db0 <osMessageQueueGet+0x34>
 8010da4:	68bb      	ldr	r3, [r7, #8]
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d002      	beq.n	8010db0 <osMessageQueueGet+0x34>
 8010daa:	683b      	ldr	r3, [r7, #0]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d003      	beq.n	8010db8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8010db0:	f06f 0303 	mvn.w	r3, #3
 8010db4:	61fb      	str	r3, [r7, #28]
 8010db6:	e037      	b.n	8010e28 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8010db8:	2300      	movs	r3, #0
 8010dba:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8010dbc:	f107 0310 	add.w	r3, r7, #16
 8010dc0:	461a      	mov	r2, r3
 8010dc2:	68b9      	ldr	r1, [r7, #8]
 8010dc4:	69b8      	ldr	r0, [r7, #24]
 8010dc6:	f000 feaf 	bl	8011b28 <xQueueReceiveFromISR>
 8010dca:	4603      	mov	r3, r0
 8010dcc:	2b01      	cmp	r3, #1
 8010dce:	d003      	beq.n	8010dd8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8010dd0:	f06f 0302 	mvn.w	r3, #2
 8010dd4:	61fb      	str	r3, [r7, #28]
 8010dd6:	e027      	b.n	8010e28 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8010dd8:	693b      	ldr	r3, [r7, #16]
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d024      	beq.n	8010e28 <osMessageQueueGet+0xac>
 8010dde:	4b15      	ldr	r3, [pc, #84]	@ (8010e34 <osMessageQueueGet+0xb8>)
 8010de0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010de4:	601a      	str	r2, [r3, #0]
 8010de6:	f3bf 8f4f 	dsb	sy
 8010dea:	f3bf 8f6f 	isb	sy
 8010dee:	e01b      	b.n	8010e28 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010df0:	69bb      	ldr	r3, [r7, #24]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d002      	beq.n	8010dfc <osMessageQueueGet+0x80>
 8010df6:	68bb      	ldr	r3, [r7, #8]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d103      	bne.n	8010e04 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8010dfc:	f06f 0303 	mvn.w	r3, #3
 8010e00:	61fb      	str	r3, [r7, #28]
 8010e02:	e011      	b.n	8010e28 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010e04:	683a      	ldr	r2, [r7, #0]
 8010e06:	68b9      	ldr	r1, [r7, #8]
 8010e08:	69b8      	ldr	r0, [r7, #24]
 8010e0a:	f000 fc9b 	bl	8011744 <xQueueReceive>
 8010e0e:	4603      	mov	r3, r0
 8010e10:	2b01      	cmp	r3, #1
 8010e12:	d009      	beq.n	8010e28 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8010e14:	683b      	ldr	r3, [r7, #0]
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d003      	beq.n	8010e22 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8010e1a:	f06f 0301 	mvn.w	r3, #1
 8010e1e:	61fb      	str	r3, [r7, #28]
 8010e20:	e002      	b.n	8010e28 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8010e22:	f06f 0302 	mvn.w	r3, #2
 8010e26:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010e28:	69fb      	ldr	r3, [r7, #28]
}
 8010e2a:	4618      	mov	r0, r3
 8010e2c:	3720      	adds	r7, #32
 8010e2e:	46bd      	mov	sp, r7
 8010e30:	bd80      	pop	{r7, pc}
 8010e32:	bf00      	nop
 8010e34:	e000ed04 	.word	0xe000ed04

08010e38 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010e38:	b480      	push	{r7}
 8010e3a:	b085      	sub	sp, #20
 8010e3c:	af00      	add	r7, sp, #0
 8010e3e:	60f8      	str	r0, [r7, #12]
 8010e40:	60b9      	str	r1, [r7, #8]
 8010e42:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	4a07      	ldr	r2, [pc, #28]	@ (8010e64 <vApplicationGetIdleTaskMemory+0x2c>)
 8010e48:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8010e4a:	68bb      	ldr	r3, [r7, #8]
 8010e4c:	4a06      	ldr	r2, [pc, #24]	@ (8010e68 <vApplicationGetIdleTaskMemory+0x30>)
 8010e4e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	2280      	movs	r2, #128	@ 0x80
 8010e54:	601a      	str	r2, [r3, #0]
}
 8010e56:	bf00      	nop
 8010e58:	3714      	adds	r7, #20
 8010e5a:	46bd      	mov	sp, r7
 8010e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e60:	4770      	bx	lr
 8010e62:	bf00      	nop
 8010e64:	200015b8 	.word	0x200015b8
 8010e68:	20001660 	.word	0x20001660

08010e6c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8010e6c:	b480      	push	{r7}
 8010e6e:	b085      	sub	sp, #20
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	60f8      	str	r0, [r7, #12]
 8010e74:	60b9      	str	r1, [r7, #8]
 8010e76:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010e78:	68fb      	ldr	r3, [r7, #12]
 8010e7a:	4a07      	ldr	r2, [pc, #28]	@ (8010e98 <vApplicationGetTimerTaskMemory+0x2c>)
 8010e7c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8010e7e:	68bb      	ldr	r3, [r7, #8]
 8010e80:	4a06      	ldr	r2, [pc, #24]	@ (8010e9c <vApplicationGetTimerTaskMemory+0x30>)
 8010e82:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010e8a:	601a      	str	r2, [r3, #0]
}
 8010e8c:	bf00      	nop
 8010e8e:	3714      	adds	r7, #20
 8010e90:	46bd      	mov	sp, r7
 8010e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e96:	4770      	bx	lr
 8010e98:	20001860 	.word	0x20001860
 8010e9c:	20001908 	.word	0x20001908

08010ea0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010ea0:	b480      	push	{r7}
 8010ea2:	b083      	sub	sp, #12
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	f103 0208 	add.w	r2, r3, #8
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8010eb8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	f103 0208 	add.w	r2, r3, #8
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	f103 0208 	add.w	r2, r3, #8
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	2200      	movs	r2, #0
 8010ed2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010ed4:	bf00      	nop
 8010ed6:	370c      	adds	r7, #12
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ede:	4770      	bx	lr

08010ee0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	b083      	sub	sp, #12
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	2200      	movs	r2, #0
 8010eec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010eee:	bf00      	nop
 8010ef0:	370c      	adds	r7, #12
 8010ef2:	46bd      	mov	sp, r7
 8010ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef8:	4770      	bx	lr

08010efa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010efa:	b480      	push	{r7}
 8010efc:	b085      	sub	sp, #20
 8010efe:	af00      	add	r7, sp, #0
 8010f00:	6078      	str	r0, [r7, #4]
 8010f02:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	685b      	ldr	r3, [r3, #4]
 8010f08:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010f0a:	683b      	ldr	r3, [r7, #0]
 8010f0c:	68fa      	ldr	r2, [r7, #12]
 8010f0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	689a      	ldr	r2, [r3, #8]
 8010f14:	683b      	ldr	r3, [r7, #0]
 8010f16:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010f18:	68fb      	ldr	r3, [r7, #12]
 8010f1a:	689b      	ldr	r3, [r3, #8]
 8010f1c:	683a      	ldr	r2, [r7, #0]
 8010f1e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	683a      	ldr	r2, [r7, #0]
 8010f24:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010f26:	683b      	ldr	r3, [r7, #0]
 8010f28:	687a      	ldr	r2, [r7, #4]
 8010f2a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	1c5a      	adds	r2, r3, #1
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	601a      	str	r2, [r3, #0]
}
 8010f36:	bf00      	nop
 8010f38:	3714      	adds	r7, #20
 8010f3a:	46bd      	mov	sp, r7
 8010f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f40:	4770      	bx	lr

08010f42 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010f42:	b480      	push	{r7}
 8010f44:	b085      	sub	sp, #20
 8010f46:	af00      	add	r7, sp, #0
 8010f48:	6078      	str	r0, [r7, #4]
 8010f4a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010f4c:	683b      	ldr	r3, [r7, #0]
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010f52:	68bb      	ldr	r3, [r7, #8]
 8010f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f58:	d103      	bne.n	8010f62 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	691b      	ldr	r3, [r3, #16]
 8010f5e:	60fb      	str	r3, [r7, #12]
 8010f60:	e00c      	b.n	8010f7c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	3308      	adds	r3, #8
 8010f66:	60fb      	str	r3, [r7, #12]
 8010f68:	e002      	b.n	8010f70 <vListInsert+0x2e>
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	685b      	ldr	r3, [r3, #4]
 8010f6e:	60fb      	str	r3, [r7, #12]
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	685b      	ldr	r3, [r3, #4]
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	68ba      	ldr	r2, [r7, #8]
 8010f78:	429a      	cmp	r2, r3
 8010f7a:	d2f6      	bcs.n	8010f6a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	685a      	ldr	r2, [r3, #4]
 8010f80:	683b      	ldr	r3, [r7, #0]
 8010f82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010f84:	683b      	ldr	r3, [r7, #0]
 8010f86:	685b      	ldr	r3, [r3, #4]
 8010f88:	683a      	ldr	r2, [r7, #0]
 8010f8a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010f8c:	683b      	ldr	r3, [r7, #0]
 8010f8e:	68fa      	ldr	r2, [r7, #12]
 8010f90:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	683a      	ldr	r2, [r7, #0]
 8010f96:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010f98:	683b      	ldr	r3, [r7, #0]
 8010f9a:	687a      	ldr	r2, [r7, #4]
 8010f9c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	1c5a      	adds	r2, r3, #1
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	601a      	str	r2, [r3, #0]
}
 8010fa8:	bf00      	nop
 8010faa:	3714      	adds	r7, #20
 8010fac:	46bd      	mov	sp, r7
 8010fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fb2:	4770      	bx	lr

08010fb4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010fb4:	b480      	push	{r7}
 8010fb6:	b085      	sub	sp, #20
 8010fb8:	af00      	add	r7, sp, #0
 8010fba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	691b      	ldr	r3, [r3, #16]
 8010fc0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	685b      	ldr	r3, [r3, #4]
 8010fc6:	687a      	ldr	r2, [r7, #4]
 8010fc8:	6892      	ldr	r2, [r2, #8]
 8010fca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	689b      	ldr	r3, [r3, #8]
 8010fd0:	687a      	ldr	r2, [r7, #4]
 8010fd2:	6852      	ldr	r2, [r2, #4]
 8010fd4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	685b      	ldr	r3, [r3, #4]
 8010fda:	687a      	ldr	r2, [r7, #4]
 8010fdc:	429a      	cmp	r2, r3
 8010fde:	d103      	bne.n	8010fe8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	689a      	ldr	r2, [r3, #8]
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	2200      	movs	r2, #0
 8010fec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	1e5a      	subs	r2, r3, #1
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	681b      	ldr	r3, [r3, #0]
}
 8010ffc:	4618      	mov	r0, r3
 8010ffe:	3714      	adds	r7, #20
 8011000:	46bd      	mov	sp, r7
 8011002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011006:	4770      	bx	lr

08011008 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011008:	b580      	push	{r7, lr}
 801100a:	b084      	sub	sp, #16
 801100c:	af00      	add	r7, sp, #0
 801100e:	6078      	str	r0, [r7, #4]
 8011010:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	2b00      	cmp	r3, #0
 801101a:	d10b      	bne.n	8011034 <xQueueGenericReset+0x2c>
	__asm volatile
 801101c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011020:	f383 8811 	msr	BASEPRI, r3
 8011024:	f3bf 8f6f 	isb	sy
 8011028:	f3bf 8f4f 	dsb	sy
 801102c:	60bb      	str	r3, [r7, #8]
}
 801102e:	bf00      	nop
 8011030:	bf00      	nop
 8011032:	e7fd      	b.n	8011030 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011034:	f002 fe60 	bl	8013cf8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	681a      	ldr	r2, [r3, #0]
 801103c:	68fb      	ldr	r3, [r7, #12]
 801103e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011040:	68f9      	ldr	r1, [r7, #12]
 8011042:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011044:	fb01 f303 	mul.w	r3, r1, r3
 8011048:	441a      	add	r2, r3
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801104e:	68fb      	ldr	r3, [r7, #12]
 8011050:	2200      	movs	r2, #0
 8011052:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	681a      	ldr	r2, [r3, #0]
 8011058:	68fb      	ldr	r3, [r7, #12]
 801105a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	681a      	ldr	r2, [r3, #0]
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011064:	3b01      	subs	r3, #1
 8011066:	68f9      	ldr	r1, [r7, #12]
 8011068:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801106a:	fb01 f303 	mul.w	r3, r1, r3
 801106e:	441a      	add	r2, r3
 8011070:	68fb      	ldr	r3, [r7, #12]
 8011072:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	22ff      	movs	r2, #255	@ 0xff
 8011078:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	22ff      	movs	r2, #255	@ 0xff
 8011080:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011084:	683b      	ldr	r3, [r7, #0]
 8011086:	2b00      	cmp	r3, #0
 8011088:	d114      	bne.n	80110b4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	691b      	ldr	r3, [r3, #16]
 801108e:	2b00      	cmp	r3, #0
 8011090:	d01a      	beq.n	80110c8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	3310      	adds	r3, #16
 8011096:	4618      	mov	r0, r3
 8011098:	f001 fbe0 	bl	801285c <xTaskRemoveFromEventList>
 801109c:	4603      	mov	r3, r0
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d012      	beq.n	80110c8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80110a2:	4b0d      	ldr	r3, [pc, #52]	@ (80110d8 <xQueueGenericReset+0xd0>)
 80110a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80110a8:	601a      	str	r2, [r3, #0]
 80110aa:	f3bf 8f4f 	dsb	sy
 80110ae:	f3bf 8f6f 	isb	sy
 80110b2:	e009      	b.n	80110c8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	3310      	adds	r3, #16
 80110b8:	4618      	mov	r0, r3
 80110ba:	f7ff fef1 	bl	8010ea0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80110be:	68fb      	ldr	r3, [r7, #12]
 80110c0:	3324      	adds	r3, #36	@ 0x24
 80110c2:	4618      	mov	r0, r3
 80110c4:	f7ff feec 	bl	8010ea0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80110c8:	f002 fe48 	bl	8013d5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80110cc:	2301      	movs	r3, #1
}
 80110ce:	4618      	mov	r0, r3
 80110d0:	3710      	adds	r7, #16
 80110d2:	46bd      	mov	sp, r7
 80110d4:	bd80      	pop	{r7, pc}
 80110d6:	bf00      	nop
 80110d8:	e000ed04 	.word	0xe000ed04

080110dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80110dc:	b580      	push	{r7, lr}
 80110de:	b08e      	sub	sp, #56	@ 0x38
 80110e0:	af02      	add	r7, sp, #8
 80110e2:	60f8      	str	r0, [r7, #12]
 80110e4:	60b9      	str	r1, [r7, #8]
 80110e6:	607a      	str	r2, [r7, #4]
 80110e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80110ea:	68fb      	ldr	r3, [r7, #12]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d10b      	bne.n	8011108 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80110f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110f4:	f383 8811 	msr	BASEPRI, r3
 80110f8:	f3bf 8f6f 	isb	sy
 80110fc:	f3bf 8f4f 	dsb	sy
 8011100:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011102:	bf00      	nop
 8011104:	bf00      	nop
 8011106:	e7fd      	b.n	8011104 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011108:	683b      	ldr	r3, [r7, #0]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d10b      	bne.n	8011126 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801110e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011112:	f383 8811 	msr	BASEPRI, r3
 8011116:	f3bf 8f6f 	isb	sy
 801111a:	f3bf 8f4f 	dsb	sy
 801111e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011120:	bf00      	nop
 8011122:	bf00      	nop
 8011124:	e7fd      	b.n	8011122 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d002      	beq.n	8011132 <xQueueGenericCreateStatic+0x56>
 801112c:	68bb      	ldr	r3, [r7, #8]
 801112e:	2b00      	cmp	r3, #0
 8011130:	d001      	beq.n	8011136 <xQueueGenericCreateStatic+0x5a>
 8011132:	2301      	movs	r3, #1
 8011134:	e000      	b.n	8011138 <xQueueGenericCreateStatic+0x5c>
 8011136:	2300      	movs	r3, #0
 8011138:	2b00      	cmp	r3, #0
 801113a:	d10b      	bne.n	8011154 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 801113c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011140:	f383 8811 	msr	BASEPRI, r3
 8011144:	f3bf 8f6f 	isb	sy
 8011148:	f3bf 8f4f 	dsb	sy
 801114c:	623b      	str	r3, [r7, #32]
}
 801114e:	bf00      	nop
 8011150:	bf00      	nop
 8011152:	e7fd      	b.n	8011150 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	2b00      	cmp	r3, #0
 8011158:	d102      	bne.n	8011160 <xQueueGenericCreateStatic+0x84>
 801115a:	68bb      	ldr	r3, [r7, #8]
 801115c:	2b00      	cmp	r3, #0
 801115e:	d101      	bne.n	8011164 <xQueueGenericCreateStatic+0x88>
 8011160:	2301      	movs	r3, #1
 8011162:	e000      	b.n	8011166 <xQueueGenericCreateStatic+0x8a>
 8011164:	2300      	movs	r3, #0
 8011166:	2b00      	cmp	r3, #0
 8011168:	d10b      	bne.n	8011182 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801116a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801116e:	f383 8811 	msr	BASEPRI, r3
 8011172:	f3bf 8f6f 	isb	sy
 8011176:	f3bf 8f4f 	dsb	sy
 801117a:	61fb      	str	r3, [r7, #28]
}
 801117c:	bf00      	nop
 801117e:	bf00      	nop
 8011180:	e7fd      	b.n	801117e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011182:	2350      	movs	r3, #80	@ 0x50
 8011184:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011186:	697b      	ldr	r3, [r7, #20]
 8011188:	2b50      	cmp	r3, #80	@ 0x50
 801118a:	d00b      	beq.n	80111a4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 801118c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011190:	f383 8811 	msr	BASEPRI, r3
 8011194:	f3bf 8f6f 	isb	sy
 8011198:	f3bf 8f4f 	dsb	sy
 801119c:	61bb      	str	r3, [r7, #24]
}
 801119e:	bf00      	nop
 80111a0:	bf00      	nop
 80111a2:	e7fd      	b.n	80111a0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80111a4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80111a6:	683b      	ldr	r3, [r7, #0]
 80111a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80111aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d00d      	beq.n	80111cc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80111b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111b2:	2201      	movs	r2, #1
 80111b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80111b8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80111bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111be:	9300      	str	r3, [sp, #0]
 80111c0:	4613      	mov	r3, r2
 80111c2:	687a      	ldr	r2, [r7, #4]
 80111c4:	68b9      	ldr	r1, [r7, #8]
 80111c6:	68f8      	ldr	r0, [r7, #12]
 80111c8:	f000 f840 	bl	801124c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80111cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80111ce:	4618      	mov	r0, r3
 80111d0:	3730      	adds	r7, #48	@ 0x30
 80111d2:	46bd      	mov	sp, r7
 80111d4:	bd80      	pop	{r7, pc}

080111d6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80111d6:	b580      	push	{r7, lr}
 80111d8:	b08a      	sub	sp, #40	@ 0x28
 80111da:	af02      	add	r7, sp, #8
 80111dc:	60f8      	str	r0, [r7, #12]
 80111de:	60b9      	str	r1, [r7, #8]
 80111e0:	4613      	mov	r3, r2
 80111e2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80111e4:	68fb      	ldr	r3, [r7, #12]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d10b      	bne.n	8011202 <xQueueGenericCreate+0x2c>
	__asm volatile
 80111ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111ee:	f383 8811 	msr	BASEPRI, r3
 80111f2:	f3bf 8f6f 	isb	sy
 80111f6:	f3bf 8f4f 	dsb	sy
 80111fa:	613b      	str	r3, [r7, #16]
}
 80111fc:	bf00      	nop
 80111fe:	bf00      	nop
 8011200:	e7fd      	b.n	80111fe <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011202:	68fb      	ldr	r3, [r7, #12]
 8011204:	68ba      	ldr	r2, [r7, #8]
 8011206:	fb02 f303 	mul.w	r3, r2, r3
 801120a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801120c:	69fb      	ldr	r3, [r7, #28]
 801120e:	3350      	adds	r3, #80	@ 0x50
 8011210:	4618      	mov	r0, r3
 8011212:	f002 fe93 	bl	8013f3c <pvPortMalloc>
 8011216:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011218:	69bb      	ldr	r3, [r7, #24]
 801121a:	2b00      	cmp	r3, #0
 801121c:	d011      	beq.n	8011242 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801121e:	69bb      	ldr	r3, [r7, #24]
 8011220:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011222:	697b      	ldr	r3, [r7, #20]
 8011224:	3350      	adds	r3, #80	@ 0x50
 8011226:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011228:	69bb      	ldr	r3, [r7, #24]
 801122a:	2200      	movs	r2, #0
 801122c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011230:	79fa      	ldrb	r2, [r7, #7]
 8011232:	69bb      	ldr	r3, [r7, #24]
 8011234:	9300      	str	r3, [sp, #0]
 8011236:	4613      	mov	r3, r2
 8011238:	697a      	ldr	r2, [r7, #20]
 801123a:	68b9      	ldr	r1, [r7, #8]
 801123c:	68f8      	ldr	r0, [r7, #12]
 801123e:	f000 f805 	bl	801124c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011242:	69bb      	ldr	r3, [r7, #24]
	}
 8011244:	4618      	mov	r0, r3
 8011246:	3720      	adds	r7, #32
 8011248:	46bd      	mov	sp, r7
 801124a:	bd80      	pop	{r7, pc}

0801124c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801124c:	b580      	push	{r7, lr}
 801124e:	b084      	sub	sp, #16
 8011250:	af00      	add	r7, sp, #0
 8011252:	60f8      	str	r0, [r7, #12]
 8011254:	60b9      	str	r1, [r7, #8]
 8011256:	607a      	str	r2, [r7, #4]
 8011258:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801125a:	68bb      	ldr	r3, [r7, #8]
 801125c:	2b00      	cmp	r3, #0
 801125e:	d103      	bne.n	8011268 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011260:	69bb      	ldr	r3, [r7, #24]
 8011262:	69ba      	ldr	r2, [r7, #24]
 8011264:	601a      	str	r2, [r3, #0]
 8011266:	e002      	b.n	801126e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011268:	69bb      	ldr	r3, [r7, #24]
 801126a:	687a      	ldr	r2, [r7, #4]
 801126c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801126e:	69bb      	ldr	r3, [r7, #24]
 8011270:	68fa      	ldr	r2, [r7, #12]
 8011272:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011274:	69bb      	ldr	r3, [r7, #24]
 8011276:	68ba      	ldr	r2, [r7, #8]
 8011278:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801127a:	2101      	movs	r1, #1
 801127c:	69b8      	ldr	r0, [r7, #24]
 801127e:	f7ff fec3 	bl	8011008 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011282:	69bb      	ldr	r3, [r7, #24]
 8011284:	78fa      	ldrb	r2, [r7, #3]
 8011286:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801128a:	bf00      	nop
 801128c:	3710      	adds	r7, #16
 801128e:	46bd      	mov	sp, r7
 8011290:	bd80      	pop	{r7, pc}

08011292 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8011292:	b580      	push	{r7, lr}
 8011294:	b082      	sub	sp, #8
 8011296:	af00      	add	r7, sp, #0
 8011298:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	2b00      	cmp	r3, #0
 801129e:	d00e      	beq.n	80112be <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	2200      	movs	r2, #0
 80112a4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	2200      	movs	r2, #0
 80112aa:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	2200      	movs	r2, #0
 80112b0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80112b2:	2300      	movs	r3, #0
 80112b4:	2200      	movs	r2, #0
 80112b6:	2100      	movs	r1, #0
 80112b8:	6878      	ldr	r0, [r7, #4]
 80112ba:	f000 f8a3 	bl	8011404 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80112be:	bf00      	nop
 80112c0:	3708      	adds	r7, #8
 80112c2:	46bd      	mov	sp, r7
 80112c4:	bd80      	pop	{r7, pc}

080112c6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80112c6:	b580      	push	{r7, lr}
 80112c8:	b086      	sub	sp, #24
 80112ca:	af00      	add	r7, sp, #0
 80112cc:	4603      	mov	r3, r0
 80112ce:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80112d0:	2301      	movs	r3, #1
 80112d2:	617b      	str	r3, [r7, #20]
 80112d4:	2300      	movs	r3, #0
 80112d6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80112d8:	79fb      	ldrb	r3, [r7, #7]
 80112da:	461a      	mov	r2, r3
 80112dc:	6939      	ldr	r1, [r7, #16]
 80112de:	6978      	ldr	r0, [r7, #20]
 80112e0:	f7ff ff79 	bl	80111d6 <xQueueGenericCreate>
 80112e4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80112e6:	68f8      	ldr	r0, [r7, #12]
 80112e8:	f7ff ffd3 	bl	8011292 <prvInitialiseMutex>

		return xNewQueue;
 80112ec:	68fb      	ldr	r3, [r7, #12]
	}
 80112ee:	4618      	mov	r0, r3
 80112f0:	3718      	adds	r7, #24
 80112f2:	46bd      	mov	sp, r7
 80112f4:	bd80      	pop	{r7, pc}

080112f6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80112f6:	b580      	push	{r7, lr}
 80112f8:	b088      	sub	sp, #32
 80112fa:	af02      	add	r7, sp, #8
 80112fc:	4603      	mov	r3, r0
 80112fe:	6039      	str	r1, [r7, #0]
 8011300:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8011302:	2301      	movs	r3, #1
 8011304:	617b      	str	r3, [r7, #20]
 8011306:	2300      	movs	r3, #0
 8011308:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801130a:	79fb      	ldrb	r3, [r7, #7]
 801130c:	9300      	str	r3, [sp, #0]
 801130e:	683b      	ldr	r3, [r7, #0]
 8011310:	2200      	movs	r2, #0
 8011312:	6939      	ldr	r1, [r7, #16]
 8011314:	6978      	ldr	r0, [r7, #20]
 8011316:	f7ff fee1 	bl	80110dc <xQueueGenericCreateStatic>
 801131a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801131c:	68f8      	ldr	r0, [r7, #12]
 801131e:	f7ff ffb8 	bl	8011292 <prvInitialiseMutex>

		return xNewQueue;
 8011322:	68fb      	ldr	r3, [r7, #12]
	}
 8011324:	4618      	mov	r0, r3
 8011326:	3718      	adds	r7, #24
 8011328:	46bd      	mov	sp, r7
 801132a:	bd80      	pop	{r7, pc}

0801132c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 801132c:	b590      	push	{r4, r7, lr}
 801132e:	b087      	sub	sp, #28
 8011330:	af00      	add	r7, sp, #0
 8011332:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8011338:	693b      	ldr	r3, [r7, #16]
 801133a:	2b00      	cmp	r3, #0
 801133c:	d10b      	bne.n	8011356 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 801133e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011342:	f383 8811 	msr	BASEPRI, r3
 8011346:	f3bf 8f6f 	isb	sy
 801134a:	f3bf 8f4f 	dsb	sy
 801134e:	60fb      	str	r3, [r7, #12]
}
 8011350:	bf00      	nop
 8011352:	bf00      	nop
 8011354:	e7fd      	b.n	8011352 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8011356:	693b      	ldr	r3, [r7, #16]
 8011358:	689c      	ldr	r4, [r3, #8]
 801135a:	f001 fc45 	bl	8012be8 <xTaskGetCurrentTaskHandle>
 801135e:	4603      	mov	r3, r0
 8011360:	429c      	cmp	r4, r3
 8011362:	d111      	bne.n	8011388 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8011364:	693b      	ldr	r3, [r7, #16]
 8011366:	68db      	ldr	r3, [r3, #12]
 8011368:	1e5a      	subs	r2, r3, #1
 801136a:	693b      	ldr	r3, [r7, #16]
 801136c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 801136e:	693b      	ldr	r3, [r7, #16]
 8011370:	68db      	ldr	r3, [r3, #12]
 8011372:	2b00      	cmp	r3, #0
 8011374:	d105      	bne.n	8011382 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8011376:	2300      	movs	r3, #0
 8011378:	2200      	movs	r2, #0
 801137a:	2100      	movs	r1, #0
 801137c:	6938      	ldr	r0, [r7, #16]
 801137e:	f000 f841 	bl	8011404 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8011382:	2301      	movs	r3, #1
 8011384:	617b      	str	r3, [r7, #20]
 8011386:	e001      	b.n	801138c <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8011388:	2300      	movs	r3, #0
 801138a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 801138c:	697b      	ldr	r3, [r7, #20]
	}
 801138e:	4618      	mov	r0, r3
 8011390:	371c      	adds	r7, #28
 8011392:	46bd      	mov	sp, r7
 8011394:	bd90      	pop	{r4, r7, pc}

08011396 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8011396:	b590      	push	{r4, r7, lr}
 8011398:	b087      	sub	sp, #28
 801139a:	af00      	add	r7, sp, #0
 801139c:	6078      	str	r0, [r7, #4]
 801139e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80113a4:	693b      	ldr	r3, [r7, #16]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d10b      	bne.n	80113c2 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80113aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113ae:	f383 8811 	msr	BASEPRI, r3
 80113b2:	f3bf 8f6f 	isb	sy
 80113b6:	f3bf 8f4f 	dsb	sy
 80113ba:	60fb      	str	r3, [r7, #12]
}
 80113bc:	bf00      	nop
 80113be:	bf00      	nop
 80113c0:	e7fd      	b.n	80113be <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80113c2:	693b      	ldr	r3, [r7, #16]
 80113c4:	689c      	ldr	r4, [r3, #8]
 80113c6:	f001 fc0f 	bl	8012be8 <xTaskGetCurrentTaskHandle>
 80113ca:	4603      	mov	r3, r0
 80113cc:	429c      	cmp	r4, r3
 80113ce:	d107      	bne.n	80113e0 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80113d0:	693b      	ldr	r3, [r7, #16]
 80113d2:	68db      	ldr	r3, [r3, #12]
 80113d4:	1c5a      	adds	r2, r3, #1
 80113d6:	693b      	ldr	r3, [r7, #16]
 80113d8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80113da:	2301      	movs	r3, #1
 80113dc:	617b      	str	r3, [r7, #20]
 80113de:	e00c      	b.n	80113fa <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80113e0:	6839      	ldr	r1, [r7, #0]
 80113e2:	6938      	ldr	r0, [r7, #16]
 80113e4:	f000 fa90 	bl	8011908 <xQueueSemaphoreTake>
 80113e8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80113ea:	697b      	ldr	r3, [r7, #20]
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d004      	beq.n	80113fa <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80113f0:	693b      	ldr	r3, [r7, #16]
 80113f2:	68db      	ldr	r3, [r3, #12]
 80113f4:	1c5a      	adds	r2, r3, #1
 80113f6:	693b      	ldr	r3, [r7, #16]
 80113f8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80113fa:	697b      	ldr	r3, [r7, #20]
	}
 80113fc:	4618      	mov	r0, r3
 80113fe:	371c      	adds	r7, #28
 8011400:	46bd      	mov	sp, r7
 8011402:	bd90      	pop	{r4, r7, pc}

08011404 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011404:	b580      	push	{r7, lr}
 8011406:	b08e      	sub	sp, #56	@ 0x38
 8011408:	af00      	add	r7, sp, #0
 801140a:	60f8      	str	r0, [r7, #12]
 801140c:	60b9      	str	r1, [r7, #8]
 801140e:	607a      	str	r2, [r7, #4]
 8011410:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011412:	2300      	movs	r3, #0
 8011414:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801141a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801141c:	2b00      	cmp	r3, #0
 801141e:	d10b      	bne.n	8011438 <xQueueGenericSend+0x34>
	__asm volatile
 8011420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011424:	f383 8811 	msr	BASEPRI, r3
 8011428:	f3bf 8f6f 	isb	sy
 801142c:	f3bf 8f4f 	dsb	sy
 8011430:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011432:	bf00      	nop
 8011434:	bf00      	nop
 8011436:	e7fd      	b.n	8011434 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011438:	68bb      	ldr	r3, [r7, #8]
 801143a:	2b00      	cmp	r3, #0
 801143c:	d103      	bne.n	8011446 <xQueueGenericSend+0x42>
 801143e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011442:	2b00      	cmp	r3, #0
 8011444:	d101      	bne.n	801144a <xQueueGenericSend+0x46>
 8011446:	2301      	movs	r3, #1
 8011448:	e000      	b.n	801144c <xQueueGenericSend+0x48>
 801144a:	2300      	movs	r3, #0
 801144c:	2b00      	cmp	r3, #0
 801144e:	d10b      	bne.n	8011468 <xQueueGenericSend+0x64>
	__asm volatile
 8011450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011454:	f383 8811 	msr	BASEPRI, r3
 8011458:	f3bf 8f6f 	isb	sy
 801145c:	f3bf 8f4f 	dsb	sy
 8011460:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011462:	bf00      	nop
 8011464:	bf00      	nop
 8011466:	e7fd      	b.n	8011464 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011468:	683b      	ldr	r3, [r7, #0]
 801146a:	2b02      	cmp	r3, #2
 801146c:	d103      	bne.n	8011476 <xQueueGenericSend+0x72>
 801146e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011472:	2b01      	cmp	r3, #1
 8011474:	d101      	bne.n	801147a <xQueueGenericSend+0x76>
 8011476:	2301      	movs	r3, #1
 8011478:	e000      	b.n	801147c <xQueueGenericSend+0x78>
 801147a:	2300      	movs	r3, #0
 801147c:	2b00      	cmp	r3, #0
 801147e:	d10b      	bne.n	8011498 <xQueueGenericSend+0x94>
	__asm volatile
 8011480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011484:	f383 8811 	msr	BASEPRI, r3
 8011488:	f3bf 8f6f 	isb	sy
 801148c:	f3bf 8f4f 	dsb	sy
 8011490:	623b      	str	r3, [r7, #32]
}
 8011492:	bf00      	nop
 8011494:	bf00      	nop
 8011496:	e7fd      	b.n	8011494 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011498:	f001 fbb6 	bl	8012c08 <xTaskGetSchedulerState>
 801149c:	4603      	mov	r3, r0
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d102      	bne.n	80114a8 <xQueueGenericSend+0xa4>
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d101      	bne.n	80114ac <xQueueGenericSend+0xa8>
 80114a8:	2301      	movs	r3, #1
 80114aa:	e000      	b.n	80114ae <xQueueGenericSend+0xaa>
 80114ac:	2300      	movs	r3, #0
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d10b      	bne.n	80114ca <xQueueGenericSend+0xc6>
	__asm volatile
 80114b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114b6:	f383 8811 	msr	BASEPRI, r3
 80114ba:	f3bf 8f6f 	isb	sy
 80114be:	f3bf 8f4f 	dsb	sy
 80114c2:	61fb      	str	r3, [r7, #28]
}
 80114c4:	bf00      	nop
 80114c6:	bf00      	nop
 80114c8:	e7fd      	b.n	80114c6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80114ca:	f002 fc15 	bl	8013cf8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80114ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80114d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80114d6:	429a      	cmp	r2, r3
 80114d8:	d302      	bcc.n	80114e0 <xQueueGenericSend+0xdc>
 80114da:	683b      	ldr	r3, [r7, #0]
 80114dc:	2b02      	cmp	r3, #2
 80114de:	d129      	bne.n	8011534 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80114e0:	683a      	ldr	r2, [r7, #0]
 80114e2:	68b9      	ldr	r1, [r7, #8]
 80114e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80114e6:	f000 fbb9 	bl	8011c5c <prvCopyDataToQueue>
 80114ea:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80114ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d010      	beq.n	8011516 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80114f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114f6:	3324      	adds	r3, #36	@ 0x24
 80114f8:	4618      	mov	r0, r3
 80114fa:	f001 f9af 	bl	801285c <xTaskRemoveFromEventList>
 80114fe:	4603      	mov	r3, r0
 8011500:	2b00      	cmp	r3, #0
 8011502:	d013      	beq.n	801152c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011504:	4b3f      	ldr	r3, [pc, #252]	@ (8011604 <xQueueGenericSend+0x200>)
 8011506:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801150a:	601a      	str	r2, [r3, #0]
 801150c:	f3bf 8f4f 	dsb	sy
 8011510:	f3bf 8f6f 	isb	sy
 8011514:	e00a      	b.n	801152c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011518:	2b00      	cmp	r3, #0
 801151a:	d007      	beq.n	801152c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801151c:	4b39      	ldr	r3, [pc, #228]	@ (8011604 <xQueueGenericSend+0x200>)
 801151e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011522:	601a      	str	r2, [r3, #0]
 8011524:	f3bf 8f4f 	dsb	sy
 8011528:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801152c:	f002 fc16 	bl	8013d5c <vPortExitCritical>
				return pdPASS;
 8011530:	2301      	movs	r3, #1
 8011532:	e063      	b.n	80115fc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	2b00      	cmp	r3, #0
 8011538:	d103      	bne.n	8011542 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801153a:	f002 fc0f 	bl	8013d5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801153e:	2300      	movs	r3, #0
 8011540:	e05c      	b.n	80115fc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011544:	2b00      	cmp	r3, #0
 8011546:	d106      	bne.n	8011556 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011548:	f107 0314 	add.w	r3, r7, #20
 801154c:	4618      	mov	r0, r3
 801154e:	f001 f9e9 	bl	8012924 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011552:	2301      	movs	r3, #1
 8011554:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011556:	f002 fc01 	bl	8013d5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801155a:	f000 ff51 	bl	8012400 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801155e:	f002 fbcb 	bl	8013cf8 <vPortEnterCritical>
 8011562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011564:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011568:	b25b      	sxtb	r3, r3
 801156a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801156e:	d103      	bne.n	8011578 <xQueueGenericSend+0x174>
 8011570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011572:	2200      	movs	r2, #0
 8011574:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801157a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801157e:	b25b      	sxtb	r3, r3
 8011580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011584:	d103      	bne.n	801158e <xQueueGenericSend+0x18a>
 8011586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011588:	2200      	movs	r2, #0
 801158a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801158e:	f002 fbe5 	bl	8013d5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011592:	1d3a      	adds	r2, r7, #4
 8011594:	f107 0314 	add.w	r3, r7, #20
 8011598:	4611      	mov	r1, r2
 801159a:	4618      	mov	r0, r3
 801159c:	f001 f9d8 	bl	8012950 <xTaskCheckForTimeOut>
 80115a0:	4603      	mov	r3, r0
 80115a2:	2b00      	cmp	r3, #0
 80115a4:	d124      	bne.n	80115f0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80115a6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80115a8:	f000 fc50 	bl	8011e4c <prvIsQueueFull>
 80115ac:	4603      	mov	r3, r0
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d018      	beq.n	80115e4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80115b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115b4:	3310      	adds	r3, #16
 80115b6:	687a      	ldr	r2, [r7, #4]
 80115b8:	4611      	mov	r1, r2
 80115ba:	4618      	mov	r0, r3
 80115bc:	f001 f8fc 	bl	80127b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80115c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80115c2:	f000 fbdb 	bl	8011d7c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80115c6:	f000 ff29 	bl	801241c <xTaskResumeAll>
 80115ca:	4603      	mov	r3, r0
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	f47f af7c 	bne.w	80114ca <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80115d2:	4b0c      	ldr	r3, [pc, #48]	@ (8011604 <xQueueGenericSend+0x200>)
 80115d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80115d8:	601a      	str	r2, [r3, #0]
 80115da:	f3bf 8f4f 	dsb	sy
 80115de:	f3bf 8f6f 	isb	sy
 80115e2:	e772      	b.n	80114ca <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80115e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80115e6:	f000 fbc9 	bl	8011d7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80115ea:	f000 ff17 	bl	801241c <xTaskResumeAll>
 80115ee:	e76c      	b.n	80114ca <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80115f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80115f2:	f000 fbc3 	bl	8011d7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80115f6:	f000 ff11 	bl	801241c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80115fa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80115fc:	4618      	mov	r0, r3
 80115fe:	3738      	adds	r7, #56	@ 0x38
 8011600:	46bd      	mov	sp, r7
 8011602:	bd80      	pop	{r7, pc}
 8011604:	e000ed04 	.word	0xe000ed04

08011608 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011608:	b580      	push	{r7, lr}
 801160a:	b090      	sub	sp, #64	@ 0x40
 801160c:	af00      	add	r7, sp, #0
 801160e:	60f8      	str	r0, [r7, #12]
 8011610:	60b9      	str	r1, [r7, #8]
 8011612:	607a      	str	r2, [r7, #4]
 8011614:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801161a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801161c:	2b00      	cmp	r3, #0
 801161e:	d10b      	bne.n	8011638 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8011620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011624:	f383 8811 	msr	BASEPRI, r3
 8011628:	f3bf 8f6f 	isb	sy
 801162c:	f3bf 8f4f 	dsb	sy
 8011630:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011632:	bf00      	nop
 8011634:	bf00      	nop
 8011636:	e7fd      	b.n	8011634 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011638:	68bb      	ldr	r3, [r7, #8]
 801163a:	2b00      	cmp	r3, #0
 801163c:	d103      	bne.n	8011646 <xQueueGenericSendFromISR+0x3e>
 801163e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011642:	2b00      	cmp	r3, #0
 8011644:	d101      	bne.n	801164a <xQueueGenericSendFromISR+0x42>
 8011646:	2301      	movs	r3, #1
 8011648:	e000      	b.n	801164c <xQueueGenericSendFromISR+0x44>
 801164a:	2300      	movs	r3, #0
 801164c:	2b00      	cmp	r3, #0
 801164e:	d10b      	bne.n	8011668 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8011650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011654:	f383 8811 	msr	BASEPRI, r3
 8011658:	f3bf 8f6f 	isb	sy
 801165c:	f3bf 8f4f 	dsb	sy
 8011660:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011662:	bf00      	nop
 8011664:	bf00      	nop
 8011666:	e7fd      	b.n	8011664 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011668:	683b      	ldr	r3, [r7, #0]
 801166a:	2b02      	cmp	r3, #2
 801166c:	d103      	bne.n	8011676 <xQueueGenericSendFromISR+0x6e>
 801166e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011672:	2b01      	cmp	r3, #1
 8011674:	d101      	bne.n	801167a <xQueueGenericSendFromISR+0x72>
 8011676:	2301      	movs	r3, #1
 8011678:	e000      	b.n	801167c <xQueueGenericSendFromISR+0x74>
 801167a:	2300      	movs	r3, #0
 801167c:	2b00      	cmp	r3, #0
 801167e:	d10b      	bne.n	8011698 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8011680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011684:	f383 8811 	msr	BASEPRI, r3
 8011688:	f3bf 8f6f 	isb	sy
 801168c:	f3bf 8f4f 	dsb	sy
 8011690:	623b      	str	r3, [r7, #32]
}
 8011692:	bf00      	nop
 8011694:	bf00      	nop
 8011696:	e7fd      	b.n	8011694 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011698:	f002 fc0e 	bl	8013eb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801169c:	f3ef 8211 	mrs	r2, BASEPRI
 80116a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116a4:	f383 8811 	msr	BASEPRI, r3
 80116a8:	f3bf 8f6f 	isb	sy
 80116ac:	f3bf 8f4f 	dsb	sy
 80116b0:	61fa      	str	r2, [r7, #28]
 80116b2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80116b4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80116b6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80116b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80116bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80116c0:	429a      	cmp	r2, r3
 80116c2:	d302      	bcc.n	80116ca <xQueueGenericSendFromISR+0xc2>
 80116c4:	683b      	ldr	r3, [r7, #0]
 80116c6:	2b02      	cmp	r3, #2
 80116c8:	d12f      	bne.n	801172a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80116ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80116d0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80116d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80116d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80116da:	683a      	ldr	r2, [r7, #0]
 80116dc:	68b9      	ldr	r1, [r7, #8]
 80116de:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80116e0:	f000 fabc 	bl	8011c5c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80116e4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80116e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116ec:	d112      	bne.n	8011714 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80116ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d016      	beq.n	8011724 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80116f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116f8:	3324      	adds	r3, #36	@ 0x24
 80116fa:	4618      	mov	r0, r3
 80116fc:	f001 f8ae 	bl	801285c <xTaskRemoveFromEventList>
 8011700:	4603      	mov	r3, r0
 8011702:	2b00      	cmp	r3, #0
 8011704:	d00e      	beq.n	8011724 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	2b00      	cmp	r3, #0
 801170a:	d00b      	beq.n	8011724 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	2201      	movs	r2, #1
 8011710:	601a      	str	r2, [r3, #0]
 8011712:	e007      	b.n	8011724 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011714:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011718:	3301      	adds	r3, #1
 801171a:	b2db      	uxtb	r3, r3
 801171c:	b25a      	sxtb	r2, r3
 801171e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011720:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011724:	2301      	movs	r3, #1
 8011726:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8011728:	e001      	b.n	801172e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801172a:	2300      	movs	r3, #0
 801172c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801172e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011730:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011732:	697b      	ldr	r3, [r7, #20]
 8011734:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011738:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801173a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801173c:	4618      	mov	r0, r3
 801173e:	3740      	adds	r7, #64	@ 0x40
 8011740:	46bd      	mov	sp, r7
 8011742:	bd80      	pop	{r7, pc}

08011744 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011744:	b580      	push	{r7, lr}
 8011746:	b08c      	sub	sp, #48	@ 0x30
 8011748:	af00      	add	r7, sp, #0
 801174a:	60f8      	str	r0, [r7, #12]
 801174c:	60b9      	str	r1, [r7, #8]
 801174e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011750:	2300      	movs	r3, #0
 8011752:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011754:	68fb      	ldr	r3, [r7, #12]
 8011756:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801175a:	2b00      	cmp	r3, #0
 801175c:	d10b      	bne.n	8011776 <xQueueReceive+0x32>
	__asm volatile
 801175e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011762:	f383 8811 	msr	BASEPRI, r3
 8011766:	f3bf 8f6f 	isb	sy
 801176a:	f3bf 8f4f 	dsb	sy
 801176e:	623b      	str	r3, [r7, #32]
}
 8011770:	bf00      	nop
 8011772:	bf00      	nop
 8011774:	e7fd      	b.n	8011772 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011776:	68bb      	ldr	r3, [r7, #8]
 8011778:	2b00      	cmp	r3, #0
 801177a:	d103      	bne.n	8011784 <xQueueReceive+0x40>
 801177c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801177e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011780:	2b00      	cmp	r3, #0
 8011782:	d101      	bne.n	8011788 <xQueueReceive+0x44>
 8011784:	2301      	movs	r3, #1
 8011786:	e000      	b.n	801178a <xQueueReceive+0x46>
 8011788:	2300      	movs	r3, #0
 801178a:	2b00      	cmp	r3, #0
 801178c:	d10b      	bne.n	80117a6 <xQueueReceive+0x62>
	__asm volatile
 801178e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011792:	f383 8811 	msr	BASEPRI, r3
 8011796:	f3bf 8f6f 	isb	sy
 801179a:	f3bf 8f4f 	dsb	sy
 801179e:	61fb      	str	r3, [r7, #28]
}
 80117a0:	bf00      	nop
 80117a2:	bf00      	nop
 80117a4:	e7fd      	b.n	80117a2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80117a6:	f001 fa2f 	bl	8012c08 <xTaskGetSchedulerState>
 80117aa:	4603      	mov	r3, r0
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d102      	bne.n	80117b6 <xQueueReceive+0x72>
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d101      	bne.n	80117ba <xQueueReceive+0x76>
 80117b6:	2301      	movs	r3, #1
 80117b8:	e000      	b.n	80117bc <xQueueReceive+0x78>
 80117ba:	2300      	movs	r3, #0
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d10b      	bne.n	80117d8 <xQueueReceive+0x94>
	__asm volatile
 80117c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117c4:	f383 8811 	msr	BASEPRI, r3
 80117c8:	f3bf 8f6f 	isb	sy
 80117cc:	f3bf 8f4f 	dsb	sy
 80117d0:	61bb      	str	r3, [r7, #24]
}
 80117d2:	bf00      	nop
 80117d4:	bf00      	nop
 80117d6:	e7fd      	b.n	80117d4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80117d8:	f002 fa8e 	bl	8013cf8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80117dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80117e0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80117e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d01f      	beq.n	8011828 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80117e8:	68b9      	ldr	r1, [r7, #8]
 80117ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80117ec:	f000 faa0 	bl	8011d30 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80117f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117f2:	1e5a      	subs	r2, r3, #1
 80117f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117f6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80117f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117fa:	691b      	ldr	r3, [r3, #16]
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d00f      	beq.n	8011820 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011802:	3310      	adds	r3, #16
 8011804:	4618      	mov	r0, r3
 8011806:	f001 f829 	bl	801285c <xTaskRemoveFromEventList>
 801180a:	4603      	mov	r3, r0
 801180c:	2b00      	cmp	r3, #0
 801180e:	d007      	beq.n	8011820 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011810:	4b3c      	ldr	r3, [pc, #240]	@ (8011904 <xQueueReceive+0x1c0>)
 8011812:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011816:	601a      	str	r2, [r3, #0]
 8011818:	f3bf 8f4f 	dsb	sy
 801181c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011820:	f002 fa9c 	bl	8013d5c <vPortExitCritical>
				return pdPASS;
 8011824:	2301      	movs	r3, #1
 8011826:	e069      	b.n	80118fc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	2b00      	cmp	r3, #0
 801182c:	d103      	bne.n	8011836 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801182e:	f002 fa95 	bl	8013d5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011832:	2300      	movs	r3, #0
 8011834:	e062      	b.n	80118fc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011838:	2b00      	cmp	r3, #0
 801183a:	d106      	bne.n	801184a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801183c:	f107 0310 	add.w	r3, r7, #16
 8011840:	4618      	mov	r0, r3
 8011842:	f001 f86f 	bl	8012924 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011846:	2301      	movs	r3, #1
 8011848:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801184a:	f002 fa87 	bl	8013d5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801184e:	f000 fdd7 	bl	8012400 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011852:	f002 fa51 	bl	8013cf8 <vPortEnterCritical>
 8011856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011858:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801185c:	b25b      	sxtb	r3, r3
 801185e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011862:	d103      	bne.n	801186c <xQueueReceive+0x128>
 8011864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011866:	2200      	movs	r2, #0
 8011868:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801186c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801186e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011872:	b25b      	sxtb	r3, r3
 8011874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011878:	d103      	bne.n	8011882 <xQueueReceive+0x13e>
 801187a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801187c:	2200      	movs	r2, #0
 801187e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011882:	f002 fa6b 	bl	8013d5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011886:	1d3a      	adds	r2, r7, #4
 8011888:	f107 0310 	add.w	r3, r7, #16
 801188c:	4611      	mov	r1, r2
 801188e:	4618      	mov	r0, r3
 8011890:	f001 f85e 	bl	8012950 <xTaskCheckForTimeOut>
 8011894:	4603      	mov	r3, r0
 8011896:	2b00      	cmp	r3, #0
 8011898:	d123      	bne.n	80118e2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801189a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801189c:	f000 fac0 	bl	8011e20 <prvIsQueueEmpty>
 80118a0:	4603      	mov	r3, r0
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d017      	beq.n	80118d6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80118a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118a8:	3324      	adds	r3, #36	@ 0x24
 80118aa:	687a      	ldr	r2, [r7, #4]
 80118ac:	4611      	mov	r1, r2
 80118ae:	4618      	mov	r0, r3
 80118b0:	f000 ff82 	bl	80127b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80118b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80118b6:	f000 fa61 	bl	8011d7c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80118ba:	f000 fdaf 	bl	801241c <xTaskResumeAll>
 80118be:	4603      	mov	r3, r0
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d189      	bne.n	80117d8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80118c4:	4b0f      	ldr	r3, [pc, #60]	@ (8011904 <xQueueReceive+0x1c0>)
 80118c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80118ca:	601a      	str	r2, [r3, #0]
 80118cc:	f3bf 8f4f 	dsb	sy
 80118d0:	f3bf 8f6f 	isb	sy
 80118d4:	e780      	b.n	80117d8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80118d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80118d8:	f000 fa50 	bl	8011d7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80118dc:	f000 fd9e 	bl	801241c <xTaskResumeAll>
 80118e0:	e77a      	b.n	80117d8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80118e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80118e4:	f000 fa4a 	bl	8011d7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80118e8:	f000 fd98 	bl	801241c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80118ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80118ee:	f000 fa97 	bl	8011e20 <prvIsQueueEmpty>
 80118f2:	4603      	mov	r3, r0
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	f43f af6f 	beq.w	80117d8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80118fa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80118fc:	4618      	mov	r0, r3
 80118fe:	3730      	adds	r7, #48	@ 0x30
 8011900:	46bd      	mov	sp, r7
 8011902:	bd80      	pop	{r7, pc}
 8011904:	e000ed04 	.word	0xe000ed04

08011908 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8011908:	b580      	push	{r7, lr}
 801190a:	b08e      	sub	sp, #56	@ 0x38
 801190c:	af00      	add	r7, sp, #0
 801190e:	6078      	str	r0, [r7, #4]
 8011910:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8011912:	2300      	movs	r3, #0
 8011914:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801191a:	2300      	movs	r3, #0
 801191c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801191e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011920:	2b00      	cmp	r3, #0
 8011922:	d10b      	bne.n	801193c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8011924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011928:	f383 8811 	msr	BASEPRI, r3
 801192c:	f3bf 8f6f 	isb	sy
 8011930:	f3bf 8f4f 	dsb	sy
 8011934:	623b      	str	r3, [r7, #32]
}
 8011936:	bf00      	nop
 8011938:	bf00      	nop
 801193a:	e7fd      	b.n	8011938 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801193c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801193e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011940:	2b00      	cmp	r3, #0
 8011942:	d00b      	beq.n	801195c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8011944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011948:	f383 8811 	msr	BASEPRI, r3
 801194c:	f3bf 8f6f 	isb	sy
 8011950:	f3bf 8f4f 	dsb	sy
 8011954:	61fb      	str	r3, [r7, #28]
}
 8011956:	bf00      	nop
 8011958:	bf00      	nop
 801195a:	e7fd      	b.n	8011958 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801195c:	f001 f954 	bl	8012c08 <xTaskGetSchedulerState>
 8011960:	4603      	mov	r3, r0
 8011962:	2b00      	cmp	r3, #0
 8011964:	d102      	bne.n	801196c <xQueueSemaphoreTake+0x64>
 8011966:	683b      	ldr	r3, [r7, #0]
 8011968:	2b00      	cmp	r3, #0
 801196a:	d101      	bne.n	8011970 <xQueueSemaphoreTake+0x68>
 801196c:	2301      	movs	r3, #1
 801196e:	e000      	b.n	8011972 <xQueueSemaphoreTake+0x6a>
 8011970:	2300      	movs	r3, #0
 8011972:	2b00      	cmp	r3, #0
 8011974:	d10b      	bne.n	801198e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8011976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801197a:	f383 8811 	msr	BASEPRI, r3
 801197e:	f3bf 8f6f 	isb	sy
 8011982:	f3bf 8f4f 	dsb	sy
 8011986:	61bb      	str	r3, [r7, #24]
}
 8011988:	bf00      	nop
 801198a:	bf00      	nop
 801198c:	e7fd      	b.n	801198a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801198e:	f002 f9b3 	bl	8013cf8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011996:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801199a:	2b00      	cmp	r3, #0
 801199c:	d024      	beq.n	80119e8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801199e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119a0:	1e5a      	subs	r2, r3, #1
 80119a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119a4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80119a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d104      	bne.n	80119b8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80119ae:	f001 faa5 	bl	8012efc <pvTaskIncrementMutexHeldCount>
 80119b2:	4602      	mov	r2, r0
 80119b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119b6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80119b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119ba:	691b      	ldr	r3, [r3, #16]
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d00f      	beq.n	80119e0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80119c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119c2:	3310      	adds	r3, #16
 80119c4:	4618      	mov	r0, r3
 80119c6:	f000 ff49 	bl	801285c <xTaskRemoveFromEventList>
 80119ca:	4603      	mov	r3, r0
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d007      	beq.n	80119e0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80119d0:	4b54      	ldr	r3, [pc, #336]	@ (8011b24 <xQueueSemaphoreTake+0x21c>)
 80119d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80119d6:	601a      	str	r2, [r3, #0]
 80119d8:	f3bf 8f4f 	dsb	sy
 80119dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80119e0:	f002 f9bc 	bl	8013d5c <vPortExitCritical>
				return pdPASS;
 80119e4:	2301      	movs	r3, #1
 80119e6:	e098      	b.n	8011b1a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80119e8:	683b      	ldr	r3, [r7, #0]
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d112      	bne.n	8011a14 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80119ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d00b      	beq.n	8011a0c <xQueueSemaphoreTake+0x104>
	__asm volatile
 80119f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119f8:	f383 8811 	msr	BASEPRI, r3
 80119fc:	f3bf 8f6f 	isb	sy
 8011a00:	f3bf 8f4f 	dsb	sy
 8011a04:	617b      	str	r3, [r7, #20]
}
 8011a06:	bf00      	nop
 8011a08:	bf00      	nop
 8011a0a:	e7fd      	b.n	8011a08 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011a0c:	f002 f9a6 	bl	8013d5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011a10:	2300      	movs	r3, #0
 8011a12:	e082      	b.n	8011b1a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d106      	bne.n	8011a28 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011a1a:	f107 030c 	add.w	r3, r7, #12
 8011a1e:	4618      	mov	r0, r3
 8011a20:	f000 ff80 	bl	8012924 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011a24:	2301      	movs	r3, #1
 8011a26:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011a28:	f002 f998 	bl	8013d5c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011a2c:	f000 fce8 	bl	8012400 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011a30:	f002 f962 	bl	8013cf8 <vPortEnterCritical>
 8011a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a36:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011a3a:	b25b      	sxtb	r3, r3
 8011a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a40:	d103      	bne.n	8011a4a <xQueueSemaphoreTake+0x142>
 8011a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a44:	2200      	movs	r2, #0
 8011a46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011a50:	b25b      	sxtb	r3, r3
 8011a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a56:	d103      	bne.n	8011a60 <xQueueSemaphoreTake+0x158>
 8011a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a5a:	2200      	movs	r2, #0
 8011a5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011a60:	f002 f97c 	bl	8013d5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011a64:	463a      	mov	r2, r7
 8011a66:	f107 030c 	add.w	r3, r7, #12
 8011a6a:	4611      	mov	r1, r2
 8011a6c:	4618      	mov	r0, r3
 8011a6e:	f000 ff6f 	bl	8012950 <xTaskCheckForTimeOut>
 8011a72:	4603      	mov	r3, r0
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d132      	bne.n	8011ade <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011a78:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011a7a:	f000 f9d1 	bl	8011e20 <prvIsQueueEmpty>
 8011a7e:	4603      	mov	r3, r0
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d026      	beq.n	8011ad2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d109      	bne.n	8011aa0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8011a8c:	f002 f934 	bl	8013cf8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a92:	689b      	ldr	r3, [r3, #8]
 8011a94:	4618      	mov	r0, r3
 8011a96:	f001 f8d5 	bl	8012c44 <xTaskPriorityInherit>
 8011a9a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8011a9c:	f002 f95e 	bl	8013d5c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011aa2:	3324      	adds	r3, #36	@ 0x24
 8011aa4:	683a      	ldr	r2, [r7, #0]
 8011aa6:	4611      	mov	r1, r2
 8011aa8:	4618      	mov	r0, r3
 8011aaa:	f000 fe85 	bl	80127b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011aae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011ab0:	f000 f964 	bl	8011d7c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011ab4:	f000 fcb2 	bl	801241c <xTaskResumeAll>
 8011ab8:	4603      	mov	r3, r0
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	f47f af67 	bne.w	801198e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8011ac0:	4b18      	ldr	r3, [pc, #96]	@ (8011b24 <xQueueSemaphoreTake+0x21c>)
 8011ac2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ac6:	601a      	str	r2, [r3, #0]
 8011ac8:	f3bf 8f4f 	dsb	sy
 8011acc:	f3bf 8f6f 	isb	sy
 8011ad0:	e75d      	b.n	801198e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8011ad2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011ad4:	f000 f952 	bl	8011d7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011ad8:	f000 fca0 	bl	801241c <xTaskResumeAll>
 8011adc:	e757      	b.n	801198e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8011ade:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011ae0:	f000 f94c 	bl	8011d7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011ae4:	f000 fc9a 	bl	801241c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011ae8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011aea:	f000 f999 	bl	8011e20 <prvIsQueueEmpty>
 8011aee:	4603      	mov	r3, r0
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	f43f af4c 	beq.w	801198e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8011af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d00d      	beq.n	8011b18 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8011afc:	f002 f8fc 	bl	8013cf8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8011b00:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011b02:	f000 f893 	bl	8011c2c <prvGetDisinheritPriorityAfterTimeout>
 8011b06:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b0a:	689b      	ldr	r3, [r3, #8]
 8011b0c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011b0e:	4618      	mov	r0, r3
 8011b10:	f001 f970 	bl	8012df4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8011b14:	f002 f922 	bl	8013d5c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011b18:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011b1a:	4618      	mov	r0, r3
 8011b1c:	3738      	adds	r7, #56	@ 0x38
 8011b1e:	46bd      	mov	sp, r7
 8011b20:	bd80      	pop	{r7, pc}
 8011b22:	bf00      	nop
 8011b24:	e000ed04 	.word	0xe000ed04

08011b28 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b08e      	sub	sp, #56	@ 0x38
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	60f8      	str	r0, [r7, #12]
 8011b30:	60b9      	str	r1, [r7, #8]
 8011b32:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011b34:	68fb      	ldr	r3, [r7, #12]
 8011b36:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	d10b      	bne.n	8011b56 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8011b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b42:	f383 8811 	msr	BASEPRI, r3
 8011b46:	f3bf 8f6f 	isb	sy
 8011b4a:	f3bf 8f4f 	dsb	sy
 8011b4e:	623b      	str	r3, [r7, #32]
}
 8011b50:	bf00      	nop
 8011b52:	bf00      	nop
 8011b54:	e7fd      	b.n	8011b52 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011b56:	68bb      	ldr	r3, [r7, #8]
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d103      	bne.n	8011b64 <xQueueReceiveFromISR+0x3c>
 8011b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d101      	bne.n	8011b68 <xQueueReceiveFromISR+0x40>
 8011b64:	2301      	movs	r3, #1
 8011b66:	e000      	b.n	8011b6a <xQueueReceiveFromISR+0x42>
 8011b68:	2300      	movs	r3, #0
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d10b      	bne.n	8011b86 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8011b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b72:	f383 8811 	msr	BASEPRI, r3
 8011b76:	f3bf 8f6f 	isb	sy
 8011b7a:	f3bf 8f4f 	dsb	sy
 8011b7e:	61fb      	str	r3, [r7, #28]
}
 8011b80:	bf00      	nop
 8011b82:	bf00      	nop
 8011b84:	e7fd      	b.n	8011b82 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011b86:	f002 f997 	bl	8013eb8 <vPortValidateInterruptPriority>
	__asm volatile
 8011b8a:	f3ef 8211 	mrs	r2, BASEPRI
 8011b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b92:	f383 8811 	msr	BASEPRI, r3
 8011b96:	f3bf 8f6f 	isb	sy
 8011b9a:	f3bf 8f4f 	dsb	sy
 8011b9e:	61ba      	str	r2, [r7, #24]
 8011ba0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8011ba2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011baa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d02f      	beq.n	8011c12 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8011bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bb4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011bb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011bbc:	68b9      	ldr	r1, [r7, #8]
 8011bbe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011bc0:	f000 f8b6 	bl	8011d30 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bc6:	1e5a      	subs	r2, r3, #1
 8011bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bca:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8011bcc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bd4:	d112      	bne.n	8011bfc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bd8:	691b      	ldr	r3, [r3, #16]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d016      	beq.n	8011c0c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011be0:	3310      	adds	r3, #16
 8011be2:	4618      	mov	r0, r3
 8011be4:	f000 fe3a 	bl	801285c <xTaskRemoveFromEventList>
 8011be8:	4603      	mov	r3, r0
 8011bea:	2b00      	cmp	r3, #0
 8011bec:	d00e      	beq.n	8011c0c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d00b      	beq.n	8011c0c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	2201      	movs	r2, #1
 8011bf8:	601a      	str	r2, [r3, #0]
 8011bfa:	e007      	b.n	8011c0c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011bfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011c00:	3301      	adds	r3, #1
 8011c02:	b2db      	uxtb	r3, r3
 8011c04:	b25a      	sxtb	r2, r3
 8011c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8011c0c:	2301      	movs	r3, #1
 8011c0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011c10:	e001      	b.n	8011c16 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8011c12:	2300      	movs	r3, #0
 8011c14:	637b      	str	r3, [r7, #52]	@ 0x34
 8011c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c18:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011c1a:	693b      	ldr	r3, [r7, #16]
 8011c1c:	f383 8811 	msr	BASEPRI, r3
}
 8011c20:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011c22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011c24:	4618      	mov	r0, r3
 8011c26:	3738      	adds	r7, #56	@ 0x38
 8011c28:	46bd      	mov	sp, r7
 8011c2a:	bd80      	pop	{r7, pc}

08011c2c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8011c2c:	b480      	push	{r7}
 8011c2e:	b085      	sub	sp, #20
 8011c30:	af00      	add	r7, sp, #0
 8011c32:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d006      	beq.n	8011c4a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8011c46:	60fb      	str	r3, [r7, #12]
 8011c48:	e001      	b.n	8011c4e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8011c4e:	68fb      	ldr	r3, [r7, #12]
	}
 8011c50:	4618      	mov	r0, r3
 8011c52:	3714      	adds	r7, #20
 8011c54:	46bd      	mov	sp, r7
 8011c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c5a:	4770      	bx	lr

08011c5c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011c5c:	b580      	push	{r7, lr}
 8011c5e:	b086      	sub	sp, #24
 8011c60:	af00      	add	r7, sp, #0
 8011c62:	60f8      	str	r0, [r7, #12]
 8011c64:	60b9      	str	r1, [r7, #8]
 8011c66:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011c68:	2300      	movs	r3, #0
 8011c6a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011c70:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011c72:	68fb      	ldr	r3, [r7, #12]
 8011c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d10d      	bne.n	8011c96 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d14d      	bne.n	8011d1e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	689b      	ldr	r3, [r3, #8]
 8011c86:	4618      	mov	r0, r3
 8011c88:	f001 f844 	bl	8012d14 <xTaskPriorityDisinherit>
 8011c8c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	2200      	movs	r2, #0
 8011c92:	609a      	str	r2, [r3, #8]
 8011c94:	e043      	b.n	8011d1e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d119      	bne.n	8011cd0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011c9c:	68fb      	ldr	r3, [r7, #12]
 8011c9e:	6858      	ldr	r0, [r3, #4]
 8011ca0:	68fb      	ldr	r3, [r7, #12]
 8011ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011ca4:	461a      	mov	r2, r3
 8011ca6:	68b9      	ldr	r1, [r7, #8]
 8011ca8:	f002 ff91 	bl	8014bce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011cac:	68fb      	ldr	r3, [r7, #12]
 8011cae:	685a      	ldr	r2, [r3, #4]
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011cb4:	441a      	add	r2, r3
 8011cb6:	68fb      	ldr	r3, [r7, #12]
 8011cb8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	685a      	ldr	r2, [r3, #4]
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	689b      	ldr	r3, [r3, #8]
 8011cc2:	429a      	cmp	r2, r3
 8011cc4:	d32b      	bcc.n	8011d1e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	681a      	ldr	r2, [r3, #0]
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	605a      	str	r2, [r3, #4]
 8011cce:	e026      	b.n	8011d1e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	68d8      	ldr	r0, [r3, #12]
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011cd8:	461a      	mov	r2, r3
 8011cda:	68b9      	ldr	r1, [r7, #8]
 8011cdc:	f002 ff77 	bl	8014bce <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	68da      	ldr	r2, [r3, #12]
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011ce8:	425b      	negs	r3, r3
 8011cea:	441a      	add	r2, r3
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	68da      	ldr	r2, [r3, #12]
 8011cf4:	68fb      	ldr	r3, [r7, #12]
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	429a      	cmp	r2, r3
 8011cfa:	d207      	bcs.n	8011d0c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	689a      	ldr	r2, [r3, #8]
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d04:	425b      	negs	r3, r3
 8011d06:	441a      	add	r2, r3
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	2b02      	cmp	r3, #2
 8011d10:	d105      	bne.n	8011d1e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011d12:	693b      	ldr	r3, [r7, #16]
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d002      	beq.n	8011d1e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011d18:	693b      	ldr	r3, [r7, #16]
 8011d1a:	3b01      	subs	r3, #1
 8011d1c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011d1e:	693b      	ldr	r3, [r7, #16]
 8011d20:	1c5a      	adds	r2, r3, #1
 8011d22:	68fb      	ldr	r3, [r7, #12]
 8011d24:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8011d26:	697b      	ldr	r3, [r7, #20]
}
 8011d28:	4618      	mov	r0, r3
 8011d2a:	3718      	adds	r7, #24
 8011d2c:	46bd      	mov	sp, r7
 8011d2e:	bd80      	pop	{r7, pc}

08011d30 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011d30:	b580      	push	{r7, lr}
 8011d32:	b082      	sub	sp, #8
 8011d34:	af00      	add	r7, sp, #0
 8011d36:	6078      	str	r0, [r7, #4]
 8011d38:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d018      	beq.n	8011d74 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	68da      	ldr	r2, [r3, #12]
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d4a:	441a      	add	r2, r3
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	68da      	ldr	r2, [r3, #12]
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	689b      	ldr	r3, [r3, #8]
 8011d58:	429a      	cmp	r2, r3
 8011d5a:	d303      	bcc.n	8011d64 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	681a      	ldr	r2, [r3, #0]
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	68d9      	ldr	r1, [r3, #12]
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d6c:	461a      	mov	r2, r3
 8011d6e:	6838      	ldr	r0, [r7, #0]
 8011d70:	f002 ff2d 	bl	8014bce <memcpy>
	}
}
 8011d74:	bf00      	nop
 8011d76:	3708      	adds	r7, #8
 8011d78:	46bd      	mov	sp, r7
 8011d7a:	bd80      	pop	{r7, pc}

08011d7c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b084      	sub	sp, #16
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011d84:	f001 ffb8 	bl	8013cf8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011d8e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011d90:	e011      	b.n	8011db6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d012      	beq.n	8011dc0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	3324      	adds	r3, #36	@ 0x24
 8011d9e:	4618      	mov	r0, r3
 8011da0:	f000 fd5c 	bl	801285c <xTaskRemoveFromEventList>
 8011da4:	4603      	mov	r3, r0
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d001      	beq.n	8011dae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011daa:	f000 fe35 	bl	8012a18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011dae:	7bfb      	ldrb	r3, [r7, #15]
 8011db0:	3b01      	subs	r3, #1
 8011db2:	b2db      	uxtb	r3, r3
 8011db4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	dce9      	bgt.n	8011d92 <prvUnlockQueue+0x16>
 8011dbe:	e000      	b.n	8011dc2 <prvUnlockQueue+0x46>
					break;
 8011dc0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	22ff      	movs	r2, #255	@ 0xff
 8011dc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8011dca:	f001 ffc7 	bl	8013d5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011dce:	f001 ff93 	bl	8013cf8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011dd8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011dda:	e011      	b.n	8011e00 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	691b      	ldr	r3, [r3, #16]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d012      	beq.n	8011e0a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	3310      	adds	r3, #16
 8011de8:	4618      	mov	r0, r3
 8011dea:	f000 fd37 	bl	801285c <xTaskRemoveFromEventList>
 8011dee:	4603      	mov	r3, r0
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d001      	beq.n	8011df8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011df4:	f000 fe10 	bl	8012a18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011df8:	7bbb      	ldrb	r3, [r7, #14]
 8011dfa:	3b01      	subs	r3, #1
 8011dfc:	b2db      	uxtb	r3, r3
 8011dfe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011e00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	dce9      	bgt.n	8011ddc <prvUnlockQueue+0x60>
 8011e08:	e000      	b.n	8011e0c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011e0a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	22ff      	movs	r2, #255	@ 0xff
 8011e10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8011e14:	f001 ffa2 	bl	8013d5c <vPortExitCritical>
}
 8011e18:	bf00      	nop
 8011e1a:	3710      	adds	r7, #16
 8011e1c:	46bd      	mov	sp, r7
 8011e1e:	bd80      	pop	{r7, pc}

08011e20 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011e20:	b580      	push	{r7, lr}
 8011e22:	b084      	sub	sp, #16
 8011e24:	af00      	add	r7, sp, #0
 8011e26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011e28:	f001 ff66 	bl	8013cf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d102      	bne.n	8011e3a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011e34:	2301      	movs	r3, #1
 8011e36:	60fb      	str	r3, [r7, #12]
 8011e38:	e001      	b.n	8011e3e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011e3a:	2300      	movs	r3, #0
 8011e3c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011e3e:	f001 ff8d 	bl	8013d5c <vPortExitCritical>

	return xReturn;
 8011e42:	68fb      	ldr	r3, [r7, #12]
}
 8011e44:	4618      	mov	r0, r3
 8011e46:	3710      	adds	r7, #16
 8011e48:	46bd      	mov	sp, r7
 8011e4a:	bd80      	pop	{r7, pc}

08011e4c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011e4c:	b580      	push	{r7, lr}
 8011e4e:	b084      	sub	sp, #16
 8011e50:	af00      	add	r7, sp, #0
 8011e52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011e54:	f001 ff50 	bl	8013cf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011e60:	429a      	cmp	r2, r3
 8011e62:	d102      	bne.n	8011e6a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011e64:	2301      	movs	r3, #1
 8011e66:	60fb      	str	r3, [r7, #12]
 8011e68:	e001      	b.n	8011e6e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011e6a:	2300      	movs	r3, #0
 8011e6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011e6e:	f001 ff75 	bl	8013d5c <vPortExitCritical>

	return xReturn;
 8011e72:	68fb      	ldr	r3, [r7, #12]
}
 8011e74:	4618      	mov	r0, r3
 8011e76:	3710      	adds	r7, #16
 8011e78:	46bd      	mov	sp, r7
 8011e7a:	bd80      	pop	{r7, pc}

08011e7c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011e7c:	b480      	push	{r7}
 8011e7e:	b085      	sub	sp, #20
 8011e80:	af00      	add	r7, sp, #0
 8011e82:	6078      	str	r0, [r7, #4]
 8011e84:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011e86:	2300      	movs	r3, #0
 8011e88:	60fb      	str	r3, [r7, #12]
 8011e8a:	e014      	b.n	8011eb6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011e8c:	4a0f      	ldr	r2, [pc, #60]	@ (8011ecc <vQueueAddToRegistry+0x50>)
 8011e8e:	68fb      	ldr	r3, [r7, #12]
 8011e90:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d10b      	bne.n	8011eb0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011e98:	490c      	ldr	r1, [pc, #48]	@ (8011ecc <vQueueAddToRegistry+0x50>)
 8011e9a:	68fb      	ldr	r3, [r7, #12]
 8011e9c:	683a      	ldr	r2, [r7, #0]
 8011e9e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8011ecc <vQueueAddToRegistry+0x50>)
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	00db      	lsls	r3, r3, #3
 8011ea8:	4413      	add	r3, r2
 8011eaa:	687a      	ldr	r2, [r7, #4]
 8011eac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8011eae:	e006      	b.n	8011ebe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011eb0:	68fb      	ldr	r3, [r7, #12]
 8011eb2:	3301      	adds	r3, #1
 8011eb4:	60fb      	str	r3, [r7, #12]
 8011eb6:	68fb      	ldr	r3, [r7, #12]
 8011eb8:	2b07      	cmp	r3, #7
 8011eba:	d9e7      	bls.n	8011e8c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011ebc:	bf00      	nop
 8011ebe:	bf00      	nop
 8011ec0:	3714      	adds	r7, #20
 8011ec2:	46bd      	mov	sp, r7
 8011ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ec8:	4770      	bx	lr
 8011eca:	bf00      	nop
 8011ecc:	20001d08 	.word	0x20001d08

08011ed0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011ed0:	b580      	push	{r7, lr}
 8011ed2:	b086      	sub	sp, #24
 8011ed4:	af00      	add	r7, sp, #0
 8011ed6:	60f8      	str	r0, [r7, #12]
 8011ed8:	60b9      	str	r1, [r7, #8]
 8011eda:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011ee0:	f001 ff0a 	bl	8013cf8 <vPortEnterCritical>
 8011ee4:	697b      	ldr	r3, [r7, #20]
 8011ee6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011eea:	b25b      	sxtb	r3, r3
 8011eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ef0:	d103      	bne.n	8011efa <vQueueWaitForMessageRestricted+0x2a>
 8011ef2:	697b      	ldr	r3, [r7, #20]
 8011ef4:	2200      	movs	r2, #0
 8011ef6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011efa:	697b      	ldr	r3, [r7, #20]
 8011efc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011f00:	b25b      	sxtb	r3, r3
 8011f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f06:	d103      	bne.n	8011f10 <vQueueWaitForMessageRestricted+0x40>
 8011f08:	697b      	ldr	r3, [r7, #20]
 8011f0a:	2200      	movs	r2, #0
 8011f0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011f10:	f001 ff24 	bl	8013d5c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011f14:	697b      	ldr	r3, [r7, #20]
 8011f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	d106      	bne.n	8011f2a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011f1c:	697b      	ldr	r3, [r7, #20]
 8011f1e:	3324      	adds	r3, #36	@ 0x24
 8011f20:	687a      	ldr	r2, [r7, #4]
 8011f22:	68b9      	ldr	r1, [r7, #8]
 8011f24:	4618      	mov	r0, r3
 8011f26:	f000 fc6d 	bl	8012804 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011f2a:	6978      	ldr	r0, [r7, #20]
 8011f2c:	f7ff ff26 	bl	8011d7c <prvUnlockQueue>
	}
 8011f30:	bf00      	nop
 8011f32:	3718      	adds	r7, #24
 8011f34:	46bd      	mov	sp, r7
 8011f36:	bd80      	pop	{r7, pc}

08011f38 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011f38:	b580      	push	{r7, lr}
 8011f3a:	b08e      	sub	sp, #56	@ 0x38
 8011f3c:	af04      	add	r7, sp, #16
 8011f3e:	60f8      	str	r0, [r7, #12]
 8011f40:	60b9      	str	r1, [r7, #8]
 8011f42:	607a      	str	r2, [r7, #4]
 8011f44:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d10b      	bne.n	8011f64 <xTaskCreateStatic+0x2c>
	__asm volatile
 8011f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f50:	f383 8811 	msr	BASEPRI, r3
 8011f54:	f3bf 8f6f 	isb	sy
 8011f58:	f3bf 8f4f 	dsb	sy
 8011f5c:	623b      	str	r3, [r7, #32]
}
 8011f5e:	bf00      	nop
 8011f60:	bf00      	nop
 8011f62:	e7fd      	b.n	8011f60 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d10b      	bne.n	8011f82 <xTaskCreateStatic+0x4a>
	__asm volatile
 8011f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f6e:	f383 8811 	msr	BASEPRI, r3
 8011f72:	f3bf 8f6f 	isb	sy
 8011f76:	f3bf 8f4f 	dsb	sy
 8011f7a:	61fb      	str	r3, [r7, #28]
}
 8011f7c:	bf00      	nop
 8011f7e:	bf00      	nop
 8011f80:	e7fd      	b.n	8011f7e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011f82:	23a8      	movs	r3, #168	@ 0xa8
 8011f84:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011f86:	693b      	ldr	r3, [r7, #16]
 8011f88:	2ba8      	cmp	r3, #168	@ 0xa8
 8011f8a:	d00b      	beq.n	8011fa4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8011f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f90:	f383 8811 	msr	BASEPRI, r3
 8011f94:	f3bf 8f6f 	isb	sy
 8011f98:	f3bf 8f4f 	dsb	sy
 8011f9c:	61bb      	str	r3, [r7, #24]
}
 8011f9e:	bf00      	nop
 8011fa0:	bf00      	nop
 8011fa2:	e7fd      	b.n	8011fa0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011fa4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011fa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	d01e      	beq.n	8011fea <xTaskCreateStatic+0xb2>
 8011fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d01b      	beq.n	8011fea <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011fb4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011fba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fbe:	2202      	movs	r2, #2
 8011fc0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011fc4:	2300      	movs	r3, #0
 8011fc6:	9303      	str	r3, [sp, #12]
 8011fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fca:	9302      	str	r3, [sp, #8]
 8011fcc:	f107 0314 	add.w	r3, r7, #20
 8011fd0:	9301      	str	r3, [sp, #4]
 8011fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fd4:	9300      	str	r3, [sp, #0]
 8011fd6:	683b      	ldr	r3, [r7, #0]
 8011fd8:	687a      	ldr	r2, [r7, #4]
 8011fda:	68b9      	ldr	r1, [r7, #8]
 8011fdc:	68f8      	ldr	r0, [r7, #12]
 8011fde:	f000 f851 	bl	8012084 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011fe2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011fe4:	f000 f8f6 	bl	80121d4 <prvAddNewTaskToReadyList>
 8011fe8:	e001      	b.n	8011fee <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8011fea:	2300      	movs	r3, #0
 8011fec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011fee:	697b      	ldr	r3, [r7, #20]
	}
 8011ff0:	4618      	mov	r0, r3
 8011ff2:	3728      	adds	r7, #40	@ 0x28
 8011ff4:	46bd      	mov	sp, r7
 8011ff6:	bd80      	pop	{r7, pc}

08011ff8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011ff8:	b580      	push	{r7, lr}
 8011ffa:	b08c      	sub	sp, #48	@ 0x30
 8011ffc:	af04      	add	r7, sp, #16
 8011ffe:	60f8      	str	r0, [r7, #12]
 8012000:	60b9      	str	r1, [r7, #8]
 8012002:	603b      	str	r3, [r7, #0]
 8012004:	4613      	mov	r3, r2
 8012006:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012008:	88fb      	ldrh	r3, [r7, #6]
 801200a:	009b      	lsls	r3, r3, #2
 801200c:	4618      	mov	r0, r3
 801200e:	f001 ff95 	bl	8013f3c <pvPortMalloc>
 8012012:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012014:	697b      	ldr	r3, [r7, #20]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d00e      	beq.n	8012038 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801201a:	20a8      	movs	r0, #168	@ 0xa8
 801201c:	f001 ff8e 	bl	8013f3c <pvPortMalloc>
 8012020:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012022:	69fb      	ldr	r3, [r7, #28]
 8012024:	2b00      	cmp	r3, #0
 8012026:	d003      	beq.n	8012030 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012028:	69fb      	ldr	r3, [r7, #28]
 801202a:	697a      	ldr	r2, [r7, #20]
 801202c:	631a      	str	r2, [r3, #48]	@ 0x30
 801202e:	e005      	b.n	801203c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012030:	6978      	ldr	r0, [r7, #20]
 8012032:	f002 f851 	bl	80140d8 <vPortFree>
 8012036:	e001      	b.n	801203c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012038:	2300      	movs	r3, #0
 801203a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801203c:	69fb      	ldr	r3, [r7, #28]
 801203e:	2b00      	cmp	r3, #0
 8012040:	d017      	beq.n	8012072 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012042:	69fb      	ldr	r3, [r7, #28]
 8012044:	2200      	movs	r2, #0
 8012046:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801204a:	88fa      	ldrh	r2, [r7, #6]
 801204c:	2300      	movs	r3, #0
 801204e:	9303      	str	r3, [sp, #12]
 8012050:	69fb      	ldr	r3, [r7, #28]
 8012052:	9302      	str	r3, [sp, #8]
 8012054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012056:	9301      	str	r3, [sp, #4]
 8012058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801205a:	9300      	str	r3, [sp, #0]
 801205c:	683b      	ldr	r3, [r7, #0]
 801205e:	68b9      	ldr	r1, [r7, #8]
 8012060:	68f8      	ldr	r0, [r7, #12]
 8012062:	f000 f80f 	bl	8012084 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012066:	69f8      	ldr	r0, [r7, #28]
 8012068:	f000 f8b4 	bl	80121d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801206c:	2301      	movs	r3, #1
 801206e:	61bb      	str	r3, [r7, #24]
 8012070:	e002      	b.n	8012078 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012072:	f04f 33ff 	mov.w	r3, #4294967295
 8012076:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012078:	69bb      	ldr	r3, [r7, #24]
	}
 801207a:	4618      	mov	r0, r3
 801207c:	3720      	adds	r7, #32
 801207e:	46bd      	mov	sp, r7
 8012080:	bd80      	pop	{r7, pc}
	...

08012084 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012084:	b580      	push	{r7, lr}
 8012086:	b088      	sub	sp, #32
 8012088:	af00      	add	r7, sp, #0
 801208a:	60f8      	str	r0, [r7, #12]
 801208c:	60b9      	str	r1, [r7, #8]
 801208e:	607a      	str	r2, [r7, #4]
 8012090:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012094:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	009b      	lsls	r3, r3, #2
 801209a:	461a      	mov	r2, r3
 801209c:	21a5      	movs	r1, #165	@ 0xa5
 801209e:	f002 fc25 	bl	80148ec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80120a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80120ac:	3b01      	subs	r3, #1
 80120ae:	009b      	lsls	r3, r3, #2
 80120b0:	4413      	add	r3, r2
 80120b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80120b4:	69bb      	ldr	r3, [r7, #24]
 80120b6:	f023 0307 	bic.w	r3, r3, #7
 80120ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80120bc:	69bb      	ldr	r3, [r7, #24]
 80120be:	f003 0307 	and.w	r3, r3, #7
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d00b      	beq.n	80120de <prvInitialiseNewTask+0x5a>
	__asm volatile
 80120c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120ca:	f383 8811 	msr	BASEPRI, r3
 80120ce:	f3bf 8f6f 	isb	sy
 80120d2:	f3bf 8f4f 	dsb	sy
 80120d6:	617b      	str	r3, [r7, #20]
}
 80120d8:	bf00      	nop
 80120da:	bf00      	nop
 80120dc:	e7fd      	b.n	80120da <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80120de:	68bb      	ldr	r3, [r7, #8]
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d01f      	beq.n	8012124 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80120e4:	2300      	movs	r3, #0
 80120e6:	61fb      	str	r3, [r7, #28]
 80120e8:	e012      	b.n	8012110 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80120ea:	68ba      	ldr	r2, [r7, #8]
 80120ec:	69fb      	ldr	r3, [r7, #28]
 80120ee:	4413      	add	r3, r2
 80120f0:	7819      	ldrb	r1, [r3, #0]
 80120f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80120f4:	69fb      	ldr	r3, [r7, #28]
 80120f6:	4413      	add	r3, r2
 80120f8:	3334      	adds	r3, #52	@ 0x34
 80120fa:	460a      	mov	r2, r1
 80120fc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80120fe:	68ba      	ldr	r2, [r7, #8]
 8012100:	69fb      	ldr	r3, [r7, #28]
 8012102:	4413      	add	r3, r2
 8012104:	781b      	ldrb	r3, [r3, #0]
 8012106:	2b00      	cmp	r3, #0
 8012108:	d006      	beq.n	8012118 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801210a:	69fb      	ldr	r3, [r7, #28]
 801210c:	3301      	adds	r3, #1
 801210e:	61fb      	str	r3, [r7, #28]
 8012110:	69fb      	ldr	r3, [r7, #28]
 8012112:	2b0f      	cmp	r3, #15
 8012114:	d9e9      	bls.n	80120ea <prvInitialiseNewTask+0x66>
 8012116:	e000      	b.n	801211a <prvInitialiseNewTask+0x96>
			{
				break;
 8012118:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801211a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801211c:	2200      	movs	r2, #0
 801211e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012122:	e003      	b.n	801212c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012126:	2200      	movs	r2, #0
 8012128:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801212c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801212e:	2b37      	cmp	r3, #55	@ 0x37
 8012130:	d901      	bls.n	8012136 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012132:	2337      	movs	r3, #55	@ 0x37
 8012134:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012138:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801213a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801213c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801213e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012140:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012144:	2200      	movs	r2, #0
 8012146:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801214a:	3304      	adds	r3, #4
 801214c:	4618      	mov	r0, r3
 801214e:	f7fe fec7 	bl	8010ee0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012154:	3318      	adds	r3, #24
 8012156:	4618      	mov	r0, r3
 8012158:	f7fe fec2 	bl	8010ee0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801215c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801215e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012160:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012164:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801216a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801216c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801216e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012170:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012174:	2200      	movs	r2, #0
 8012176:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801217a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801217c:	2200      	movs	r2, #0
 801217e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012184:	3354      	adds	r3, #84	@ 0x54
 8012186:	224c      	movs	r2, #76	@ 0x4c
 8012188:	2100      	movs	r1, #0
 801218a:	4618      	mov	r0, r3
 801218c:	f002 fbae 	bl	80148ec <memset>
 8012190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012192:	4a0d      	ldr	r2, [pc, #52]	@ (80121c8 <prvInitialiseNewTask+0x144>)
 8012194:	659a      	str	r2, [r3, #88]	@ 0x58
 8012196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012198:	4a0c      	ldr	r2, [pc, #48]	@ (80121cc <prvInitialiseNewTask+0x148>)
 801219a:	65da      	str	r2, [r3, #92]	@ 0x5c
 801219c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801219e:	4a0c      	ldr	r2, [pc, #48]	@ (80121d0 <prvInitialiseNewTask+0x14c>)
 80121a0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80121a2:	683a      	ldr	r2, [r7, #0]
 80121a4:	68f9      	ldr	r1, [r7, #12]
 80121a6:	69b8      	ldr	r0, [r7, #24]
 80121a8:	f001 fc72 	bl	8013a90 <pxPortInitialiseStack>
 80121ac:	4602      	mov	r2, r0
 80121ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80121b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d002      	beq.n	80121be <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80121b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80121bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80121be:	bf00      	nop
 80121c0:	3720      	adds	r7, #32
 80121c2:	46bd      	mov	sp, r7
 80121c4:	bd80      	pop	{r7, pc}
 80121c6:	bf00      	nop
 80121c8:	200090fc 	.word	0x200090fc
 80121cc:	20009164 	.word	0x20009164
 80121d0:	200091cc 	.word	0x200091cc

080121d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80121d4:	b580      	push	{r7, lr}
 80121d6:	b082      	sub	sp, #8
 80121d8:	af00      	add	r7, sp, #0
 80121da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80121dc:	f001 fd8c 	bl	8013cf8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80121e0:	4b2d      	ldr	r3, [pc, #180]	@ (8012298 <prvAddNewTaskToReadyList+0xc4>)
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	3301      	adds	r3, #1
 80121e6:	4a2c      	ldr	r2, [pc, #176]	@ (8012298 <prvAddNewTaskToReadyList+0xc4>)
 80121e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80121ea:	4b2c      	ldr	r3, [pc, #176]	@ (801229c <prvAddNewTaskToReadyList+0xc8>)
 80121ec:	681b      	ldr	r3, [r3, #0]
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d109      	bne.n	8012206 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80121f2:	4a2a      	ldr	r2, [pc, #168]	@ (801229c <prvAddNewTaskToReadyList+0xc8>)
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80121f8:	4b27      	ldr	r3, [pc, #156]	@ (8012298 <prvAddNewTaskToReadyList+0xc4>)
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	2b01      	cmp	r3, #1
 80121fe:	d110      	bne.n	8012222 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012200:	f000 fc2e 	bl	8012a60 <prvInitialiseTaskLists>
 8012204:	e00d      	b.n	8012222 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012206:	4b26      	ldr	r3, [pc, #152]	@ (80122a0 <prvAddNewTaskToReadyList+0xcc>)
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	2b00      	cmp	r3, #0
 801220c:	d109      	bne.n	8012222 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801220e:	4b23      	ldr	r3, [pc, #140]	@ (801229c <prvAddNewTaskToReadyList+0xc8>)
 8012210:	681b      	ldr	r3, [r3, #0]
 8012212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012218:	429a      	cmp	r2, r3
 801221a:	d802      	bhi.n	8012222 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801221c:	4a1f      	ldr	r2, [pc, #124]	@ (801229c <prvAddNewTaskToReadyList+0xc8>)
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012222:	4b20      	ldr	r3, [pc, #128]	@ (80122a4 <prvAddNewTaskToReadyList+0xd0>)
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	3301      	adds	r3, #1
 8012228:	4a1e      	ldr	r2, [pc, #120]	@ (80122a4 <prvAddNewTaskToReadyList+0xd0>)
 801222a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 801222c:	4b1d      	ldr	r3, [pc, #116]	@ (80122a4 <prvAddNewTaskToReadyList+0xd0>)
 801222e:	681a      	ldr	r2, [r3, #0]
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012238:	4b1b      	ldr	r3, [pc, #108]	@ (80122a8 <prvAddNewTaskToReadyList+0xd4>)
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	429a      	cmp	r2, r3
 801223e:	d903      	bls.n	8012248 <prvAddNewTaskToReadyList+0x74>
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012244:	4a18      	ldr	r2, [pc, #96]	@ (80122a8 <prvAddNewTaskToReadyList+0xd4>)
 8012246:	6013      	str	r3, [r2, #0]
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801224c:	4613      	mov	r3, r2
 801224e:	009b      	lsls	r3, r3, #2
 8012250:	4413      	add	r3, r2
 8012252:	009b      	lsls	r3, r3, #2
 8012254:	4a15      	ldr	r2, [pc, #84]	@ (80122ac <prvAddNewTaskToReadyList+0xd8>)
 8012256:	441a      	add	r2, r3
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	3304      	adds	r3, #4
 801225c:	4619      	mov	r1, r3
 801225e:	4610      	mov	r0, r2
 8012260:	f7fe fe4b 	bl	8010efa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012264:	f001 fd7a 	bl	8013d5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012268:	4b0d      	ldr	r3, [pc, #52]	@ (80122a0 <prvAddNewTaskToReadyList+0xcc>)
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	2b00      	cmp	r3, #0
 801226e:	d00e      	beq.n	801228e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012270:	4b0a      	ldr	r3, [pc, #40]	@ (801229c <prvAddNewTaskToReadyList+0xc8>)
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801227a:	429a      	cmp	r2, r3
 801227c:	d207      	bcs.n	801228e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801227e:	4b0c      	ldr	r3, [pc, #48]	@ (80122b0 <prvAddNewTaskToReadyList+0xdc>)
 8012280:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012284:	601a      	str	r2, [r3, #0]
 8012286:	f3bf 8f4f 	dsb	sy
 801228a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801228e:	bf00      	nop
 8012290:	3708      	adds	r7, #8
 8012292:	46bd      	mov	sp, r7
 8012294:	bd80      	pop	{r7, pc}
 8012296:	bf00      	nop
 8012298:	2000221c 	.word	0x2000221c
 801229c:	20001d48 	.word	0x20001d48
 80122a0:	20002228 	.word	0x20002228
 80122a4:	20002238 	.word	0x20002238
 80122a8:	20002224 	.word	0x20002224
 80122ac:	20001d4c 	.word	0x20001d4c
 80122b0:	e000ed04 	.word	0xe000ed04

080122b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80122b4:	b580      	push	{r7, lr}
 80122b6:	b084      	sub	sp, #16
 80122b8:	af00      	add	r7, sp, #0
 80122ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80122bc:	2300      	movs	r3, #0
 80122be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d018      	beq.n	80122f8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80122c6:	4b14      	ldr	r3, [pc, #80]	@ (8012318 <vTaskDelay+0x64>)
 80122c8:	681b      	ldr	r3, [r3, #0]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d00b      	beq.n	80122e6 <vTaskDelay+0x32>
	__asm volatile
 80122ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122d2:	f383 8811 	msr	BASEPRI, r3
 80122d6:	f3bf 8f6f 	isb	sy
 80122da:	f3bf 8f4f 	dsb	sy
 80122de:	60bb      	str	r3, [r7, #8]
}
 80122e0:	bf00      	nop
 80122e2:	bf00      	nop
 80122e4:	e7fd      	b.n	80122e2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80122e6:	f000 f88b 	bl	8012400 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80122ea:	2100      	movs	r1, #0
 80122ec:	6878      	ldr	r0, [r7, #4]
 80122ee:	f001 f821 	bl	8013334 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80122f2:	f000 f893 	bl	801241c <xTaskResumeAll>
 80122f6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d107      	bne.n	801230e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80122fe:	4b07      	ldr	r3, [pc, #28]	@ (801231c <vTaskDelay+0x68>)
 8012300:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012304:	601a      	str	r2, [r3, #0]
 8012306:	f3bf 8f4f 	dsb	sy
 801230a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801230e:	bf00      	nop
 8012310:	3710      	adds	r7, #16
 8012312:	46bd      	mov	sp, r7
 8012314:	bd80      	pop	{r7, pc}
 8012316:	bf00      	nop
 8012318:	20002244 	.word	0x20002244
 801231c:	e000ed04 	.word	0xe000ed04

08012320 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012320:	b580      	push	{r7, lr}
 8012322:	b08a      	sub	sp, #40	@ 0x28
 8012324:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012326:	2300      	movs	r3, #0
 8012328:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801232a:	2300      	movs	r3, #0
 801232c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801232e:	463a      	mov	r2, r7
 8012330:	1d39      	adds	r1, r7, #4
 8012332:	f107 0308 	add.w	r3, r7, #8
 8012336:	4618      	mov	r0, r3
 8012338:	f7fe fd7e 	bl	8010e38 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801233c:	6839      	ldr	r1, [r7, #0]
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	68ba      	ldr	r2, [r7, #8]
 8012342:	9202      	str	r2, [sp, #8]
 8012344:	9301      	str	r3, [sp, #4]
 8012346:	2300      	movs	r3, #0
 8012348:	9300      	str	r3, [sp, #0]
 801234a:	2300      	movs	r3, #0
 801234c:	460a      	mov	r2, r1
 801234e:	4924      	ldr	r1, [pc, #144]	@ (80123e0 <vTaskStartScheduler+0xc0>)
 8012350:	4824      	ldr	r0, [pc, #144]	@ (80123e4 <vTaskStartScheduler+0xc4>)
 8012352:	f7ff fdf1 	bl	8011f38 <xTaskCreateStatic>
 8012356:	4603      	mov	r3, r0
 8012358:	4a23      	ldr	r2, [pc, #140]	@ (80123e8 <vTaskStartScheduler+0xc8>)
 801235a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801235c:	4b22      	ldr	r3, [pc, #136]	@ (80123e8 <vTaskStartScheduler+0xc8>)
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	2b00      	cmp	r3, #0
 8012362:	d002      	beq.n	801236a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012364:	2301      	movs	r3, #1
 8012366:	617b      	str	r3, [r7, #20]
 8012368:	e001      	b.n	801236e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801236a:	2300      	movs	r3, #0
 801236c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801236e:	697b      	ldr	r3, [r7, #20]
 8012370:	2b01      	cmp	r3, #1
 8012372:	d102      	bne.n	801237a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012374:	f001 f832 	bl	80133dc <xTimerCreateTimerTask>
 8012378:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801237a:	697b      	ldr	r3, [r7, #20]
 801237c:	2b01      	cmp	r3, #1
 801237e:	d11b      	bne.n	80123b8 <vTaskStartScheduler+0x98>
	__asm volatile
 8012380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012384:	f383 8811 	msr	BASEPRI, r3
 8012388:	f3bf 8f6f 	isb	sy
 801238c:	f3bf 8f4f 	dsb	sy
 8012390:	613b      	str	r3, [r7, #16]
}
 8012392:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012394:	4b15      	ldr	r3, [pc, #84]	@ (80123ec <vTaskStartScheduler+0xcc>)
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	3354      	adds	r3, #84	@ 0x54
 801239a:	4a15      	ldr	r2, [pc, #84]	@ (80123f0 <vTaskStartScheduler+0xd0>)
 801239c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801239e:	4b15      	ldr	r3, [pc, #84]	@ (80123f4 <vTaskStartScheduler+0xd4>)
 80123a0:	f04f 32ff 	mov.w	r2, #4294967295
 80123a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80123a6:	4b14      	ldr	r3, [pc, #80]	@ (80123f8 <vTaskStartScheduler+0xd8>)
 80123a8:	2201      	movs	r2, #1
 80123aa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80123ac:	4b13      	ldr	r3, [pc, #76]	@ (80123fc <vTaskStartScheduler+0xdc>)
 80123ae:	2200      	movs	r2, #0
 80123b0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80123b2:	f001 fbfd 	bl	8013bb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80123b6:	e00f      	b.n	80123d8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80123b8:	697b      	ldr	r3, [r7, #20]
 80123ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123be:	d10b      	bne.n	80123d8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80123c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123c4:	f383 8811 	msr	BASEPRI, r3
 80123c8:	f3bf 8f6f 	isb	sy
 80123cc:	f3bf 8f4f 	dsb	sy
 80123d0:	60fb      	str	r3, [r7, #12]
}
 80123d2:	bf00      	nop
 80123d4:	bf00      	nop
 80123d6:	e7fd      	b.n	80123d4 <vTaskStartScheduler+0xb4>
}
 80123d8:	bf00      	nop
 80123da:	3718      	adds	r7, #24
 80123dc:	46bd      	mov	sp, r7
 80123de:	bd80      	pop	{r7, pc}
 80123e0:	08017bb8 	.word	0x08017bb8
 80123e4:	08012a31 	.word	0x08012a31
 80123e8:	20002240 	.word	0x20002240
 80123ec:	20001d48 	.word	0x20001d48
 80123f0:	200000e0 	.word	0x200000e0
 80123f4:	2000223c 	.word	0x2000223c
 80123f8:	20002228 	.word	0x20002228
 80123fc:	20002220 	.word	0x20002220

08012400 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012400:	b480      	push	{r7}
 8012402:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012404:	4b04      	ldr	r3, [pc, #16]	@ (8012418 <vTaskSuspendAll+0x18>)
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	3301      	adds	r3, #1
 801240a:	4a03      	ldr	r2, [pc, #12]	@ (8012418 <vTaskSuspendAll+0x18>)
 801240c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801240e:	bf00      	nop
 8012410:	46bd      	mov	sp, r7
 8012412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012416:	4770      	bx	lr
 8012418:	20002244 	.word	0x20002244

0801241c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801241c:	b580      	push	{r7, lr}
 801241e:	b084      	sub	sp, #16
 8012420:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012422:	2300      	movs	r3, #0
 8012424:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012426:	2300      	movs	r3, #0
 8012428:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801242a:	4b42      	ldr	r3, [pc, #264]	@ (8012534 <xTaskResumeAll+0x118>)
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	2b00      	cmp	r3, #0
 8012430:	d10b      	bne.n	801244a <xTaskResumeAll+0x2e>
	__asm volatile
 8012432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012436:	f383 8811 	msr	BASEPRI, r3
 801243a:	f3bf 8f6f 	isb	sy
 801243e:	f3bf 8f4f 	dsb	sy
 8012442:	603b      	str	r3, [r7, #0]
}
 8012444:	bf00      	nop
 8012446:	bf00      	nop
 8012448:	e7fd      	b.n	8012446 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801244a:	f001 fc55 	bl	8013cf8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801244e:	4b39      	ldr	r3, [pc, #228]	@ (8012534 <xTaskResumeAll+0x118>)
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	3b01      	subs	r3, #1
 8012454:	4a37      	ldr	r2, [pc, #220]	@ (8012534 <xTaskResumeAll+0x118>)
 8012456:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012458:	4b36      	ldr	r3, [pc, #216]	@ (8012534 <xTaskResumeAll+0x118>)
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	2b00      	cmp	r3, #0
 801245e:	d162      	bne.n	8012526 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012460:	4b35      	ldr	r3, [pc, #212]	@ (8012538 <xTaskResumeAll+0x11c>)
 8012462:	681b      	ldr	r3, [r3, #0]
 8012464:	2b00      	cmp	r3, #0
 8012466:	d05e      	beq.n	8012526 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012468:	e02f      	b.n	80124ca <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801246a:	4b34      	ldr	r3, [pc, #208]	@ (801253c <xTaskResumeAll+0x120>)
 801246c:	68db      	ldr	r3, [r3, #12]
 801246e:	68db      	ldr	r3, [r3, #12]
 8012470:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012472:	68fb      	ldr	r3, [r7, #12]
 8012474:	3318      	adds	r3, #24
 8012476:	4618      	mov	r0, r3
 8012478:	f7fe fd9c 	bl	8010fb4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	3304      	adds	r3, #4
 8012480:	4618      	mov	r0, r3
 8012482:	f7fe fd97 	bl	8010fb4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012486:	68fb      	ldr	r3, [r7, #12]
 8012488:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801248a:	4b2d      	ldr	r3, [pc, #180]	@ (8012540 <xTaskResumeAll+0x124>)
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	429a      	cmp	r2, r3
 8012490:	d903      	bls.n	801249a <xTaskResumeAll+0x7e>
 8012492:	68fb      	ldr	r3, [r7, #12]
 8012494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012496:	4a2a      	ldr	r2, [pc, #168]	@ (8012540 <xTaskResumeAll+0x124>)
 8012498:	6013      	str	r3, [r2, #0]
 801249a:	68fb      	ldr	r3, [r7, #12]
 801249c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801249e:	4613      	mov	r3, r2
 80124a0:	009b      	lsls	r3, r3, #2
 80124a2:	4413      	add	r3, r2
 80124a4:	009b      	lsls	r3, r3, #2
 80124a6:	4a27      	ldr	r2, [pc, #156]	@ (8012544 <xTaskResumeAll+0x128>)
 80124a8:	441a      	add	r2, r3
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	3304      	adds	r3, #4
 80124ae:	4619      	mov	r1, r3
 80124b0:	4610      	mov	r0, r2
 80124b2:	f7fe fd22 	bl	8010efa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80124ba:	4b23      	ldr	r3, [pc, #140]	@ (8012548 <xTaskResumeAll+0x12c>)
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124c0:	429a      	cmp	r2, r3
 80124c2:	d302      	bcc.n	80124ca <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80124c4:	4b21      	ldr	r3, [pc, #132]	@ (801254c <xTaskResumeAll+0x130>)
 80124c6:	2201      	movs	r2, #1
 80124c8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80124ca:	4b1c      	ldr	r3, [pc, #112]	@ (801253c <xTaskResumeAll+0x120>)
 80124cc:	681b      	ldr	r3, [r3, #0]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d1cb      	bne.n	801246a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d001      	beq.n	80124dc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80124d8:	f000 fb66 	bl	8012ba8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80124dc:	4b1c      	ldr	r3, [pc, #112]	@ (8012550 <xTaskResumeAll+0x134>)
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	d010      	beq.n	801250a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80124e8:	f000 f846 	bl	8012578 <xTaskIncrementTick>
 80124ec:	4603      	mov	r3, r0
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d002      	beq.n	80124f8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80124f2:	4b16      	ldr	r3, [pc, #88]	@ (801254c <xTaskResumeAll+0x130>)
 80124f4:	2201      	movs	r2, #1
 80124f6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	3b01      	subs	r3, #1
 80124fc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	2b00      	cmp	r3, #0
 8012502:	d1f1      	bne.n	80124e8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8012504:	4b12      	ldr	r3, [pc, #72]	@ (8012550 <xTaskResumeAll+0x134>)
 8012506:	2200      	movs	r2, #0
 8012508:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801250a:	4b10      	ldr	r3, [pc, #64]	@ (801254c <xTaskResumeAll+0x130>)
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	2b00      	cmp	r3, #0
 8012510:	d009      	beq.n	8012526 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012512:	2301      	movs	r3, #1
 8012514:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012516:	4b0f      	ldr	r3, [pc, #60]	@ (8012554 <xTaskResumeAll+0x138>)
 8012518:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801251c:	601a      	str	r2, [r3, #0]
 801251e:	f3bf 8f4f 	dsb	sy
 8012522:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012526:	f001 fc19 	bl	8013d5c <vPortExitCritical>

	return xAlreadyYielded;
 801252a:	68bb      	ldr	r3, [r7, #8]
}
 801252c:	4618      	mov	r0, r3
 801252e:	3710      	adds	r7, #16
 8012530:	46bd      	mov	sp, r7
 8012532:	bd80      	pop	{r7, pc}
 8012534:	20002244 	.word	0x20002244
 8012538:	2000221c 	.word	0x2000221c
 801253c:	200021dc 	.word	0x200021dc
 8012540:	20002224 	.word	0x20002224
 8012544:	20001d4c 	.word	0x20001d4c
 8012548:	20001d48 	.word	0x20001d48
 801254c:	20002230 	.word	0x20002230
 8012550:	2000222c 	.word	0x2000222c
 8012554:	e000ed04 	.word	0xe000ed04

08012558 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012558:	b480      	push	{r7}
 801255a:	b083      	sub	sp, #12
 801255c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801255e:	4b05      	ldr	r3, [pc, #20]	@ (8012574 <xTaskGetTickCount+0x1c>)
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012564:	687b      	ldr	r3, [r7, #4]
}
 8012566:	4618      	mov	r0, r3
 8012568:	370c      	adds	r7, #12
 801256a:	46bd      	mov	sp, r7
 801256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012570:	4770      	bx	lr
 8012572:	bf00      	nop
 8012574:	20002220 	.word	0x20002220

08012578 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012578:	b580      	push	{r7, lr}
 801257a:	b086      	sub	sp, #24
 801257c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801257e:	2300      	movs	r3, #0
 8012580:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012582:	4b4f      	ldr	r3, [pc, #316]	@ (80126c0 <xTaskIncrementTick+0x148>)
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	2b00      	cmp	r3, #0
 8012588:	f040 8090 	bne.w	80126ac <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801258c:	4b4d      	ldr	r3, [pc, #308]	@ (80126c4 <xTaskIncrementTick+0x14c>)
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	3301      	adds	r3, #1
 8012592:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012594:	4a4b      	ldr	r2, [pc, #300]	@ (80126c4 <xTaskIncrementTick+0x14c>)
 8012596:	693b      	ldr	r3, [r7, #16]
 8012598:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801259a:	693b      	ldr	r3, [r7, #16]
 801259c:	2b00      	cmp	r3, #0
 801259e:	d121      	bne.n	80125e4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80125a0:	4b49      	ldr	r3, [pc, #292]	@ (80126c8 <xTaskIncrementTick+0x150>)
 80125a2:	681b      	ldr	r3, [r3, #0]
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d00b      	beq.n	80125c2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80125aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125ae:	f383 8811 	msr	BASEPRI, r3
 80125b2:	f3bf 8f6f 	isb	sy
 80125b6:	f3bf 8f4f 	dsb	sy
 80125ba:	603b      	str	r3, [r7, #0]
}
 80125bc:	bf00      	nop
 80125be:	bf00      	nop
 80125c0:	e7fd      	b.n	80125be <xTaskIncrementTick+0x46>
 80125c2:	4b41      	ldr	r3, [pc, #260]	@ (80126c8 <xTaskIncrementTick+0x150>)
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	60fb      	str	r3, [r7, #12]
 80125c8:	4b40      	ldr	r3, [pc, #256]	@ (80126cc <xTaskIncrementTick+0x154>)
 80125ca:	681b      	ldr	r3, [r3, #0]
 80125cc:	4a3e      	ldr	r2, [pc, #248]	@ (80126c8 <xTaskIncrementTick+0x150>)
 80125ce:	6013      	str	r3, [r2, #0]
 80125d0:	4a3e      	ldr	r2, [pc, #248]	@ (80126cc <xTaskIncrementTick+0x154>)
 80125d2:	68fb      	ldr	r3, [r7, #12]
 80125d4:	6013      	str	r3, [r2, #0]
 80125d6:	4b3e      	ldr	r3, [pc, #248]	@ (80126d0 <xTaskIncrementTick+0x158>)
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	3301      	adds	r3, #1
 80125dc:	4a3c      	ldr	r2, [pc, #240]	@ (80126d0 <xTaskIncrementTick+0x158>)
 80125de:	6013      	str	r3, [r2, #0]
 80125e0:	f000 fae2 	bl	8012ba8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80125e4:	4b3b      	ldr	r3, [pc, #236]	@ (80126d4 <xTaskIncrementTick+0x15c>)
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	693a      	ldr	r2, [r7, #16]
 80125ea:	429a      	cmp	r2, r3
 80125ec:	d349      	bcc.n	8012682 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80125ee:	4b36      	ldr	r3, [pc, #216]	@ (80126c8 <xTaskIncrementTick+0x150>)
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d104      	bne.n	8012602 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80125f8:	4b36      	ldr	r3, [pc, #216]	@ (80126d4 <xTaskIncrementTick+0x15c>)
 80125fa:	f04f 32ff 	mov.w	r2, #4294967295
 80125fe:	601a      	str	r2, [r3, #0]
					break;
 8012600:	e03f      	b.n	8012682 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012602:	4b31      	ldr	r3, [pc, #196]	@ (80126c8 <xTaskIncrementTick+0x150>)
 8012604:	681b      	ldr	r3, [r3, #0]
 8012606:	68db      	ldr	r3, [r3, #12]
 8012608:	68db      	ldr	r3, [r3, #12]
 801260a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801260c:	68bb      	ldr	r3, [r7, #8]
 801260e:	685b      	ldr	r3, [r3, #4]
 8012610:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012612:	693a      	ldr	r2, [r7, #16]
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	429a      	cmp	r2, r3
 8012618:	d203      	bcs.n	8012622 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801261a:	4a2e      	ldr	r2, [pc, #184]	@ (80126d4 <xTaskIncrementTick+0x15c>)
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012620:	e02f      	b.n	8012682 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012622:	68bb      	ldr	r3, [r7, #8]
 8012624:	3304      	adds	r3, #4
 8012626:	4618      	mov	r0, r3
 8012628:	f7fe fcc4 	bl	8010fb4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801262c:	68bb      	ldr	r3, [r7, #8]
 801262e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012630:	2b00      	cmp	r3, #0
 8012632:	d004      	beq.n	801263e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012634:	68bb      	ldr	r3, [r7, #8]
 8012636:	3318      	adds	r3, #24
 8012638:	4618      	mov	r0, r3
 801263a:	f7fe fcbb 	bl	8010fb4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801263e:	68bb      	ldr	r3, [r7, #8]
 8012640:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012642:	4b25      	ldr	r3, [pc, #148]	@ (80126d8 <xTaskIncrementTick+0x160>)
 8012644:	681b      	ldr	r3, [r3, #0]
 8012646:	429a      	cmp	r2, r3
 8012648:	d903      	bls.n	8012652 <xTaskIncrementTick+0xda>
 801264a:	68bb      	ldr	r3, [r7, #8]
 801264c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801264e:	4a22      	ldr	r2, [pc, #136]	@ (80126d8 <xTaskIncrementTick+0x160>)
 8012650:	6013      	str	r3, [r2, #0]
 8012652:	68bb      	ldr	r3, [r7, #8]
 8012654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012656:	4613      	mov	r3, r2
 8012658:	009b      	lsls	r3, r3, #2
 801265a:	4413      	add	r3, r2
 801265c:	009b      	lsls	r3, r3, #2
 801265e:	4a1f      	ldr	r2, [pc, #124]	@ (80126dc <xTaskIncrementTick+0x164>)
 8012660:	441a      	add	r2, r3
 8012662:	68bb      	ldr	r3, [r7, #8]
 8012664:	3304      	adds	r3, #4
 8012666:	4619      	mov	r1, r3
 8012668:	4610      	mov	r0, r2
 801266a:	f7fe fc46 	bl	8010efa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801266e:	68bb      	ldr	r3, [r7, #8]
 8012670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012672:	4b1b      	ldr	r3, [pc, #108]	@ (80126e0 <xTaskIncrementTick+0x168>)
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012678:	429a      	cmp	r2, r3
 801267a:	d3b8      	bcc.n	80125ee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801267c:	2301      	movs	r3, #1
 801267e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012680:	e7b5      	b.n	80125ee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012682:	4b17      	ldr	r3, [pc, #92]	@ (80126e0 <xTaskIncrementTick+0x168>)
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012688:	4914      	ldr	r1, [pc, #80]	@ (80126dc <xTaskIncrementTick+0x164>)
 801268a:	4613      	mov	r3, r2
 801268c:	009b      	lsls	r3, r3, #2
 801268e:	4413      	add	r3, r2
 8012690:	009b      	lsls	r3, r3, #2
 8012692:	440b      	add	r3, r1
 8012694:	681b      	ldr	r3, [r3, #0]
 8012696:	2b01      	cmp	r3, #1
 8012698:	d901      	bls.n	801269e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 801269a:	2301      	movs	r3, #1
 801269c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801269e:	4b11      	ldr	r3, [pc, #68]	@ (80126e4 <xTaskIncrementTick+0x16c>)
 80126a0:	681b      	ldr	r3, [r3, #0]
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d007      	beq.n	80126b6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80126a6:	2301      	movs	r3, #1
 80126a8:	617b      	str	r3, [r7, #20]
 80126aa:	e004      	b.n	80126b6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80126ac:	4b0e      	ldr	r3, [pc, #56]	@ (80126e8 <xTaskIncrementTick+0x170>)
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	3301      	adds	r3, #1
 80126b2:	4a0d      	ldr	r2, [pc, #52]	@ (80126e8 <xTaskIncrementTick+0x170>)
 80126b4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80126b6:	697b      	ldr	r3, [r7, #20]
}
 80126b8:	4618      	mov	r0, r3
 80126ba:	3718      	adds	r7, #24
 80126bc:	46bd      	mov	sp, r7
 80126be:	bd80      	pop	{r7, pc}
 80126c0:	20002244 	.word	0x20002244
 80126c4:	20002220 	.word	0x20002220
 80126c8:	200021d4 	.word	0x200021d4
 80126cc:	200021d8 	.word	0x200021d8
 80126d0:	20002234 	.word	0x20002234
 80126d4:	2000223c 	.word	0x2000223c
 80126d8:	20002224 	.word	0x20002224
 80126dc:	20001d4c 	.word	0x20001d4c
 80126e0:	20001d48 	.word	0x20001d48
 80126e4:	20002230 	.word	0x20002230
 80126e8:	2000222c 	.word	0x2000222c

080126ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80126ec:	b480      	push	{r7}
 80126ee:	b085      	sub	sp, #20
 80126f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80126f2:	4b2b      	ldr	r3, [pc, #172]	@ (80127a0 <vTaskSwitchContext+0xb4>)
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d003      	beq.n	8012702 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80126fa:	4b2a      	ldr	r3, [pc, #168]	@ (80127a4 <vTaskSwitchContext+0xb8>)
 80126fc:	2201      	movs	r2, #1
 80126fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012700:	e047      	b.n	8012792 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8012702:	4b28      	ldr	r3, [pc, #160]	@ (80127a4 <vTaskSwitchContext+0xb8>)
 8012704:	2200      	movs	r2, #0
 8012706:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012708:	4b27      	ldr	r3, [pc, #156]	@ (80127a8 <vTaskSwitchContext+0xbc>)
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	60fb      	str	r3, [r7, #12]
 801270e:	e011      	b.n	8012734 <vTaskSwitchContext+0x48>
 8012710:	68fb      	ldr	r3, [r7, #12]
 8012712:	2b00      	cmp	r3, #0
 8012714:	d10b      	bne.n	801272e <vTaskSwitchContext+0x42>
	__asm volatile
 8012716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801271a:	f383 8811 	msr	BASEPRI, r3
 801271e:	f3bf 8f6f 	isb	sy
 8012722:	f3bf 8f4f 	dsb	sy
 8012726:	607b      	str	r3, [r7, #4]
}
 8012728:	bf00      	nop
 801272a:	bf00      	nop
 801272c:	e7fd      	b.n	801272a <vTaskSwitchContext+0x3e>
 801272e:	68fb      	ldr	r3, [r7, #12]
 8012730:	3b01      	subs	r3, #1
 8012732:	60fb      	str	r3, [r7, #12]
 8012734:	491d      	ldr	r1, [pc, #116]	@ (80127ac <vTaskSwitchContext+0xc0>)
 8012736:	68fa      	ldr	r2, [r7, #12]
 8012738:	4613      	mov	r3, r2
 801273a:	009b      	lsls	r3, r3, #2
 801273c:	4413      	add	r3, r2
 801273e:	009b      	lsls	r3, r3, #2
 8012740:	440b      	add	r3, r1
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	2b00      	cmp	r3, #0
 8012746:	d0e3      	beq.n	8012710 <vTaskSwitchContext+0x24>
 8012748:	68fa      	ldr	r2, [r7, #12]
 801274a:	4613      	mov	r3, r2
 801274c:	009b      	lsls	r3, r3, #2
 801274e:	4413      	add	r3, r2
 8012750:	009b      	lsls	r3, r3, #2
 8012752:	4a16      	ldr	r2, [pc, #88]	@ (80127ac <vTaskSwitchContext+0xc0>)
 8012754:	4413      	add	r3, r2
 8012756:	60bb      	str	r3, [r7, #8]
 8012758:	68bb      	ldr	r3, [r7, #8]
 801275a:	685b      	ldr	r3, [r3, #4]
 801275c:	685a      	ldr	r2, [r3, #4]
 801275e:	68bb      	ldr	r3, [r7, #8]
 8012760:	605a      	str	r2, [r3, #4]
 8012762:	68bb      	ldr	r3, [r7, #8]
 8012764:	685a      	ldr	r2, [r3, #4]
 8012766:	68bb      	ldr	r3, [r7, #8]
 8012768:	3308      	adds	r3, #8
 801276a:	429a      	cmp	r2, r3
 801276c:	d104      	bne.n	8012778 <vTaskSwitchContext+0x8c>
 801276e:	68bb      	ldr	r3, [r7, #8]
 8012770:	685b      	ldr	r3, [r3, #4]
 8012772:	685a      	ldr	r2, [r3, #4]
 8012774:	68bb      	ldr	r3, [r7, #8]
 8012776:	605a      	str	r2, [r3, #4]
 8012778:	68bb      	ldr	r3, [r7, #8]
 801277a:	685b      	ldr	r3, [r3, #4]
 801277c:	68db      	ldr	r3, [r3, #12]
 801277e:	4a0c      	ldr	r2, [pc, #48]	@ (80127b0 <vTaskSwitchContext+0xc4>)
 8012780:	6013      	str	r3, [r2, #0]
 8012782:	4a09      	ldr	r2, [pc, #36]	@ (80127a8 <vTaskSwitchContext+0xbc>)
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012788:	4b09      	ldr	r3, [pc, #36]	@ (80127b0 <vTaskSwitchContext+0xc4>)
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	3354      	adds	r3, #84	@ 0x54
 801278e:	4a09      	ldr	r2, [pc, #36]	@ (80127b4 <vTaskSwitchContext+0xc8>)
 8012790:	6013      	str	r3, [r2, #0]
}
 8012792:	bf00      	nop
 8012794:	3714      	adds	r7, #20
 8012796:	46bd      	mov	sp, r7
 8012798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801279c:	4770      	bx	lr
 801279e:	bf00      	nop
 80127a0:	20002244 	.word	0x20002244
 80127a4:	20002230 	.word	0x20002230
 80127a8:	20002224 	.word	0x20002224
 80127ac:	20001d4c 	.word	0x20001d4c
 80127b0:	20001d48 	.word	0x20001d48
 80127b4:	200000e0 	.word	0x200000e0

080127b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80127b8:	b580      	push	{r7, lr}
 80127ba:	b084      	sub	sp, #16
 80127bc:	af00      	add	r7, sp, #0
 80127be:	6078      	str	r0, [r7, #4]
 80127c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	d10b      	bne.n	80127e0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80127c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127cc:	f383 8811 	msr	BASEPRI, r3
 80127d0:	f3bf 8f6f 	isb	sy
 80127d4:	f3bf 8f4f 	dsb	sy
 80127d8:	60fb      	str	r3, [r7, #12]
}
 80127da:	bf00      	nop
 80127dc:	bf00      	nop
 80127de:	e7fd      	b.n	80127dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80127e0:	4b07      	ldr	r3, [pc, #28]	@ (8012800 <vTaskPlaceOnEventList+0x48>)
 80127e2:	681b      	ldr	r3, [r3, #0]
 80127e4:	3318      	adds	r3, #24
 80127e6:	4619      	mov	r1, r3
 80127e8:	6878      	ldr	r0, [r7, #4]
 80127ea:	f7fe fbaa 	bl	8010f42 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80127ee:	2101      	movs	r1, #1
 80127f0:	6838      	ldr	r0, [r7, #0]
 80127f2:	f000 fd9f 	bl	8013334 <prvAddCurrentTaskToDelayedList>
}
 80127f6:	bf00      	nop
 80127f8:	3710      	adds	r7, #16
 80127fa:	46bd      	mov	sp, r7
 80127fc:	bd80      	pop	{r7, pc}
 80127fe:	bf00      	nop
 8012800:	20001d48 	.word	0x20001d48

08012804 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012804:	b580      	push	{r7, lr}
 8012806:	b086      	sub	sp, #24
 8012808:	af00      	add	r7, sp, #0
 801280a:	60f8      	str	r0, [r7, #12]
 801280c:	60b9      	str	r1, [r7, #8]
 801280e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012810:	68fb      	ldr	r3, [r7, #12]
 8012812:	2b00      	cmp	r3, #0
 8012814:	d10b      	bne.n	801282e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8012816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801281a:	f383 8811 	msr	BASEPRI, r3
 801281e:	f3bf 8f6f 	isb	sy
 8012822:	f3bf 8f4f 	dsb	sy
 8012826:	617b      	str	r3, [r7, #20]
}
 8012828:	bf00      	nop
 801282a:	bf00      	nop
 801282c:	e7fd      	b.n	801282a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801282e:	4b0a      	ldr	r3, [pc, #40]	@ (8012858 <vTaskPlaceOnEventListRestricted+0x54>)
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	3318      	adds	r3, #24
 8012834:	4619      	mov	r1, r3
 8012836:	68f8      	ldr	r0, [r7, #12]
 8012838:	f7fe fb5f 	bl	8010efa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	2b00      	cmp	r3, #0
 8012840:	d002      	beq.n	8012848 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8012842:	f04f 33ff 	mov.w	r3, #4294967295
 8012846:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012848:	6879      	ldr	r1, [r7, #4]
 801284a:	68b8      	ldr	r0, [r7, #8]
 801284c:	f000 fd72 	bl	8013334 <prvAddCurrentTaskToDelayedList>
	}
 8012850:	bf00      	nop
 8012852:	3718      	adds	r7, #24
 8012854:	46bd      	mov	sp, r7
 8012856:	bd80      	pop	{r7, pc}
 8012858:	20001d48 	.word	0x20001d48

0801285c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801285c:	b580      	push	{r7, lr}
 801285e:	b086      	sub	sp, #24
 8012860:	af00      	add	r7, sp, #0
 8012862:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	68db      	ldr	r3, [r3, #12]
 8012868:	68db      	ldr	r3, [r3, #12]
 801286a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801286c:	693b      	ldr	r3, [r7, #16]
 801286e:	2b00      	cmp	r3, #0
 8012870:	d10b      	bne.n	801288a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8012872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012876:	f383 8811 	msr	BASEPRI, r3
 801287a:	f3bf 8f6f 	isb	sy
 801287e:	f3bf 8f4f 	dsb	sy
 8012882:	60fb      	str	r3, [r7, #12]
}
 8012884:	bf00      	nop
 8012886:	bf00      	nop
 8012888:	e7fd      	b.n	8012886 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801288a:	693b      	ldr	r3, [r7, #16]
 801288c:	3318      	adds	r3, #24
 801288e:	4618      	mov	r0, r3
 8012890:	f7fe fb90 	bl	8010fb4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012894:	4b1d      	ldr	r3, [pc, #116]	@ (801290c <xTaskRemoveFromEventList+0xb0>)
 8012896:	681b      	ldr	r3, [r3, #0]
 8012898:	2b00      	cmp	r3, #0
 801289a:	d11d      	bne.n	80128d8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801289c:	693b      	ldr	r3, [r7, #16]
 801289e:	3304      	adds	r3, #4
 80128a0:	4618      	mov	r0, r3
 80128a2:	f7fe fb87 	bl	8010fb4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80128a6:	693b      	ldr	r3, [r7, #16]
 80128a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128aa:	4b19      	ldr	r3, [pc, #100]	@ (8012910 <xTaskRemoveFromEventList+0xb4>)
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	429a      	cmp	r2, r3
 80128b0:	d903      	bls.n	80128ba <xTaskRemoveFromEventList+0x5e>
 80128b2:	693b      	ldr	r3, [r7, #16]
 80128b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128b6:	4a16      	ldr	r2, [pc, #88]	@ (8012910 <xTaskRemoveFromEventList+0xb4>)
 80128b8:	6013      	str	r3, [r2, #0]
 80128ba:	693b      	ldr	r3, [r7, #16]
 80128bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128be:	4613      	mov	r3, r2
 80128c0:	009b      	lsls	r3, r3, #2
 80128c2:	4413      	add	r3, r2
 80128c4:	009b      	lsls	r3, r3, #2
 80128c6:	4a13      	ldr	r2, [pc, #76]	@ (8012914 <xTaskRemoveFromEventList+0xb8>)
 80128c8:	441a      	add	r2, r3
 80128ca:	693b      	ldr	r3, [r7, #16]
 80128cc:	3304      	adds	r3, #4
 80128ce:	4619      	mov	r1, r3
 80128d0:	4610      	mov	r0, r2
 80128d2:	f7fe fb12 	bl	8010efa <vListInsertEnd>
 80128d6:	e005      	b.n	80128e4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80128d8:	693b      	ldr	r3, [r7, #16]
 80128da:	3318      	adds	r3, #24
 80128dc:	4619      	mov	r1, r3
 80128de:	480e      	ldr	r0, [pc, #56]	@ (8012918 <xTaskRemoveFromEventList+0xbc>)
 80128e0:	f7fe fb0b 	bl	8010efa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80128e4:	693b      	ldr	r3, [r7, #16]
 80128e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128e8:	4b0c      	ldr	r3, [pc, #48]	@ (801291c <xTaskRemoveFromEventList+0xc0>)
 80128ea:	681b      	ldr	r3, [r3, #0]
 80128ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128ee:	429a      	cmp	r2, r3
 80128f0:	d905      	bls.n	80128fe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80128f2:	2301      	movs	r3, #1
 80128f4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80128f6:	4b0a      	ldr	r3, [pc, #40]	@ (8012920 <xTaskRemoveFromEventList+0xc4>)
 80128f8:	2201      	movs	r2, #1
 80128fa:	601a      	str	r2, [r3, #0]
 80128fc:	e001      	b.n	8012902 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80128fe:	2300      	movs	r3, #0
 8012900:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012902:	697b      	ldr	r3, [r7, #20]
}
 8012904:	4618      	mov	r0, r3
 8012906:	3718      	adds	r7, #24
 8012908:	46bd      	mov	sp, r7
 801290a:	bd80      	pop	{r7, pc}
 801290c:	20002244 	.word	0x20002244
 8012910:	20002224 	.word	0x20002224
 8012914:	20001d4c 	.word	0x20001d4c
 8012918:	200021dc 	.word	0x200021dc
 801291c:	20001d48 	.word	0x20001d48
 8012920:	20002230 	.word	0x20002230

08012924 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012924:	b480      	push	{r7}
 8012926:	b083      	sub	sp, #12
 8012928:	af00      	add	r7, sp, #0
 801292a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801292c:	4b06      	ldr	r3, [pc, #24]	@ (8012948 <vTaskInternalSetTimeOutState+0x24>)
 801292e:	681a      	ldr	r2, [r3, #0]
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012934:	4b05      	ldr	r3, [pc, #20]	@ (801294c <vTaskInternalSetTimeOutState+0x28>)
 8012936:	681a      	ldr	r2, [r3, #0]
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	605a      	str	r2, [r3, #4]
}
 801293c:	bf00      	nop
 801293e:	370c      	adds	r7, #12
 8012940:	46bd      	mov	sp, r7
 8012942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012946:	4770      	bx	lr
 8012948:	20002234 	.word	0x20002234
 801294c:	20002220 	.word	0x20002220

08012950 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012950:	b580      	push	{r7, lr}
 8012952:	b088      	sub	sp, #32
 8012954:	af00      	add	r7, sp, #0
 8012956:	6078      	str	r0, [r7, #4]
 8012958:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	2b00      	cmp	r3, #0
 801295e:	d10b      	bne.n	8012978 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8012960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012964:	f383 8811 	msr	BASEPRI, r3
 8012968:	f3bf 8f6f 	isb	sy
 801296c:	f3bf 8f4f 	dsb	sy
 8012970:	613b      	str	r3, [r7, #16]
}
 8012972:	bf00      	nop
 8012974:	bf00      	nop
 8012976:	e7fd      	b.n	8012974 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012978:	683b      	ldr	r3, [r7, #0]
 801297a:	2b00      	cmp	r3, #0
 801297c:	d10b      	bne.n	8012996 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801297e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012982:	f383 8811 	msr	BASEPRI, r3
 8012986:	f3bf 8f6f 	isb	sy
 801298a:	f3bf 8f4f 	dsb	sy
 801298e:	60fb      	str	r3, [r7, #12]
}
 8012990:	bf00      	nop
 8012992:	bf00      	nop
 8012994:	e7fd      	b.n	8012992 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012996:	f001 f9af 	bl	8013cf8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801299a:	4b1d      	ldr	r3, [pc, #116]	@ (8012a10 <xTaskCheckForTimeOut+0xc0>)
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	685b      	ldr	r3, [r3, #4]
 80129a4:	69ba      	ldr	r2, [r7, #24]
 80129a6:	1ad3      	subs	r3, r2, r3
 80129a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80129aa:	683b      	ldr	r3, [r7, #0]
 80129ac:	681b      	ldr	r3, [r3, #0]
 80129ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80129b2:	d102      	bne.n	80129ba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80129b4:	2300      	movs	r3, #0
 80129b6:	61fb      	str	r3, [r7, #28]
 80129b8:	e023      	b.n	8012a02 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	681a      	ldr	r2, [r3, #0]
 80129be:	4b15      	ldr	r3, [pc, #84]	@ (8012a14 <xTaskCheckForTimeOut+0xc4>)
 80129c0:	681b      	ldr	r3, [r3, #0]
 80129c2:	429a      	cmp	r2, r3
 80129c4:	d007      	beq.n	80129d6 <xTaskCheckForTimeOut+0x86>
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	685b      	ldr	r3, [r3, #4]
 80129ca:	69ba      	ldr	r2, [r7, #24]
 80129cc:	429a      	cmp	r2, r3
 80129ce:	d302      	bcc.n	80129d6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80129d0:	2301      	movs	r3, #1
 80129d2:	61fb      	str	r3, [r7, #28]
 80129d4:	e015      	b.n	8012a02 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80129d6:	683b      	ldr	r3, [r7, #0]
 80129d8:	681b      	ldr	r3, [r3, #0]
 80129da:	697a      	ldr	r2, [r7, #20]
 80129dc:	429a      	cmp	r2, r3
 80129de:	d20b      	bcs.n	80129f8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80129e0:	683b      	ldr	r3, [r7, #0]
 80129e2:	681a      	ldr	r2, [r3, #0]
 80129e4:	697b      	ldr	r3, [r7, #20]
 80129e6:	1ad2      	subs	r2, r2, r3
 80129e8:	683b      	ldr	r3, [r7, #0]
 80129ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80129ec:	6878      	ldr	r0, [r7, #4]
 80129ee:	f7ff ff99 	bl	8012924 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80129f2:	2300      	movs	r3, #0
 80129f4:	61fb      	str	r3, [r7, #28]
 80129f6:	e004      	b.n	8012a02 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80129f8:	683b      	ldr	r3, [r7, #0]
 80129fa:	2200      	movs	r2, #0
 80129fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80129fe:	2301      	movs	r3, #1
 8012a00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012a02:	f001 f9ab 	bl	8013d5c <vPortExitCritical>

	return xReturn;
 8012a06:	69fb      	ldr	r3, [r7, #28]
}
 8012a08:	4618      	mov	r0, r3
 8012a0a:	3720      	adds	r7, #32
 8012a0c:	46bd      	mov	sp, r7
 8012a0e:	bd80      	pop	{r7, pc}
 8012a10:	20002220 	.word	0x20002220
 8012a14:	20002234 	.word	0x20002234

08012a18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012a18:	b480      	push	{r7}
 8012a1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012a1c:	4b03      	ldr	r3, [pc, #12]	@ (8012a2c <vTaskMissedYield+0x14>)
 8012a1e:	2201      	movs	r2, #1
 8012a20:	601a      	str	r2, [r3, #0]
}
 8012a22:	bf00      	nop
 8012a24:	46bd      	mov	sp, r7
 8012a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a2a:	4770      	bx	lr
 8012a2c:	20002230 	.word	0x20002230

08012a30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012a30:	b580      	push	{r7, lr}
 8012a32:	b082      	sub	sp, #8
 8012a34:	af00      	add	r7, sp, #0
 8012a36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012a38:	f000 f852 	bl	8012ae0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012a3c:	4b06      	ldr	r3, [pc, #24]	@ (8012a58 <prvIdleTask+0x28>)
 8012a3e:	681b      	ldr	r3, [r3, #0]
 8012a40:	2b01      	cmp	r3, #1
 8012a42:	d9f9      	bls.n	8012a38 <prvIdleTask+0x8>
			{
				taskYIELD();
 8012a44:	4b05      	ldr	r3, [pc, #20]	@ (8012a5c <prvIdleTask+0x2c>)
 8012a46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012a4a:	601a      	str	r2, [r3, #0]
 8012a4c:	f3bf 8f4f 	dsb	sy
 8012a50:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012a54:	e7f0      	b.n	8012a38 <prvIdleTask+0x8>
 8012a56:	bf00      	nop
 8012a58:	20001d4c 	.word	0x20001d4c
 8012a5c:	e000ed04 	.word	0xe000ed04

08012a60 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012a60:	b580      	push	{r7, lr}
 8012a62:	b082      	sub	sp, #8
 8012a64:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012a66:	2300      	movs	r3, #0
 8012a68:	607b      	str	r3, [r7, #4]
 8012a6a:	e00c      	b.n	8012a86 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012a6c:	687a      	ldr	r2, [r7, #4]
 8012a6e:	4613      	mov	r3, r2
 8012a70:	009b      	lsls	r3, r3, #2
 8012a72:	4413      	add	r3, r2
 8012a74:	009b      	lsls	r3, r3, #2
 8012a76:	4a12      	ldr	r2, [pc, #72]	@ (8012ac0 <prvInitialiseTaskLists+0x60>)
 8012a78:	4413      	add	r3, r2
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	f7fe fa10 	bl	8010ea0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	3301      	adds	r3, #1
 8012a84:	607b      	str	r3, [r7, #4]
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	2b37      	cmp	r3, #55	@ 0x37
 8012a8a:	d9ef      	bls.n	8012a6c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012a8c:	480d      	ldr	r0, [pc, #52]	@ (8012ac4 <prvInitialiseTaskLists+0x64>)
 8012a8e:	f7fe fa07 	bl	8010ea0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012a92:	480d      	ldr	r0, [pc, #52]	@ (8012ac8 <prvInitialiseTaskLists+0x68>)
 8012a94:	f7fe fa04 	bl	8010ea0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012a98:	480c      	ldr	r0, [pc, #48]	@ (8012acc <prvInitialiseTaskLists+0x6c>)
 8012a9a:	f7fe fa01 	bl	8010ea0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012a9e:	480c      	ldr	r0, [pc, #48]	@ (8012ad0 <prvInitialiseTaskLists+0x70>)
 8012aa0:	f7fe f9fe 	bl	8010ea0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012aa4:	480b      	ldr	r0, [pc, #44]	@ (8012ad4 <prvInitialiseTaskLists+0x74>)
 8012aa6:	f7fe f9fb 	bl	8010ea0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8012ad8 <prvInitialiseTaskLists+0x78>)
 8012aac:	4a05      	ldr	r2, [pc, #20]	@ (8012ac4 <prvInitialiseTaskLists+0x64>)
 8012aae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8012adc <prvInitialiseTaskLists+0x7c>)
 8012ab2:	4a05      	ldr	r2, [pc, #20]	@ (8012ac8 <prvInitialiseTaskLists+0x68>)
 8012ab4:	601a      	str	r2, [r3, #0]
}
 8012ab6:	bf00      	nop
 8012ab8:	3708      	adds	r7, #8
 8012aba:	46bd      	mov	sp, r7
 8012abc:	bd80      	pop	{r7, pc}
 8012abe:	bf00      	nop
 8012ac0:	20001d4c 	.word	0x20001d4c
 8012ac4:	200021ac 	.word	0x200021ac
 8012ac8:	200021c0 	.word	0x200021c0
 8012acc:	200021dc 	.word	0x200021dc
 8012ad0:	200021f0 	.word	0x200021f0
 8012ad4:	20002208 	.word	0x20002208
 8012ad8:	200021d4 	.word	0x200021d4
 8012adc:	200021d8 	.word	0x200021d8

08012ae0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012ae0:	b580      	push	{r7, lr}
 8012ae2:	b082      	sub	sp, #8
 8012ae4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012ae6:	e019      	b.n	8012b1c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012ae8:	f001 f906 	bl	8013cf8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012aec:	4b10      	ldr	r3, [pc, #64]	@ (8012b30 <prvCheckTasksWaitingTermination+0x50>)
 8012aee:	68db      	ldr	r3, [r3, #12]
 8012af0:	68db      	ldr	r3, [r3, #12]
 8012af2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	3304      	adds	r3, #4
 8012af8:	4618      	mov	r0, r3
 8012afa:	f7fe fa5b 	bl	8010fb4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012afe:	4b0d      	ldr	r3, [pc, #52]	@ (8012b34 <prvCheckTasksWaitingTermination+0x54>)
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	3b01      	subs	r3, #1
 8012b04:	4a0b      	ldr	r2, [pc, #44]	@ (8012b34 <prvCheckTasksWaitingTermination+0x54>)
 8012b06:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012b08:	4b0b      	ldr	r3, [pc, #44]	@ (8012b38 <prvCheckTasksWaitingTermination+0x58>)
 8012b0a:	681b      	ldr	r3, [r3, #0]
 8012b0c:	3b01      	subs	r3, #1
 8012b0e:	4a0a      	ldr	r2, [pc, #40]	@ (8012b38 <prvCheckTasksWaitingTermination+0x58>)
 8012b10:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012b12:	f001 f923 	bl	8013d5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012b16:	6878      	ldr	r0, [r7, #4]
 8012b18:	f000 f810 	bl	8012b3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012b1c:	4b06      	ldr	r3, [pc, #24]	@ (8012b38 <prvCheckTasksWaitingTermination+0x58>)
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d1e1      	bne.n	8012ae8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012b24:	bf00      	nop
 8012b26:	bf00      	nop
 8012b28:	3708      	adds	r7, #8
 8012b2a:	46bd      	mov	sp, r7
 8012b2c:	bd80      	pop	{r7, pc}
 8012b2e:	bf00      	nop
 8012b30:	200021f0 	.word	0x200021f0
 8012b34:	2000221c 	.word	0x2000221c
 8012b38:	20002204 	.word	0x20002204

08012b3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012b3c:	b580      	push	{r7, lr}
 8012b3e:	b084      	sub	sp, #16
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	3354      	adds	r3, #84	@ 0x54
 8012b48:	4618      	mov	r0, r3
 8012b4a:	f001 ff7f 	bl	8014a4c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012b54:	2b00      	cmp	r3, #0
 8012b56:	d108      	bne.n	8012b6a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012b5c:	4618      	mov	r0, r3
 8012b5e:	f001 fabb 	bl	80140d8 <vPortFree>
				vPortFree( pxTCB );
 8012b62:	6878      	ldr	r0, [r7, #4]
 8012b64:	f001 fab8 	bl	80140d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012b68:	e019      	b.n	8012b9e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012b70:	2b01      	cmp	r3, #1
 8012b72:	d103      	bne.n	8012b7c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8012b74:	6878      	ldr	r0, [r7, #4]
 8012b76:	f001 faaf 	bl	80140d8 <vPortFree>
	}
 8012b7a:	e010      	b.n	8012b9e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012b82:	2b02      	cmp	r3, #2
 8012b84:	d00b      	beq.n	8012b9e <prvDeleteTCB+0x62>
	__asm volatile
 8012b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b8a:	f383 8811 	msr	BASEPRI, r3
 8012b8e:	f3bf 8f6f 	isb	sy
 8012b92:	f3bf 8f4f 	dsb	sy
 8012b96:	60fb      	str	r3, [r7, #12]
}
 8012b98:	bf00      	nop
 8012b9a:	bf00      	nop
 8012b9c:	e7fd      	b.n	8012b9a <prvDeleteTCB+0x5e>
	}
 8012b9e:	bf00      	nop
 8012ba0:	3710      	adds	r7, #16
 8012ba2:	46bd      	mov	sp, r7
 8012ba4:	bd80      	pop	{r7, pc}
	...

08012ba8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012ba8:	b480      	push	{r7}
 8012baa:	b083      	sub	sp, #12
 8012bac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012bae:	4b0c      	ldr	r3, [pc, #48]	@ (8012be0 <prvResetNextTaskUnblockTime+0x38>)
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d104      	bne.n	8012bc2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8012be4 <prvResetNextTaskUnblockTime+0x3c>)
 8012bba:	f04f 32ff 	mov.w	r2, #4294967295
 8012bbe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012bc0:	e008      	b.n	8012bd4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012bc2:	4b07      	ldr	r3, [pc, #28]	@ (8012be0 <prvResetNextTaskUnblockTime+0x38>)
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	68db      	ldr	r3, [r3, #12]
 8012bc8:	68db      	ldr	r3, [r3, #12]
 8012bca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	685b      	ldr	r3, [r3, #4]
 8012bd0:	4a04      	ldr	r2, [pc, #16]	@ (8012be4 <prvResetNextTaskUnblockTime+0x3c>)
 8012bd2:	6013      	str	r3, [r2, #0]
}
 8012bd4:	bf00      	nop
 8012bd6:	370c      	adds	r7, #12
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bde:	4770      	bx	lr
 8012be0:	200021d4 	.word	0x200021d4
 8012be4:	2000223c 	.word	0x2000223c

08012be8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8012be8:	b480      	push	{r7}
 8012bea:	b083      	sub	sp, #12
 8012bec:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8012bee:	4b05      	ldr	r3, [pc, #20]	@ (8012c04 <xTaskGetCurrentTaskHandle+0x1c>)
 8012bf0:	681b      	ldr	r3, [r3, #0]
 8012bf2:	607b      	str	r3, [r7, #4]

		return xReturn;
 8012bf4:	687b      	ldr	r3, [r7, #4]
	}
 8012bf6:	4618      	mov	r0, r3
 8012bf8:	370c      	adds	r7, #12
 8012bfa:	46bd      	mov	sp, r7
 8012bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c00:	4770      	bx	lr
 8012c02:	bf00      	nop
 8012c04:	20001d48 	.word	0x20001d48

08012c08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012c08:	b480      	push	{r7}
 8012c0a:	b083      	sub	sp, #12
 8012c0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8012c3c <xTaskGetSchedulerState+0x34>)
 8012c10:	681b      	ldr	r3, [r3, #0]
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	d102      	bne.n	8012c1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012c16:	2301      	movs	r3, #1
 8012c18:	607b      	str	r3, [r7, #4]
 8012c1a:	e008      	b.n	8012c2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012c1c:	4b08      	ldr	r3, [pc, #32]	@ (8012c40 <xTaskGetSchedulerState+0x38>)
 8012c1e:	681b      	ldr	r3, [r3, #0]
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d102      	bne.n	8012c2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012c24:	2302      	movs	r3, #2
 8012c26:	607b      	str	r3, [r7, #4]
 8012c28:	e001      	b.n	8012c2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012c2a:	2300      	movs	r3, #0
 8012c2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012c2e:	687b      	ldr	r3, [r7, #4]
	}
 8012c30:	4618      	mov	r0, r3
 8012c32:	370c      	adds	r7, #12
 8012c34:	46bd      	mov	sp, r7
 8012c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c3a:	4770      	bx	lr
 8012c3c:	20002228 	.word	0x20002228
 8012c40:	20002244 	.word	0x20002244

08012c44 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8012c44:	b580      	push	{r7, lr}
 8012c46:	b084      	sub	sp, #16
 8012c48:	af00      	add	r7, sp, #0
 8012c4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8012c50:	2300      	movs	r3, #0
 8012c52:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	d051      	beq.n	8012cfe <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8012c5a:	68bb      	ldr	r3, [r7, #8]
 8012c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c5e:	4b2a      	ldr	r3, [pc, #168]	@ (8012d08 <xTaskPriorityInherit+0xc4>)
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c64:	429a      	cmp	r2, r3
 8012c66:	d241      	bcs.n	8012cec <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012c68:	68bb      	ldr	r3, [r7, #8]
 8012c6a:	699b      	ldr	r3, [r3, #24]
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	db06      	blt.n	8012c7e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012c70:	4b25      	ldr	r3, [pc, #148]	@ (8012d08 <xTaskPriorityInherit+0xc4>)
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c76:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012c7a:	68bb      	ldr	r3, [r7, #8]
 8012c7c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8012c7e:	68bb      	ldr	r3, [r7, #8]
 8012c80:	6959      	ldr	r1, [r3, #20]
 8012c82:	68bb      	ldr	r3, [r7, #8]
 8012c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c86:	4613      	mov	r3, r2
 8012c88:	009b      	lsls	r3, r3, #2
 8012c8a:	4413      	add	r3, r2
 8012c8c:	009b      	lsls	r3, r3, #2
 8012c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8012d0c <xTaskPriorityInherit+0xc8>)
 8012c90:	4413      	add	r3, r2
 8012c92:	4299      	cmp	r1, r3
 8012c94:	d122      	bne.n	8012cdc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012c96:	68bb      	ldr	r3, [r7, #8]
 8012c98:	3304      	adds	r3, #4
 8012c9a:	4618      	mov	r0, r3
 8012c9c:	f7fe f98a 	bl	8010fb4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012ca0:	4b19      	ldr	r3, [pc, #100]	@ (8012d08 <xTaskPriorityInherit+0xc4>)
 8012ca2:	681b      	ldr	r3, [r3, #0]
 8012ca4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ca6:	68bb      	ldr	r3, [r7, #8]
 8012ca8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012caa:	68bb      	ldr	r3, [r7, #8]
 8012cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012cae:	4b18      	ldr	r3, [pc, #96]	@ (8012d10 <xTaskPriorityInherit+0xcc>)
 8012cb0:	681b      	ldr	r3, [r3, #0]
 8012cb2:	429a      	cmp	r2, r3
 8012cb4:	d903      	bls.n	8012cbe <xTaskPriorityInherit+0x7a>
 8012cb6:	68bb      	ldr	r3, [r7, #8]
 8012cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cba:	4a15      	ldr	r2, [pc, #84]	@ (8012d10 <xTaskPriorityInherit+0xcc>)
 8012cbc:	6013      	str	r3, [r2, #0]
 8012cbe:	68bb      	ldr	r3, [r7, #8]
 8012cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012cc2:	4613      	mov	r3, r2
 8012cc4:	009b      	lsls	r3, r3, #2
 8012cc6:	4413      	add	r3, r2
 8012cc8:	009b      	lsls	r3, r3, #2
 8012cca:	4a10      	ldr	r2, [pc, #64]	@ (8012d0c <xTaskPriorityInherit+0xc8>)
 8012ccc:	441a      	add	r2, r3
 8012cce:	68bb      	ldr	r3, [r7, #8]
 8012cd0:	3304      	adds	r3, #4
 8012cd2:	4619      	mov	r1, r3
 8012cd4:	4610      	mov	r0, r2
 8012cd6:	f7fe f910 	bl	8010efa <vListInsertEnd>
 8012cda:	e004      	b.n	8012ce6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8012d08 <xTaskPriorityInherit+0xc4>)
 8012cde:	681b      	ldr	r3, [r3, #0]
 8012ce0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ce2:	68bb      	ldr	r3, [r7, #8]
 8012ce4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8012ce6:	2301      	movs	r3, #1
 8012ce8:	60fb      	str	r3, [r7, #12]
 8012cea:	e008      	b.n	8012cfe <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012cec:	68bb      	ldr	r3, [r7, #8]
 8012cee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012cf0:	4b05      	ldr	r3, [pc, #20]	@ (8012d08 <xTaskPriorityInherit+0xc4>)
 8012cf2:	681b      	ldr	r3, [r3, #0]
 8012cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cf6:	429a      	cmp	r2, r3
 8012cf8:	d201      	bcs.n	8012cfe <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8012cfa:	2301      	movs	r3, #1
 8012cfc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012cfe:	68fb      	ldr	r3, [r7, #12]
	}
 8012d00:	4618      	mov	r0, r3
 8012d02:	3710      	adds	r7, #16
 8012d04:	46bd      	mov	sp, r7
 8012d06:	bd80      	pop	{r7, pc}
 8012d08:	20001d48 	.word	0x20001d48
 8012d0c:	20001d4c 	.word	0x20001d4c
 8012d10:	20002224 	.word	0x20002224

08012d14 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012d14:	b580      	push	{r7, lr}
 8012d16:	b086      	sub	sp, #24
 8012d18:	af00      	add	r7, sp, #0
 8012d1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012d20:	2300      	movs	r3, #0
 8012d22:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d058      	beq.n	8012ddc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8012de8 <xTaskPriorityDisinherit+0xd4>)
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	693a      	ldr	r2, [r7, #16]
 8012d30:	429a      	cmp	r2, r3
 8012d32:	d00b      	beq.n	8012d4c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d38:	f383 8811 	msr	BASEPRI, r3
 8012d3c:	f3bf 8f6f 	isb	sy
 8012d40:	f3bf 8f4f 	dsb	sy
 8012d44:	60fb      	str	r3, [r7, #12]
}
 8012d46:	bf00      	nop
 8012d48:	bf00      	nop
 8012d4a:	e7fd      	b.n	8012d48 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012d4c:	693b      	ldr	r3, [r7, #16]
 8012d4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d10b      	bne.n	8012d6c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8012d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d58:	f383 8811 	msr	BASEPRI, r3
 8012d5c:	f3bf 8f6f 	isb	sy
 8012d60:	f3bf 8f4f 	dsb	sy
 8012d64:	60bb      	str	r3, [r7, #8]
}
 8012d66:	bf00      	nop
 8012d68:	bf00      	nop
 8012d6a:	e7fd      	b.n	8012d68 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8012d6c:	693b      	ldr	r3, [r7, #16]
 8012d6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012d70:	1e5a      	subs	r2, r3, #1
 8012d72:	693b      	ldr	r3, [r7, #16]
 8012d74:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012d76:	693b      	ldr	r3, [r7, #16]
 8012d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012d7a:	693b      	ldr	r3, [r7, #16]
 8012d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012d7e:	429a      	cmp	r2, r3
 8012d80:	d02c      	beq.n	8012ddc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012d82:	693b      	ldr	r3, [r7, #16]
 8012d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d128      	bne.n	8012ddc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012d8a:	693b      	ldr	r3, [r7, #16]
 8012d8c:	3304      	adds	r3, #4
 8012d8e:	4618      	mov	r0, r3
 8012d90:	f7fe f910 	bl	8010fb4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012d94:	693b      	ldr	r3, [r7, #16]
 8012d96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012d98:	693b      	ldr	r3, [r7, #16]
 8012d9a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012d9c:	693b      	ldr	r3, [r7, #16]
 8012d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012da0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012da4:	693b      	ldr	r3, [r7, #16]
 8012da6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012da8:	693b      	ldr	r3, [r7, #16]
 8012daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012dac:	4b0f      	ldr	r3, [pc, #60]	@ (8012dec <xTaskPriorityDisinherit+0xd8>)
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	429a      	cmp	r2, r3
 8012db2:	d903      	bls.n	8012dbc <xTaskPriorityDisinherit+0xa8>
 8012db4:	693b      	ldr	r3, [r7, #16]
 8012db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012db8:	4a0c      	ldr	r2, [pc, #48]	@ (8012dec <xTaskPriorityDisinherit+0xd8>)
 8012dba:	6013      	str	r3, [r2, #0]
 8012dbc:	693b      	ldr	r3, [r7, #16]
 8012dbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012dc0:	4613      	mov	r3, r2
 8012dc2:	009b      	lsls	r3, r3, #2
 8012dc4:	4413      	add	r3, r2
 8012dc6:	009b      	lsls	r3, r3, #2
 8012dc8:	4a09      	ldr	r2, [pc, #36]	@ (8012df0 <xTaskPriorityDisinherit+0xdc>)
 8012dca:	441a      	add	r2, r3
 8012dcc:	693b      	ldr	r3, [r7, #16]
 8012dce:	3304      	adds	r3, #4
 8012dd0:	4619      	mov	r1, r3
 8012dd2:	4610      	mov	r0, r2
 8012dd4:	f7fe f891 	bl	8010efa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012dd8:	2301      	movs	r3, #1
 8012dda:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012ddc:	697b      	ldr	r3, [r7, #20]
	}
 8012dde:	4618      	mov	r0, r3
 8012de0:	3718      	adds	r7, #24
 8012de2:	46bd      	mov	sp, r7
 8012de4:	bd80      	pop	{r7, pc}
 8012de6:	bf00      	nop
 8012de8:	20001d48 	.word	0x20001d48
 8012dec:	20002224 	.word	0x20002224
 8012df0:	20001d4c 	.word	0x20001d4c

08012df4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8012df4:	b580      	push	{r7, lr}
 8012df6:	b088      	sub	sp, #32
 8012df8:	af00      	add	r7, sp, #0
 8012dfa:	6078      	str	r0, [r7, #4]
 8012dfc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8012e02:	2301      	movs	r3, #1
 8012e04:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d06c      	beq.n	8012ee6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8012e0c:	69bb      	ldr	r3, [r7, #24]
 8012e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d10b      	bne.n	8012e2c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8012e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e18:	f383 8811 	msr	BASEPRI, r3
 8012e1c:	f3bf 8f6f 	isb	sy
 8012e20:	f3bf 8f4f 	dsb	sy
 8012e24:	60fb      	str	r3, [r7, #12]
}
 8012e26:	bf00      	nop
 8012e28:	bf00      	nop
 8012e2a:	e7fd      	b.n	8012e28 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8012e2c:	69bb      	ldr	r3, [r7, #24]
 8012e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012e30:	683a      	ldr	r2, [r7, #0]
 8012e32:	429a      	cmp	r2, r3
 8012e34:	d902      	bls.n	8012e3c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8012e36:	683b      	ldr	r3, [r7, #0]
 8012e38:	61fb      	str	r3, [r7, #28]
 8012e3a:	e002      	b.n	8012e42 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8012e3c:	69bb      	ldr	r3, [r7, #24]
 8012e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012e40:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8012e42:	69bb      	ldr	r3, [r7, #24]
 8012e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e46:	69fa      	ldr	r2, [r7, #28]
 8012e48:	429a      	cmp	r2, r3
 8012e4a:	d04c      	beq.n	8012ee6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012e4c:	69bb      	ldr	r3, [r7, #24]
 8012e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012e50:	697a      	ldr	r2, [r7, #20]
 8012e52:	429a      	cmp	r2, r3
 8012e54:	d147      	bne.n	8012ee6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8012e56:	4b26      	ldr	r3, [pc, #152]	@ (8012ef0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012e58:	681b      	ldr	r3, [r3, #0]
 8012e5a:	69ba      	ldr	r2, [r7, #24]
 8012e5c:	429a      	cmp	r2, r3
 8012e5e:	d10b      	bne.n	8012e78 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8012e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e64:	f383 8811 	msr	BASEPRI, r3
 8012e68:	f3bf 8f6f 	isb	sy
 8012e6c:	f3bf 8f4f 	dsb	sy
 8012e70:	60bb      	str	r3, [r7, #8]
}
 8012e72:	bf00      	nop
 8012e74:	bf00      	nop
 8012e76:	e7fd      	b.n	8012e74 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012e78:	69bb      	ldr	r3, [r7, #24]
 8012e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e7c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8012e7e:	69bb      	ldr	r3, [r7, #24]
 8012e80:	69fa      	ldr	r2, [r7, #28]
 8012e82:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012e84:	69bb      	ldr	r3, [r7, #24]
 8012e86:	699b      	ldr	r3, [r3, #24]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	db04      	blt.n	8012e96 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012e8c:	69fb      	ldr	r3, [r7, #28]
 8012e8e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012e92:	69bb      	ldr	r3, [r7, #24]
 8012e94:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012e96:	69bb      	ldr	r3, [r7, #24]
 8012e98:	6959      	ldr	r1, [r3, #20]
 8012e9a:	693a      	ldr	r2, [r7, #16]
 8012e9c:	4613      	mov	r3, r2
 8012e9e:	009b      	lsls	r3, r3, #2
 8012ea0:	4413      	add	r3, r2
 8012ea2:	009b      	lsls	r3, r3, #2
 8012ea4:	4a13      	ldr	r2, [pc, #76]	@ (8012ef4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012ea6:	4413      	add	r3, r2
 8012ea8:	4299      	cmp	r1, r3
 8012eaa:	d11c      	bne.n	8012ee6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012eac:	69bb      	ldr	r3, [r7, #24]
 8012eae:	3304      	adds	r3, #4
 8012eb0:	4618      	mov	r0, r3
 8012eb2:	f7fe f87f 	bl	8010fb4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8012eb6:	69bb      	ldr	r3, [r7, #24]
 8012eb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012eba:	4b0f      	ldr	r3, [pc, #60]	@ (8012ef8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8012ebc:	681b      	ldr	r3, [r3, #0]
 8012ebe:	429a      	cmp	r2, r3
 8012ec0:	d903      	bls.n	8012eca <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8012ec2:	69bb      	ldr	r3, [r7, #24]
 8012ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ec6:	4a0c      	ldr	r2, [pc, #48]	@ (8012ef8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8012ec8:	6013      	str	r3, [r2, #0]
 8012eca:	69bb      	ldr	r3, [r7, #24]
 8012ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ece:	4613      	mov	r3, r2
 8012ed0:	009b      	lsls	r3, r3, #2
 8012ed2:	4413      	add	r3, r2
 8012ed4:	009b      	lsls	r3, r3, #2
 8012ed6:	4a07      	ldr	r2, [pc, #28]	@ (8012ef4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012ed8:	441a      	add	r2, r3
 8012eda:	69bb      	ldr	r3, [r7, #24]
 8012edc:	3304      	adds	r3, #4
 8012ede:	4619      	mov	r1, r3
 8012ee0:	4610      	mov	r0, r2
 8012ee2:	f7fe f80a 	bl	8010efa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012ee6:	bf00      	nop
 8012ee8:	3720      	adds	r7, #32
 8012eea:	46bd      	mov	sp, r7
 8012eec:	bd80      	pop	{r7, pc}
 8012eee:	bf00      	nop
 8012ef0:	20001d48 	.word	0x20001d48
 8012ef4:	20001d4c 	.word	0x20001d4c
 8012ef8:	20002224 	.word	0x20002224

08012efc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8012efc:	b480      	push	{r7}
 8012efe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8012f00:	4b07      	ldr	r3, [pc, #28]	@ (8012f20 <pvTaskIncrementMutexHeldCount+0x24>)
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d004      	beq.n	8012f12 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8012f08:	4b05      	ldr	r3, [pc, #20]	@ (8012f20 <pvTaskIncrementMutexHeldCount+0x24>)
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012f0e:	3201      	adds	r2, #1
 8012f10:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8012f12:	4b03      	ldr	r3, [pc, #12]	@ (8012f20 <pvTaskIncrementMutexHeldCount+0x24>)
 8012f14:	681b      	ldr	r3, [r3, #0]
	}
 8012f16:	4618      	mov	r0, r3
 8012f18:	46bd      	mov	sp, r7
 8012f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f1e:	4770      	bx	lr
 8012f20:	20001d48 	.word	0x20001d48

08012f24 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8012f24:	b580      	push	{r7, lr}
 8012f26:	b086      	sub	sp, #24
 8012f28:	af00      	add	r7, sp, #0
 8012f2a:	60f8      	str	r0, [r7, #12]
 8012f2c:	60b9      	str	r1, [r7, #8]
 8012f2e:	607a      	str	r2, [r7, #4]
 8012f30:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8012f32:	f000 fee1 	bl	8013cf8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8012f36:	4b29      	ldr	r3, [pc, #164]	@ (8012fdc <xTaskNotifyWait+0xb8>)
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8012f3e:	b2db      	uxtb	r3, r3
 8012f40:	2b02      	cmp	r3, #2
 8012f42:	d01c      	beq.n	8012f7e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8012f44:	4b25      	ldr	r3, [pc, #148]	@ (8012fdc <xTaskNotifyWait+0xb8>)
 8012f46:	681b      	ldr	r3, [r3, #0]
 8012f48:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8012f4c:	68fa      	ldr	r2, [r7, #12]
 8012f4e:	43d2      	mvns	r2, r2
 8012f50:	400a      	ands	r2, r1
 8012f52:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8012f56:	4b21      	ldr	r3, [pc, #132]	@ (8012fdc <xTaskNotifyWait+0xb8>)
 8012f58:	681b      	ldr	r3, [r3, #0]
 8012f5a:	2201      	movs	r2, #1
 8012f5c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8012f60:	683b      	ldr	r3, [r7, #0]
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d00b      	beq.n	8012f7e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012f66:	2101      	movs	r1, #1
 8012f68:	6838      	ldr	r0, [r7, #0]
 8012f6a:	f000 f9e3 	bl	8013334 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8012f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8012fe0 <xTaskNotifyWait+0xbc>)
 8012f70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f74:	601a      	str	r2, [r3, #0]
 8012f76:	f3bf 8f4f 	dsb	sy
 8012f7a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8012f7e:	f000 feed 	bl	8013d5c <vPortExitCritical>

		taskENTER_CRITICAL();
 8012f82:	f000 feb9 	bl	8013cf8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d005      	beq.n	8012f98 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8012f8c:	4b13      	ldr	r3, [pc, #76]	@ (8012fdc <xTaskNotifyWait+0xb8>)
 8012f8e:	681b      	ldr	r3, [r3, #0]
 8012f90:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8012f98:	4b10      	ldr	r3, [pc, #64]	@ (8012fdc <xTaskNotifyWait+0xb8>)
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8012fa0:	b2db      	uxtb	r3, r3
 8012fa2:	2b02      	cmp	r3, #2
 8012fa4:	d002      	beq.n	8012fac <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8012fa6:	2300      	movs	r3, #0
 8012fa8:	617b      	str	r3, [r7, #20]
 8012faa:	e00a      	b.n	8012fc2 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8012fac:	4b0b      	ldr	r3, [pc, #44]	@ (8012fdc <xTaskNotifyWait+0xb8>)
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8012fb4:	68ba      	ldr	r2, [r7, #8]
 8012fb6:	43d2      	mvns	r2, r2
 8012fb8:	400a      	ands	r2, r1
 8012fba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8012fbe:	2301      	movs	r3, #1
 8012fc0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012fc2:	4b06      	ldr	r3, [pc, #24]	@ (8012fdc <xTaskNotifyWait+0xb8>)
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	2200      	movs	r2, #0
 8012fc8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8012fcc:	f000 fec6 	bl	8013d5c <vPortExitCritical>

		return xReturn;
 8012fd0:	697b      	ldr	r3, [r7, #20]
	}
 8012fd2:	4618      	mov	r0, r3
 8012fd4:	3718      	adds	r7, #24
 8012fd6:	46bd      	mov	sp, r7
 8012fd8:	bd80      	pop	{r7, pc}
 8012fda:	bf00      	nop
 8012fdc:	20001d48 	.word	0x20001d48
 8012fe0:	e000ed04 	.word	0xe000ed04

08012fe4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8012fe4:	b580      	push	{r7, lr}
 8012fe6:	b08a      	sub	sp, #40	@ 0x28
 8012fe8:	af00      	add	r7, sp, #0
 8012fea:	60f8      	str	r0, [r7, #12]
 8012fec:	60b9      	str	r1, [r7, #8]
 8012fee:	603b      	str	r3, [r7, #0]
 8012ff0:	4613      	mov	r3, r2
 8012ff2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8012ff4:	2301      	movs	r3, #1
 8012ff6:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d10b      	bne.n	8013016 <xTaskGenericNotify+0x32>
	__asm volatile
 8012ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013002:	f383 8811 	msr	BASEPRI, r3
 8013006:	f3bf 8f6f 	isb	sy
 801300a:	f3bf 8f4f 	dsb	sy
 801300e:	61bb      	str	r3, [r7, #24]
}
 8013010:	bf00      	nop
 8013012:	bf00      	nop
 8013014:	e7fd      	b.n	8013012 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8013016:	68fb      	ldr	r3, [r7, #12]
 8013018:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 801301a:	f000 fe6d 	bl	8013cf8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 801301e:	683b      	ldr	r3, [r7, #0]
 8013020:	2b00      	cmp	r3, #0
 8013022:	d004      	beq.n	801302e <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8013024:	6a3b      	ldr	r3, [r7, #32]
 8013026:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801302a:	683b      	ldr	r3, [r7, #0]
 801302c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801302e:	6a3b      	ldr	r3, [r7, #32]
 8013030:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8013034:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8013036:	6a3b      	ldr	r3, [r7, #32]
 8013038:	2202      	movs	r2, #2
 801303a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 801303e:	79fb      	ldrb	r3, [r7, #7]
 8013040:	2b04      	cmp	r3, #4
 8013042:	d82e      	bhi.n	80130a2 <xTaskGenericNotify+0xbe>
 8013044:	a201      	add	r2, pc, #4	@ (adr r2, 801304c <xTaskGenericNotify+0x68>)
 8013046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801304a:	bf00      	nop
 801304c:	080130c7 	.word	0x080130c7
 8013050:	08013061 	.word	0x08013061
 8013054:	08013073 	.word	0x08013073
 8013058:	08013083 	.word	0x08013083
 801305c:	0801308d 	.word	0x0801308d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8013060:	6a3b      	ldr	r3, [r7, #32]
 8013062:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8013066:	68bb      	ldr	r3, [r7, #8]
 8013068:	431a      	orrs	r2, r3
 801306a:	6a3b      	ldr	r3, [r7, #32]
 801306c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013070:	e02c      	b.n	80130cc <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8013072:	6a3b      	ldr	r3, [r7, #32]
 8013074:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013078:	1c5a      	adds	r2, r3, #1
 801307a:	6a3b      	ldr	r3, [r7, #32]
 801307c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013080:	e024      	b.n	80130cc <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8013082:	6a3b      	ldr	r3, [r7, #32]
 8013084:	68ba      	ldr	r2, [r7, #8]
 8013086:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801308a:	e01f      	b.n	80130cc <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801308c:	7ffb      	ldrb	r3, [r7, #31]
 801308e:	2b02      	cmp	r3, #2
 8013090:	d004      	beq.n	801309c <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8013092:	6a3b      	ldr	r3, [r7, #32]
 8013094:	68ba      	ldr	r2, [r7, #8]
 8013096:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801309a:	e017      	b.n	80130cc <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 801309c:	2300      	movs	r3, #0
 801309e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80130a0:	e014      	b.n	80130cc <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80130a2:	6a3b      	ldr	r3, [r7, #32]
 80130a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80130a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130ac:	d00d      	beq.n	80130ca <xTaskGenericNotify+0xe6>
	__asm volatile
 80130ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130b2:	f383 8811 	msr	BASEPRI, r3
 80130b6:	f3bf 8f6f 	isb	sy
 80130ba:	f3bf 8f4f 	dsb	sy
 80130be:	617b      	str	r3, [r7, #20]
}
 80130c0:	bf00      	nop
 80130c2:	bf00      	nop
 80130c4:	e7fd      	b.n	80130c2 <xTaskGenericNotify+0xde>
					break;
 80130c6:	bf00      	nop
 80130c8:	e000      	b.n	80130cc <xTaskGenericNotify+0xe8>

					break;
 80130ca:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80130cc:	7ffb      	ldrb	r3, [r7, #31]
 80130ce:	2b01      	cmp	r3, #1
 80130d0:	d13b      	bne.n	801314a <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80130d2:	6a3b      	ldr	r3, [r7, #32]
 80130d4:	3304      	adds	r3, #4
 80130d6:	4618      	mov	r0, r3
 80130d8:	f7fd ff6c 	bl	8010fb4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80130dc:	6a3b      	ldr	r3, [r7, #32]
 80130de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130e0:	4b1d      	ldr	r3, [pc, #116]	@ (8013158 <xTaskGenericNotify+0x174>)
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	429a      	cmp	r2, r3
 80130e6:	d903      	bls.n	80130f0 <xTaskGenericNotify+0x10c>
 80130e8:	6a3b      	ldr	r3, [r7, #32]
 80130ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130ec:	4a1a      	ldr	r2, [pc, #104]	@ (8013158 <xTaskGenericNotify+0x174>)
 80130ee:	6013      	str	r3, [r2, #0]
 80130f0:	6a3b      	ldr	r3, [r7, #32]
 80130f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130f4:	4613      	mov	r3, r2
 80130f6:	009b      	lsls	r3, r3, #2
 80130f8:	4413      	add	r3, r2
 80130fa:	009b      	lsls	r3, r3, #2
 80130fc:	4a17      	ldr	r2, [pc, #92]	@ (801315c <xTaskGenericNotify+0x178>)
 80130fe:	441a      	add	r2, r3
 8013100:	6a3b      	ldr	r3, [r7, #32]
 8013102:	3304      	adds	r3, #4
 8013104:	4619      	mov	r1, r3
 8013106:	4610      	mov	r0, r2
 8013108:	f7fd fef7 	bl	8010efa <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801310c:	6a3b      	ldr	r3, [r7, #32]
 801310e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013110:	2b00      	cmp	r3, #0
 8013112:	d00b      	beq.n	801312c <xTaskGenericNotify+0x148>
	__asm volatile
 8013114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013118:	f383 8811 	msr	BASEPRI, r3
 801311c:	f3bf 8f6f 	isb	sy
 8013120:	f3bf 8f4f 	dsb	sy
 8013124:	613b      	str	r3, [r7, #16]
}
 8013126:	bf00      	nop
 8013128:	bf00      	nop
 801312a:	e7fd      	b.n	8013128 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801312c:	6a3b      	ldr	r3, [r7, #32]
 801312e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013130:	4b0b      	ldr	r3, [pc, #44]	@ (8013160 <xTaskGenericNotify+0x17c>)
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013136:	429a      	cmp	r2, r3
 8013138:	d907      	bls.n	801314a <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801313a:	4b0a      	ldr	r3, [pc, #40]	@ (8013164 <xTaskGenericNotify+0x180>)
 801313c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013140:	601a      	str	r2, [r3, #0]
 8013142:	f3bf 8f4f 	dsb	sy
 8013146:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801314a:	f000 fe07 	bl	8013d5c <vPortExitCritical>

		return xReturn;
 801314e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8013150:	4618      	mov	r0, r3
 8013152:	3728      	adds	r7, #40	@ 0x28
 8013154:	46bd      	mov	sp, r7
 8013156:	bd80      	pop	{r7, pc}
 8013158:	20002224 	.word	0x20002224
 801315c:	20001d4c 	.word	0x20001d4c
 8013160:	20001d48 	.word	0x20001d48
 8013164:	e000ed04 	.word	0xe000ed04

08013168 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8013168:	b580      	push	{r7, lr}
 801316a:	b08e      	sub	sp, #56	@ 0x38
 801316c:	af00      	add	r7, sp, #0
 801316e:	60f8      	str	r0, [r7, #12]
 8013170:	60b9      	str	r1, [r7, #8]
 8013172:	603b      	str	r3, [r7, #0]
 8013174:	4613      	mov	r3, r2
 8013176:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8013178:	2301      	movs	r3, #1
 801317a:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 801317c:	68fb      	ldr	r3, [r7, #12]
 801317e:	2b00      	cmp	r3, #0
 8013180:	d10b      	bne.n	801319a <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8013182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013186:	f383 8811 	msr	BASEPRI, r3
 801318a:	f3bf 8f6f 	isb	sy
 801318e:	f3bf 8f4f 	dsb	sy
 8013192:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8013194:	bf00      	nop
 8013196:	bf00      	nop
 8013198:	e7fd      	b.n	8013196 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801319a:	f000 fe8d 	bl	8013eb8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80131a2:	f3ef 8211 	mrs	r2, BASEPRI
 80131a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131aa:	f383 8811 	msr	BASEPRI, r3
 80131ae:	f3bf 8f6f 	isb	sy
 80131b2:	f3bf 8f4f 	dsb	sy
 80131b6:	623a      	str	r2, [r7, #32]
 80131b8:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80131ba:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80131bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80131be:	683b      	ldr	r3, [r7, #0]
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	d004      	beq.n	80131ce <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80131c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131c6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80131ca:	683b      	ldr	r3, [r7, #0]
 80131cc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80131ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131d0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80131d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80131d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131da:	2202      	movs	r2, #2
 80131dc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80131e0:	79fb      	ldrb	r3, [r7, #7]
 80131e2:	2b04      	cmp	r3, #4
 80131e4:	d82e      	bhi.n	8013244 <xTaskGenericNotifyFromISR+0xdc>
 80131e6:	a201      	add	r2, pc, #4	@ (adr r2, 80131ec <xTaskGenericNotifyFromISR+0x84>)
 80131e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131ec:	08013269 	.word	0x08013269
 80131f0:	08013201 	.word	0x08013201
 80131f4:	08013213 	.word	0x08013213
 80131f8:	08013223 	.word	0x08013223
 80131fc:	0801322d 	.word	0x0801322d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8013200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013202:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8013206:	68bb      	ldr	r3, [r7, #8]
 8013208:	431a      	orrs	r2, r3
 801320a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801320c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013210:	e02d      	b.n	801326e <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8013212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013214:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013218:	1c5a      	adds	r2, r3, #1
 801321a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801321c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013220:	e025      	b.n	801326e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8013222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013224:	68ba      	ldr	r2, [r7, #8]
 8013226:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801322a:	e020      	b.n	801326e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801322c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013230:	2b02      	cmp	r3, #2
 8013232:	d004      	beq.n	801323e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8013234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013236:	68ba      	ldr	r2, [r7, #8]
 8013238:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801323c:	e017      	b.n	801326e <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 801323e:	2300      	movs	r3, #0
 8013240:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8013242:	e014      	b.n	801326e <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8013244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013246:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801324a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801324e:	d00d      	beq.n	801326c <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8013250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013254:	f383 8811 	msr	BASEPRI, r3
 8013258:	f3bf 8f6f 	isb	sy
 801325c:	f3bf 8f4f 	dsb	sy
 8013260:	61bb      	str	r3, [r7, #24]
}
 8013262:	bf00      	nop
 8013264:	bf00      	nop
 8013266:	e7fd      	b.n	8013264 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8013268:	bf00      	nop
 801326a:	e000      	b.n	801326e <xTaskGenericNotifyFromISR+0x106>
					break;
 801326c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801326e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013272:	2b01      	cmp	r3, #1
 8013274:	d147      	bne.n	8013306 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8013276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801327a:	2b00      	cmp	r3, #0
 801327c:	d00b      	beq.n	8013296 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 801327e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013282:	f383 8811 	msr	BASEPRI, r3
 8013286:	f3bf 8f6f 	isb	sy
 801328a:	f3bf 8f4f 	dsb	sy
 801328e:	617b      	str	r3, [r7, #20]
}
 8013290:	bf00      	nop
 8013292:	bf00      	nop
 8013294:	e7fd      	b.n	8013292 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013296:	4b21      	ldr	r3, [pc, #132]	@ (801331c <xTaskGenericNotifyFromISR+0x1b4>)
 8013298:	681b      	ldr	r3, [r3, #0]
 801329a:	2b00      	cmp	r3, #0
 801329c:	d11d      	bne.n	80132da <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801329e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132a0:	3304      	adds	r3, #4
 80132a2:	4618      	mov	r0, r3
 80132a4:	f7fd fe86 	bl	8010fb4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80132a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132ac:	4b1c      	ldr	r3, [pc, #112]	@ (8013320 <xTaskGenericNotifyFromISR+0x1b8>)
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	429a      	cmp	r2, r3
 80132b2:	d903      	bls.n	80132bc <xTaskGenericNotifyFromISR+0x154>
 80132b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132b8:	4a19      	ldr	r2, [pc, #100]	@ (8013320 <xTaskGenericNotifyFromISR+0x1b8>)
 80132ba:	6013      	str	r3, [r2, #0]
 80132bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132c0:	4613      	mov	r3, r2
 80132c2:	009b      	lsls	r3, r3, #2
 80132c4:	4413      	add	r3, r2
 80132c6:	009b      	lsls	r3, r3, #2
 80132c8:	4a16      	ldr	r2, [pc, #88]	@ (8013324 <xTaskGenericNotifyFromISR+0x1bc>)
 80132ca:	441a      	add	r2, r3
 80132cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132ce:	3304      	adds	r3, #4
 80132d0:	4619      	mov	r1, r3
 80132d2:	4610      	mov	r0, r2
 80132d4:	f7fd fe11 	bl	8010efa <vListInsertEnd>
 80132d8:	e005      	b.n	80132e6 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80132da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132dc:	3318      	adds	r3, #24
 80132de:	4619      	mov	r1, r3
 80132e0:	4811      	ldr	r0, [pc, #68]	@ (8013328 <xTaskGenericNotifyFromISR+0x1c0>)
 80132e2:	f7fd fe0a 	bl	8010efa <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80132e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132ea:	4b10      	ldr	r3, [pc, #64]	@ (801332c <xTaskGenericNotifyFromISR+0x1c4>)
 80132ec:	681b      	ldr	r3, [r3, #0]
 80132ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132f0:	429a      	cmp	r2, r3
 80132f2:	d908      	bls.n	8013306 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80132f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d002      	beq.n	8013300 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80132fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80132fc:	2201      	movs	r2, #1
 80132fe:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8013300:	4b0b      	ldr	r3, [pc, #44]	@ (8013330 <xTaskGenericNotifyFromISR+0x1c8>)
 8013302:	2201      	movs	r2, #1
 8013304:	601a      	str	r2, [r3, #0]
 8013306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013308:	613b      	str	r3, [r7, #16]
	__asm volatile
 801330a:	693b      	ldr	r3, [r7, #16]
 801330c:	f383 8811 	msr	BASEPRI, r3
}
 8013310:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8013312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8013314:	4618      	mov	r0, r3
 8013316:	3738      	adds	r7, #56	@ 0x38
 8013318:	46bd      	mov	sp, r7
 801331a:	bd80      	pop	{r7, pc}
 801331c:	20002244 	.word	0x20002244
 8013320:	20002224 	.word	0x20002224
 8013324:	20001d4c 	.word	0x20001d4c
 8013328:	200021dc 	.word	0x200021dc
 801332c:	20001d48 	.word	0x20001d48
 8013330:	20002230 	.word	0x20002230

08013334 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013334:	b580      	push	{r7, lr}
 8013336:	b084      	sub	sp, #16
 8013338:	af00      	add	r7, sp, #0
 801333a:	6078      	str	r0, [r7, #4]
 801333c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801333e:	4b21      	ldr	r3, [pc, #132]	@ (80133c4 <prvAddCurrentTaskToDelayedList+0x90>)
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013344:	4b20      	ldr	r3, [pc, #128]	@ (80133c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8013346:	681b      	ldr	r3, [r3, #0]
 8013348:	3304      	adds	r3, #4
 801334a:	4618      	mov	r0, r3
 801334c:	f7fd fe32 	bl	8010fb4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013356:	d10a      	bne.n	801336e <prvAddCurrentTaskToDelayedList+0x3a>
 8013358:	683b      	ldr	r3, [r7, #0]
 801335a:	2b00      	cmp	r3, #0
 801335c:	d007      	beq.n	801336e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801335e:	4b1a      	ldr	r3, [pc, #104]	@ (80133c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	3304      	adds	r3, #4
 8013364:	4619      	mov	r1, r3
 8013366:	4819      	ldr	r0, [pc, #100]	@ (80133cc <prvAddCurrentTaskToDelayedList+0x98>)
 8013368:	f7fd fdc7 	bl	8010efa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801336c:	e026      	b.n	80133bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801336e:	68fa      	ldr	r2, [r7, #12]
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	4413      	add	r3, r2
 8013374:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013376:	4b14      	ldr	r3, [pc, #80]	@ (80133c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8013378:	681b      	ldr	r3, [r3, #0]
 801337a:	68ba      	ldr	r2, [r7, #8]
 801337c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801337e:	68ba      	ldr	r2, [r7, #8]
 8013380:	68fb      	ldr	r3, [r7, #12]
 8013382:	429a      	cmp	r2, r3
 8013384:	d209      	bcs.n	801339a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013386:	4b12      	ldr	r3, [pc, #72]	@ (80133d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013388:	681a      	ldr	r2, [r3, #0]
 801338a:	4b0f      	ldr	r3, [pc, #60]	@ (80133c8 <prvAddCurrentTaskToDelayedList+0x94>)
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	3304      	adds	r3, #4
 8013390:	4619      	mov	r1, r3
 8013392:	4610      	mov	r0, r2
 8013394:	f7fd fdd5 	bl	8010f42 <vListInsert>
}
 8013398:	e010      	b.n	80133bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801339a:	4b0e      	ldr	r3, [pc, #56]	@ (80133d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 801339c:	681a      	ldr	r2, [r3, #0]
 801339e:	4b0a      	ldr	r3, [pc, #40]	@ (80133c8 <prvAddCurrentTaskToDelayedList+0x94>)
 80133a0:	681b      	ldr	r3, [r3, #0]
 80133a2:	3304      	adds	r3, #4
 80133a4:	4619      	mov	r1, r3
 80133a6:	4610      	mov	r0, r2
 80133a8:	f7fd fdcb 	bl	8010f42 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80133ac:	4b0a      	ldr	r3, [pc, #40]	@ (80133d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80133ae:	681b      	ldr	r3, [r3, #0]
 80133b0:	68ba      	ldr	r2, [r7, #8]
 80133b2:	429a      	cmp	r2, r3
 80133b4:	d202      	bcs.n	80133bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80133b6:	4a08      	ldr	r2, [pc, #32]	@ (80133d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80133b8:	68bb      	ldr	r3, [r7, #8]
 80133ba:	6013      	str	r3, [r2, #0]
}
 80133bc:	bf00      	nop
 80133be:	3710      	adds	r7, #16
 80133c0:	46bd      	mov	sp, r7
 80133c2:	bd80      	pop	{r7, pc}
 80133c4:	20002220 	.word	0x20002220
 80133c8:	20001d48 	.word	0x20001d48
 80133cc:	20002208 	.word	0x20002208
 80133d0:	200021d8 	.word	0x200021d8
 80133d4:	200021d4 	.word	0x200021d4
 80133d8:	2000223c 	.word	0x2000223c

080133dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80133dc:	b580      	push	{r7, lr}
 80133de:	b08a      	sub	sp, #40	@ 0x28
 80133e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80133e2:	2300      	movs	r3, #0
 80133e4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80133e6:	f000 fb13 	bl	8013a10 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80133ea:	4b1d      	ldr	r3, [pc, #116]	@ (8013460 <xTimerCreateTimerTask+0x84>)
 80133ec:	681b      	ldr	r3, [r3, #0]
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d021      	beq.n	8013436 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80133f2:	2300      	movs	r3, #0
 80133f4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80133f6:	2300      	movs	r3, #0
 80133f8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80133fa:	1d3a      	adds	r2, r7, #4
 80133fc:	f107 0108 	add.w	r1, r7, #8
 8013400:	f107 030c 	add.w	r3, r7, #12
 8013404:	4618      	mov	r0, r3
 8013406:	f7fd fd31 	bl	8010e6c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801340a:	6879      	ldr	r1, [r7, #4]
 801340c:	68bb      	ldr	r3, [r7, #8]
 801340e:	68fa      	ldr	r2, [r7, #12]
 8013410:	9202      	str	r2, [sp, #8]
 8013412:	9301      	str	r3, [sp, #4]
 8013414:	2302      	movs	r3, #2
 8013416:	9300      	str	r3, [sp, #0]
 8013418:	2300      	movs	r3, #0
 801341a:	460a      	mov	r2, r1
 801341c:	4911      	ldr	r1, [pc, #68]	@ (8013464 <xTimerCreateTimerTask+0x88>)
 801341e:	4812      	ldr	r0, [pc, #72]	@ (8013468 <xTimerCreateTimerTask+0x8c>)
 8013420:	f7fe fd8a 	bl	8011f38 <xTaskCreateStatic>
 8013424:	4603      	mov	r3, r0
 8013426:	4a11      	ldr	r2, [pc, #68]	@ (801346c <xTimerCreateTimerTask+0x90>)
 8013428:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801342a:	4b10      	ldr	r3, [pc, #64]	@ (801346c <xTimerCreateTimerTask+0x90>)
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	2b00      	cmp	r3, #0
 8013430:	d001      	beq.n	8013436 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8013432:	2301      	movs	r3, #1
 8013434:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8013436:	697b      	ldr	r3, [r7, #20]
 8013438:	2b00      	cmp	r3, #0
 801343a:	d10b      	bne.n	8013454 <xTimerCreateTimerTask+0x78>
	__asm volatile
 801343c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013440:	f383 8811 	msr	BASEPRI, r3
 8013444:	f3bf 8f6f 	isb	sy
 8013448:	f3bf 8f4f 	dsb	sy
 801344c:	613b      	str	r3, [r7, #16]
}
 801344e:	bf00      	nop
 8013450:	bf00      	nop
 8013452:	e7fd      	b.n	8013450 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8013454:	697b      	ldr	r3, [r7, #20]
}
 8013456:	4618      	mov	r0, r3
 8013458:	3718      	adds	r7, #24
 801345a:	46bd      	mov	sp, r7
 801345c:	bd80      	pop	{r7, pc}
 801345e:	bf00      	nop
 8013460:	20002278 	.word	0x20002278
 8013464:	08017bc0 	.word	0x08017bc0
 8013468:	080135a9 	.word	0x080135a9
 801346c:	2000227c 	.word	0x2000227c

08013470 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8013470:	b580      	push	{r7, lr}
 8013472:	b08a      	sub	sp, #40	@ 0x28
 8013474:	af00      	add	r7, sp, #0
 8013476:	60f8      	str	r0, [r7, #12]
 8013478:	60b9      	str	r1, [r7, #8]
 801347a:	607a      	str	r2, [r7, #4]
 801347c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801347e:	2300      	movs	r3, #0
 8013480:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	2b00      	cmp	r3, #0
 8013486:	d10b      	bne.n	80134a0 <xTimerGenericCommand+0x30>
	__asm volatile
 8013488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801348c:	f383 8811 	msr	BASEPRI, r3
 8013490:	f3bf 8f6f 	isb	sy
 8013494:	f3bf 8f4f 	dsb	sy
 8013498:	623b      	str	r3, [r7, #32]
}
 801349a:	bf00      	nop
 801349c:	bf00      	nop
 801349e:	e7fd      	b.n	801349c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80134a0:	4b19      	ldr	r3, [pc, #100]	@ (8013508 <xTimerGenericCommand+0x98>)
 80134a2:	681b      	ldr	r3, [r3, #0]
 80134a4:	2b00      	cmp	r3, #0
 80134a6:	d02a      	beq.n	80134fe <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80134a8:	68bb      	ldr	r3, [r7, #8]
 80134aa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80134b0:	68fb      	ldr	r3, [r7, #12]
 80134b2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80134b4:	68bb      	ldr	r3, [r7, #8]
 80134b6:	2b05      	cmp	r3, #5
 80134b8:	dc18      	bgt.n	80134ec <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80134ba:	f7ff fba5 	bl	8012c08 <xTaskGetSchedulerState>
 80134be:	4603      	mov	r3, r0
 80134c0:	2b02      	cmp	r3, #2
 80134c2:	d109      	bne.n	80134d8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80134c4:	4b10      	ldr	r3, [pc, #64]	@ (8013508 <xTimerGenericCommand+0x98>)
 80134c6:	6818      	ldr	r0, [r3, #0]
 80134c8:	f107 0110 	add.w	r1, r7, #16
 80134cc:	2300      	movs	r3, #0
 80134ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80134d0:	f7fd ff98 	bl	8011404 <xQueueGenericSend>
 80134d4:	6278      	str	r0, [r7, #36]	@ 0x24
 80134d6:	e012      	b.n	80134fe <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80134d8:	4b0b      	ldr	r3, [pc, #44]	@ (8013508 <xTimerGenericCommand+0x98>)
 80134da:	6818      	ldr	r0, [r3, #0]
 80134dc:	f107 0110 	add.w	r1, r7, #16
 80134e0:	2300      	movs	r3, #0
 80134e2:	2200      	movs	r2, #0
 80134e4:	f7fd ff8e 	bl	8011404 <xQueueGenericSend>
 80134e8:	6278      	str	r0, [r7, #36]	@ 0x24
 80134ea:	e008      	b.n	80134fe <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80134ec:	4b06      	ldr	r3, [pc, #24]	@ (8013508 <xTimerGenericCommand+0x98>)
 80134ee:	6818      	ldr	r0, [r3, #0]
 80134f0:	f107 0110 	add.w	r1, r7, #16
 80134f4:	2300      	movs	r3, #0
 80134f6:	683a      	ldr	r2, [r7, #0]
 80134f8:	f7fe f886 	bl	8011608 <xQueueGenericSendFromISR>
 80134fc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80134fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013500:	4618      	mov	r0, r3
 8013502:	3728      	adds	r7, #40	@ 0x28
 8013504:	46bd      	mov	sp, r7
 8013506:	bd80      	pop	{r7, pc}
 8013508:	20002278 	.word	0x20002278

0801350c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801350c:	b580      	push	{r7, lr}
 801350e:	b088      	sub	sp, #32
 8013510:	af02      	add	r7, sp, #8
 8013512:	6078      	str	r0, [r7, #4]
 8013514:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013516:	4b23      	ldr	r3, [pc, #140]	@ (80135a4 <prvProcessExpiredTimer+0x98>)
 8013518:	681b      	ldr	r3, [r3, #0]
 801351a:	68db      	ldr	r3, [r3, #12]
 801351c:	68db      	ldr	r3, [r3, #12]
 801351e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013520:	697b      	ldr	r3, [r7, #20]
 8013522:	3304      	adds	r3, #4
 8013524:	4618      	mov	r0, r3
 8013526:	f7fd fd45 	bl	8010fb4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801352a:	697b      	ldr	r3, [r7, #20]
 801352c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013530:	f003 0304 	and.w	r3, r3, #4
 8013534:	2b00      	cmp	r3, #0
 8013536:	d023      	beq.n	8013580 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013538:	697b      	ldr	r3, [r7, #20]
 801353a:	699a      	ldr	r2, [r3, #24]
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	18d1      	adds	r1, r2, r3
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	683a      	ldr	r2, [r7, #0]
 8013544:	6978      	ldr	r0, [r7, #20]
 8013546:	f000 f8d5 	bl	80136f4 <prvInsertTimerInActiveList>
 801354a:	4603      	mov	r3, r0
 801354c:	2b00      	cmp	r3, #0
 801354e:	d020      	beq.n	8013592 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013550:	2300      	movs	r3, #0
 8013552:	9300      	str	r3, [sp, #0]
 8013554:	2300      	movs	r3, #0
 8013556:	687a      	ldr	r2, [r7, #4]
 8013558:	2100      	movs	r1, #0
 801355a:	6978      	ldr	r0, [r7, #20]
 801355c:	f7ff ff88 	bl	8013470 <xTimerGenericCommand>
 8013560:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8013562:	693b      	ldr	r3, [r7, #16]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d114      	bne.n	8013592 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8013568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801356c:	f383 8811 	msr	BASEPRI, r3
 8013570:	f3bf 8f6f 	isb	sy
 8013574:	f3bf 8f4f 	dsb	sy
 8013578:	60fb      	str	r3, [r7, #12]
}
 801357a:	bf00      	nop
 801357c:	bf00      	nop
 801357e:	e7fd      	b.n	801357c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013580:	697b      	ldr	r3, [r7, #20]
 8013582:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013586:	f023 0301 	bic.w	r3, r3, #1
 801358a:	b2da      	uxtb	r2, r3
 801358c:	697b      	ldr	r3, [r7, #20]
 801358e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013592:	697b      	ldr	r3, [r7, #20]
 8013594:	6a1b      	ldr	r3, [r3, #32]
 8013596:	6978      	ldr	r0, [r7, #20]
 8013598:	4798      	blx	r3
}
 801359a:	bf00      	nop
 801359c:	3718      	adds	r7, #24
 801359e:	46bd      	mov	sp, r7
 80135a0:	bd80      	pop	{r7, pc}
 80135a2:	bf00      	nop
 80135a4:	20002270 	.word	0x20002270

080135a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b084      	sub	sp, #16
 80135ac:	af00      	add	r7, sp, #0
 80135ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80135b0:	f107 0308 	add.w	r3, r7, #8
 80135b4:	4618      	mov	r0, r3
 80135b6:	f000 f859 	bl	801366c <prvGetNextExpireTime>
 80135ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80135bc:	68bb      	ldr	r3, [r7, #8]
 80135be:	4619      	mov	r1, r3
 80135c0:	68f8      	ldr	r0, [r7, #12]
 80135c2:	f000 f805 	bl	80135d0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80135c6:	f000 f8d7 	bl	8013778 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80135ca:	bf00      	nop
 80135cc:	e7f0      	b.n	80135b0 <prvTimerTask+0x8>
	...

080135d0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80135d0:	b580      	push	{r7, lr}
 80135d2:	b084      	sub	sp, #16
 80135d4:	af00      	add	r7, sp, #0
 80135d6:	6078      	str	r0, [r7, #4]
 80135d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80135da:	f7fe ff11 	bl	8012400 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80135de:	f107 0308 	add.w	r3, r7, #8
 80135e2:	4618      	mov	r0, r3
 80135e4:	f000 f866 	bl	80136b4 <prvSampleTimeNow>
 80135e8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80135ea:	68bb      	ldr	r3, [r7, #8]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d130      	bne.n	8013652 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80135f0:	683b      	ldr	r3, [r7, #0]
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d10a      	bne.n	801360c <prvProcessTimerOrBlockTask+0x3c>
 80135f6:	687a      	ldr	r2, [r7, #4]
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	429a      	cmp	r2, r3
 80135fc:	d806      	bhi.n	801360c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80135fe:	f7fe ff0d 	bl	801241c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8013602:	68f9      	ldr	r1, [r7, #12]
 8013604:	6878      	ldr	r0, [r7, #4]
 8013606:	f7ff ff81 	bl	801350c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801360a:	e024      	b.n	8013656 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801360c:	683b      	ldr	r3, [r7, #0]
 801360e:	2b00      	cmp	r3, #0
 8013610:	d008      	beq.n	8013624 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8013612:	4b13      	ldr	r3, [pc, #76]	@ (8013660 <prvProcessTimerOrBlockTask+0x90>)
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	2b00      	cmp	r3, #0
 801361a:	d101      	bne.n	8013620 <prvProcessTimerOrBlockTask+0x50>
 801361c:	2301      	movs	r3, #1
 801361e:	e000      	b.n	8013622 <prvProcessTimerOrBlockTask+0x52>
 8013620:	2300      	movs	r3, #0
 8013622:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013624:	4b0f      	ldr	r3, [pc, #60]	@ (8013664 <prvProcessTimerOrBlockTask+0x94>)
 8013626:	6818      	ldr	r0, [r3, #0]
 8013628:	687a      	ldr	r2, [r7, #4]
 801362a:	68fb      	ldr	r3, [r7, #12]
 801362c:	1ad3      	subs	r3, r2, r3
 801362e:	683a      	ldr	r2, [r7, #0]
 8013630:	4619      	mov	r1, r3
 8013632:	f7fe fc4d 	bl	8011ed0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013636:	f7fe fef1 	bl	801241c <xTaskResumeAll>
 801363a:	4603      	mov	r3, r0
 801363c:	2b00      	cmp	r3, #0
 801363e:	d10a      	bne.n	8013656 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013640:	4b09      	ldr	r3, [pc, #36]	@ (8013668 <prvProcessTimerOrBlockTask+0x98>)
 8013642:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013646:	601a      	str	r2, [r3, #0]
 8013648:	f3bf 8f4f 	dsb	sy
 801364c:	f3bf 8f6f 	isb	sy
}
 8013650:	e001      	b.n	8013656 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8013652:	f7fe fee3 	bl	801241c <xTaskResumeAll>
}
 8013656:	bf00      	nop
 8013658:	3710      	adds	r7, #16
 801365a:	46bd      	mov	sp, r7
 801365c:	bd80      	pop	{r7, pc}
 801365e:	bf00      	nop
 8013660:	20002274 	.word	0x20002274
 8013664:	20002278 	.word	0x20002278
 8013668:	e000ed04 	.word	0xe000ed04

0801366c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801366c:	b480      	push	{r7}
 801366e:	b085      	sub	sp, #20
 8013670:	af00      	add	r7, sp, #0
 8013672:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013674:	4b0e      	ldr	r3, [pc, #56]	@ (80136b0 <prvGetNextExpireTime+0x44>)
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	681b      	ldr	r3, [r3, #0]
 801367a:	2b00      	cmp	r3, #0
 801367c:	d101      	bne.n	8013682 <prvGetNextExpireTime+0x16>
 801367e:	2201      	movs	r2, #1
 8013680:	e000      	b.n	8013684 <prvGetNextExpireTime+0x18>
 8013682:	2200      	movs	r2, #0
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	681b      	ldr	r3, [r3, #0]
 801368c:	2b00      	cmp	r3, #0
 801368e:	d105      	bne.n	801369c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013690:	4b07      	ldr	r3, [pc, #28]	@ (80136b0 <prvGetNextExpireTime+0x44>)
 8013692:	681b      	ldr	r3, [r3, #0]
 8013694:	68db      	ldr	r3, [r3, #12]
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	60fb      	str	r3, [r7, #12]
 801369a:	e001      	b.n	80136a0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801369c:	2300      	movs	r3, #0
 801369e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80136a0:	68fb      	ldr	r3, [r7, #12]
}
 80136a2:	4618      	mov	r0, r3
 80136a4:	3714      	adds	r7, #20
 80136a6:	46bd      	mov	sp, r7
 80136a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ac:	4770      	bx	lr
 80136ae:	bf00      	nop
 80136b0:	20002270 	.word	0x20002270

080136b4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80136b4:	b580      	push	{r7, lr}
 80136b6:	b084      	sub	sp, #16
 80136b8:	af00      	add	r7, sp, #0
 80136ba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80136bc:	f7fe ff4c 	bl	8012558 <xTaskGetTickCount>
 80136c0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80136c2:	4b0b      	ldr	r3, [pc, #44]	@ (80136f0 <prvSampleTimeNow+0x3c>)
 80136c4:	681b      	ldr	r3, [r3, #0]
 80136c6:	68fa      	ldr	r2, [r7, #12]
 80136c8:	429a      	cmp	r2, r3
 80136ca:	d205      	bcs.n	80136d8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80136cc:	f000 f93a 	bl	8013944 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	2201      	movs	r2, #1
 80136d4:	601a      	str	r2, [r3, #0]
 80136d6:	e002      	b.n	80136de <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	2200      	movs	r2, #0
 80136dc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80136de:	4a04      	ldr	r2, [pc, #16]	@ (80136f0 <prvSampleTimeNow+0x3c>)
 80136e0:	68fb      	ldr	r3, [r7, #12]
 80136e2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80136e4:	68fb      	ldr	r3, [r7, #12]
}
 80136e6:	4618      	mov	r0, r3
 80136e8:	3710      	adds	r7, #16
 80136ea:	46bd      	mov	sp, r7
 80136ec:	bd80      	pop	{r7, pc}
 80136ee:	bf00      	nop
 80136f0:	20002280 	.word	0x20002280

080136f4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80136f4:	b580      	push	{r7, lr}
 80136f6:	b086      	sub	sp, #24
 80136f8:	af00      	add	r7, sp, #0
 80136fa:	60f8      	str	r0, [r7, #12]
 80136fc:	60b9      	str	r1, [r7, #8]
 80136fe:	607a      	str	r2, [r7, #4]
 8013700:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8013702:	2300      	movs	r3, #0
 8013704:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	68ba      	ldr	r2, [r7, #8]
 801370a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801370c:	68fb      	ldr	r3, [r7, #12]
 801370e:	68fa      	ldr	r2, [r7, #12]
 8013710:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8013712:	68ba      	ldr	r2, [r7, #8]
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	429a      	cmp	r2, r3
 8013718:	d812      	bhi.n	8013740 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801371a:	687a      	ldr	r2, [r7, #4]
 801371c:	683b      	ldr	r3, [r7, #0]
 801371e:	1ad2      	subs	r2, r2, r3
 8013720:	68fb      	ldr	r3, [r7, #12]
 8013722:	699b      	ldr	r3, [r3, #24]
 8013724:	429a      	cmp	r2, r3
 8013726:	d302      	bcc.n	801372e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013728:	2301      	movs	r3, #1
 801372a:	617b      	str	r3, [r7, #20]
 801372c:	e01b      	b.n	8013766 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801372e:	4b10      	ldr	r3, [pc, #64]	@ (8013770 <prvInsertTimerInActiveList+0x7c>)
 8013730:	681a      	ldr	r2, [r3, #0]
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	3304      	adds	r3, #4
 8013736:	4619      	mov	r1, r3
 8013738:	4610      	mov	r0, r2
 801373a:	f7fd fc02 	bl	8010f42 <vListInsert>
 801373e:	e012      	b.n	8013766 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013740:	687a      	ldr	r2, [r7, #4]
 8013742:	683b      	ldr	r3, [r7, #0]
 8013744:	429a      	cmp	r2, r3
 8013746:	d206      	bcs.n	8013756 <prvInsertTimerInActiveList+0x62>
 8013748:	68ba      	ldr	r2, [r7, #8]
 801374a:	683b      	ldr	r3, [r7, #0]
 801374c:	429a      	cmp	r2, r3
 801374e:	d302      	bcc.n	8013756 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013750:	2301      	movs	r3, #1
 8013752:	617b      	str	r3, [r7, #20]
 8013754:	e007      	b.n	8013766 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013756:	4b07      	ldr	r3, [pc, #28]	@ (8013774 <prvInsertTimerInActiveList+0x80>)
 8013758:	681a      	ldr	r2, [r3, #0]
 801375a:	68fb      	ldr	r3, [r7, #12]
 801375c:	3304      	adds	r3, #4
 801375e:	4619      	mov	r1, r3
 8013760:	4610      	mov	r0, r2
 8013762:	f7fd fbee 	bl	8010f42 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013766:	697b      	ldr	r3, [r7, #20]
}
 8013768:	4618      	mov	r0, r3
 801376a:	3718      	adds	r7, #24
 801376c:	46bd      	mov	sp, r7
 801376e:	bd80      	pop	{r7, pc}
 8013770:	20002274 	.word	0x20002274
 8013774:	20002270 	.word	0x20002270

08013778 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013778:	b580      	push	{r7, lr}
 801377a:	b08e      	sub	sp, #56	@ 0x38
 801377c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801377e:	e0ce      	b.n	801391e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	2b00      	cmp	r3, #0
 8013784:	da19      	bge.n	80137ba <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8013786:	1d3b      	adds	r3, r7, #4
 8013788:	3304      	adds	r3, #4
 801378a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801378c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801378e:	2b00      	cmp	r3, #0
 8013790:	d10b      	bne.n	80137aa <prvProcessReceivedCommands+0x32>
	__asm volatile
 8013792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013796:	f383 8811 	msr	BASEPRI, r3
 801379a:	f3bf 8f6f 	isb	sy
 801379e:	f3bf 8f4f 	dsb	sy
 80137a2:	61fb      	str	r3, [r7, #28]
}
 80137a4:	bf00      	nop
 80137a6:	bf00      	nop
 80137a8:	e7fd      	b.n	80137a6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80137aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80137ac:	681b      	ldr	r3, [r3, #0]
 80137ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80137b0:	6850      	ldr	r0, [r2, #4]
 80137b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80137b4:	6892      	ldr	r2, [r2, #8]
 80137b6:	4611      	mov	r1, r2
 80137b8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	2b00      	cmp	r3, #0
 80137be:	f2c0 80ae 	blt.w	801391e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80137c2:	68fb      	ldr	r3, [r7, #12]
 80137c4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80137c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137c8:	695b      	ldr	r3, [r3, #20]
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d004      	beq.n	80137d8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80137ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137d0:	3304      	adds	r3, #4
 80137d2:	4618      	mov	r0, r3
 80137d4:	f7fd fbee 	bl	8010fb4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80137d8:	463b      	mov	r3, r7
 80137da:	4618      	mov	r0, r3
 80137dc:	f7ff ff6a 	bl	80136b4 <prvSampleTimeNow>
 80137e0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80137e2:	687b      	ldr	r3, [r7, #4]
 80137e4:	2b09      	cmp	r3, #9
 80137e6:	f200 8097 	bhi.w	8013918 <prvProcessReceivedCommands+0x1a0>
 80137ea:	a201      	add	r2, pc, #4	@ (adr r2, 80137f0 <prvProcessReceivedCommands+0x78>)
 80137ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80137f0:	08013819 	.word	0x08013819
 80137f4:	08013819 	.word	0x08013819
 80137f8:	08013819 	.word	0x08013819
 80137fc:	0801388f 	.word	0x0801388f
 8013800:	080138a3 	.word	0x080138a3
 8013804:	080138ef 	.word	0x080138ef
 8013808:	08013819 	.word	0x08013819
 801380c:	08013819 	.word	0x08013819
 8013810:	0801388f 	.word	0x0801388f
 8013814:	080138a3 	.word	0x080138a3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801381a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801381e:	f043 0301 	orr.w	r3, r3, #1
 8013822:	b2da      	uxtb	r2, r3
 8013824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013826:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801382a:	68ba      	ldr	r2, [r7, #8]
 801382c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801382e:	699b      	ldr	r3, [r3, #24]
 8013830:	18d1      	adds	r1, r2, r3
 8013832:	68bb      	ldr	r3, [r7, #8]
 8013834:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013836:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013838:	f7ff ff5c 	bl	80136f4 <prvInsertTimerInActiveList>
 801383c:	4603      	mov	r3, r0
 801383e:	2b00      	cmp	r3, #0
 8013840:	d06c      	beq.n	801391c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013844:	6a1b      	ldr	r3, [r3, #32]
 8013846:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013848:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801384a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801384c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013850:	f003 0304 	and.w	r3, r3, #4
 8013854:	2b00      	cmp	r3, #0
 8013856:	d061      	beq.n	801391c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013858:	68ba      	ldr	r2, [r7, #8]
 801385a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801385c:	699b      	ldr	r3, [r3, #24]
 801385e:	441a      	add	r2, r3
 8013860:	2300      	movs	r3, #0
 8013862:	9300      	str	r3, [sp, #0]
 8013864:	2300      	movs	r3, #0
 8013866:	2100      	movs	r1, #0
 8013868:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801386a:	f7ff fe01 	bl	8013470 <xTimerGenericCommand>
 801386e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8013870:	6a3b      	ldr	r3, [r7, #32]
 8013872:	2b00      	cmp	r3, #0
 8013874:	d152      	bne.n	801391c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8013876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801387a:	f383 8811 	msr	BASEPRI, r3
 801387e:	f3bf 8f6f 	isb	sy
 8013882:	f3bf 8f4f 	dsb	sy
 8013886:	61bb      	str	r3, [r7, #24]
}
 8013888:	bf00      	nop
 801388a:	bf00      	nop
 801388c:	e7fd      	b.n	801388a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801388e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013890:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013894:	f023 0301 	bic.w	r3, r3, #1
 8013898:	b2da      	uxtb	r2, r3
 801389a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801389c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80138a0:	e03d      	b.n	801391e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80138a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80138a8:	f043 0301 	orr.w	r3, r3, #1
 80138ac:	b2da      	uxtb	r2, r3
 80138ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138b0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80138b4:	68ba      	ldr	r2, [r7, #8]
 80138b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138b8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80138ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138bc:	699b      	ldr	r3, [r3, #24]
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d10b      	bne.n	80138da <prvProcessReceivedCommands+0x162>
	__asm volatile
 80138c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138c6:	f383 8811 	msr	BASEPRI, r3
 80138ca:	f3bf 8f6f 	isb	sy
 80138ce:	f3bf 8f4f 	dsb	sy
 80138d2:	617b      	str	r3, [r7, #20]
}
 80138d4:	bf00      	nop
 80138d6:	bf00      	nop
 80138d8:	e7fd      	b.n	80138d6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80138da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138dc:	699a      	ldr	r2, [r3, #24]
 80138de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138e0:	18d1      	adds	r1, r2, r3
 80138e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80138e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80138e8:	f7ff ff04 	bl	80136f4 <prvInsertTimerInActiveList>
					break;
 80138ec:	e017      	b.n	801391e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80138ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80138f4:	f003 0302 	and.w	r3, r3, #2
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d103      	bne.n	8013904 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80138fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80138fe:	f000 fbeb 	bl	80140d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8013902:	e00c      	b.n	801391e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013906:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801390a:	f023 0301 	bic.w	r3, r3, #1
 801390e:	b2da      	uxtb	r2, r3
 8013910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013912:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8013916:	e002      	b.n	801391e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8013918:	bf00      	nop
 801391a:	e000      	b.n	801391e <prvProcessReceivedCommands+0x1a6>
					break;
 801391c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801391e:	4b08      	ldr	r3, [pc, #32]	@ (8013940 <prvProcessReceivedCommands+0x1c8>)
 8013920:	681b      	ldr	r3, [r3, #0]
 8013922:	1d39      	adds	r1, r7, #4
 8013924:	2200      	movs	r2, #0
 8013926:	4618      	mov	r0, r3
 8013928:	f7fd ff0c 	bl	8011744 <xQueueReceive>
 801392c:	4603      	mov	r3, r0
 801392e:	2b00      	cmp	r3, #0
 8013930:	f47f af26 	bne.w	8013780 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8013934:	bf00      	nop
 8013936:	bf00      	nop
 8013938:	3730      	adds	r7, #48	@ 0x30
 801393a:	46bd      	mov	sp, r7
 801393c:	bd80      	pop	{r7, pc}
 801393e:	bf00      	nop
 8013940:	20002278 	.word	0x20002278

08013944 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013944:	b580      	push	{r7, lr}
 8013946:	b088      	sub	sp, #32
 8013948:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801394a:	e049      	b.n	80139e0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801394c:	4b2e      	ldr	r3, [pc, #184]	@ (8013a08 <prvSwitchTimerLists+0xc4>)
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	68db      	ldr	r3, [r3, #12]
 8013952:	681b      	ldr	r3, [r3, #0]
 8013954:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013956:	4b2c      	ldr	r3, [pc, #176]	@ (8013a08 <prvSwitchTimerLists+0xc4>)
 8013958:	681b      	ldr	r3, [r3, #0]
 801395a:	68db      	ldr	r3, [r3, #12]
 801395c:	68db      	ldr	r3, [r3, #12]
 801395e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	3304      	adds	r3, #4
 8013964:	4618      	mov	r0, r3
 8013966:	f7fd fb25 	bl	8010fb4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	6a1b      	ldr	r3, [r3, #32]
 801396e:	68f8      	ldr	r0, [r7, #12]
 8013970:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013978:	f003 0304 	and.w	r3, r3, #4
 801397c:	2b00      	cmp	r3, #0
 801397e:	d02f      	beq.n	80139e0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013980:	68fb      	ldr	r3, [r7, #12]
 8013982:	699b      	ldr	r3, [r3, #24]
 8013984:	693a      	ldr	r2, [r7, #16]
 8013986:	4413      	add	r3, r2
 8013988:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801398a:	68ba      	ldr	r2, [r7, #8]
 801398c:	693b      	ldr	r3, [r7, #16]
 801398e:	429a      	cmp	r2, r3
 8013990:	d90e      	bls.n	80139b0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	68ba      	ldr	r2, [r7, #8]
 8013996:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013998:	68fb      	ldr	r3, [r7, #12]
 801399a:	68fa      	ldr	r2, [r7, #12]
 801399c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801399e:	4b1a      	ldr	r3, [pc, #104]	@ (8013a08 <prvSwitchTimerLists+0xc4>)
 80139a0:	681a      	ldr	r2, [r3, #0]
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	3304      	adds	r3, #4
 80139a6:	4619      	mov	r1, r3
 80139a8:	4610      	mov	r0, r2
 80139aa:	f7fd faca 	bl	8010f42 <vListInsert>
 80139ae:	e017      	b.n	80139e0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80139b0:	2300      	movs	r3, #0
 80139b2:	9300      	str	r3, [sp, #0]
 80139b4:	2300      	movs	r3, #0
 80139b6:	693a      	ldr	r2, [r7, #16]
 80139b8:	2100      	movs	r1, #0
 80139ba:	68f8      	ldr	r0, [r7, #12]
 80139bc:	f7ff fd58 	bl	8013470 <xTimerGenericCommand>
 80139c0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	d10b      	bne.n	80139e0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80139c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139cc:	f383 8811 	msr	BASEPRI, r3
 80139d0:	f3bf 8f6f 	isb	sy
 80139d4:	f3bf 8f4f 	dsb	sy
 80139d8:	603b      	str	r3, [r7, #0]
}
 80139da:	bf00      	nop
 80139dc:	bf00      	nop
 80139de:	e7fd      	b.n	80139dc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80139e0:	4b09      	ldr	r3, [pc, #36]	@ (8013a08 <prvSwitchTimerLists+0xc4>)
 80139e2:	681b      	ldr	r3, [r3, #0]
 80139e4:	681b      	ldr	r3, [r3, #0]
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d1b0      	bne.n	801394c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80139ea:	4b07      	ldr	r3, [pc, #28]	@ (8013a08 <prvSwitchTimerLists+0xc4>)
 80139ec:	681b      	ldr	r3, [r3, #0]
 80139ee:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80139f0:	4b06      	ldr	r3, [pc, #24]	@ (8013a0c <prvSwitchTimerLists+0xc8>)
 80139f2:	681b      	ldr	r3, [r3, #0]
 80139f4:	4a04      	ldr	r2, [pc, #16]	@ (8013a08 <prvSwitchTimerLists+0xc4>)
 80139f6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80139f8:	4a04      	ldr	r2, [pc, #16]	@ (8013a0c <prvSwitchTimerLists+0xc8>)
 80139fa:	697b      	ldr	r3, [r7, #20]
 80139fc:	6013      	str	r3, [r2, #0]
}
 80139fe:	bf00      	nop
 8013a00:	3718      	adds	r7, #24
 8013a02:	46bd      	mov	sp, r7
 8013a04:	bd80      	pop	{r7, pc}
 8013a06:	bf00      	nop
 8013a08:	20002270 	.word	0x20002270
 8013a0c:	20002274 	.word	0x20002274

08013a10 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013a10:	b580      	push	{r7, lr}
 8013a12:	b082      	sub	sp, #8
 8013a14:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013a16:	f000 f96f 	bl	8013cf8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013a1a:	4b15      	ldr	r3, [pc, #84]	@ (8013a70 <prvCheckForValidListAndQueue+0x60>)
 8013a1c:	681b      	ldr	r3, [r3, #0]
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d120      	bne.n	8013a64 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8013a22:	4814      	ldr	r0, [pc, #80]	@ (8013a74 <prvCheckForValidListAndQueue+0x64>)
 8013a24:	f7fd fa3c 	bl	8010ea0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013a28:	4813      	ldr	r0, [pc, #76]	@ (8013a78 <prvCheckForValidListAndQueue+0x68>)
 8013a2a:	f7fd fa39 	bl	8010ea0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8013a2e:	4b13      	ldr	r3, [pc, #76]	@ (8013a7c <prvCheckForValidListAndQueue+0x6c>)
 8013a30:	4a10      	ldr	r2, [pc, #64]	@ (8013a74 <prvCheckForValidListAndQueue+0x64>)
 8013a32:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013a34:	4b12      	ldr	r3, [pc, #72]	@ (8013a80 <prvCheckForValidListAndQueue+0x70>)
 8013a36:	4a10      	ldr	r2, [pc, #64]	@ (8013a78 <prvCheckForValidListAndQueue+0x68>)
 8013a38:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013a3a:	2300      	movs	r3, #0
 8013a3c:	9300      	str	r3, [sp, #0]
 8013a3e:	4b11      	ldr	r3, [pc, #68]	@ (8013a84 <prvCheckForValidListAndQueue+0x74>)
 8013a40:	4a11      	ldr	r2, [pc, #68]	@ (8013a88 <prvCheckForValidListAndQueue+0x78>)
 8013a42:	2110      	movs	r1, #16
 8013a44:	200a      	movs	r0, #10
 8013a46:	f7fd fb49 	bl	80110dc <xQueueGenericCreateStatic>
 8013a4a:	4603      	mov	r3, r0
 8013a4c:	4a08      	ldr	r2, [pc, #32]	@ (8013a70 <prvCheckForValidListAndQueue+0x60>)
 8013a4e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013a50:	4b07      	ldr	r3, [pc, #28]	@ (8013a70 <prvCheckForValidListAndQueue+0x60>)
 8013a52:	681b      	ldr	r3, [r3, #0]
 8013a54:	2b00      	cmp	r3, #0
 8013a56:	d005      	beq.n	8013a64 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013a58:	4b05      	ldr	r3, [pc, #20]	@ (8013a70 <prvCheckForValidListAndQueue+0x60>)
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	490b      	ldr	r1, [pc, #44]	@ (8013a8c <prvCheckForValidListAndQueue+0x7c>)
 8013a5e:	4618      	mov	r0, r3
 8013a60:	f7fe fa0c 	bl	8011e7c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013a64:	f000 f97a 	bl	8013d5c <vPortExitCritical>
}
 8013a68:	bf00      	nop
 8013a6a:	46bd      	mov	sp, r7
 8013a6c:	bd80      	pop	{r7, pc}
 8013a6e:	bf00      	nop
 8013a70:	20002278 	.word	0x20002278
 8013a74:	20002248 	.word	0x20002248
 8013a78:	2000225c 	.word	0x2000225c
 8013a7c:	20002270 	.word	0x20002270
 8013a80:	20002274 	.word	0x20002274
 8013a84:	20002324 	.word	0x20002324
 8013a88:	20002284 	.word	0x20002284
 8013a8c:	08017bc8 	.word	0x08017bc8

08013a90 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013a90:	b480      	push	{r7}
 8013a92:	b085      	sub	sp, #20
 8013a94:	af00      	add	r7, sp, #0
 8013a96:	60f8      	str	r0, [r7, #12]
 8013a98:	60b9      	str	r1, [r7, #8]
 8013a9a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013a9c:	68fb      	ldr	r3, [r7, #12]
 8013a9e:	3b04      	subs	r3, #4
 8013aa0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013aa2:	68fb      	ldr	r3, [r7, #12]
 8013aa4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013aa8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013aaa:	68fb      	ldr	r3, [r7, #12]
 8013aac:	3b04      	subs	r3, #4
 8013aae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013ab0:	68bb      	ldr	r3, [r7, #8]
 8013ab2:	f023 0201 	bic.w	r2, r3, #1
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	3b04      	subs	r3, #4
 8013abe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013ac0:	4a0c      	ldr	r2, [pc, #48]	@ (8013af4 <pxPortInitialiseStack+0x64>)
 8013ac2:	68fb      	ldr	r3, [r7, #12]
 8013ac4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013ac6:	68fb      	ldr	r3, [r7, #12]
 8013ac8:	3b14      	subs	r3, #20
 8013aca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013acc:	687a      	ldr	r2, [r7, #4]
 8013ace:	68fb      	ldr	r3, [r7, #12]
 8013ad0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013ad2:	68fb      	ldr	r3, [r7, #12]
 8013ad4:	3b04      	subs	r3, #4
 8013ad6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013ad8:	68fb      	ldr	r3, [r7, #12]
 8013ada:	f06f 0202 	mvn.w	r2, #2
 8013ade:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013ae0:	68fb      	ldr	r3, [r7, #12]
 8013ae2:	3b20      	subs	r3, #32
 8013ae4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013ae6:	68fb      	ldr	r3, [r7, #12]
}
 8013ae8:	4618      	mov	r0, r3
 8013aea:	3714      	adds	r7, #20
 8013aec:	46bd      	mov	sp, r7
 8013aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013af2:	4770      	bx	lr
 8013af4:	08013af9 	.word	0x08013af9

08013af8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013af8:	b480      	push	{r7}
 8013afa:	b085      	sub	sp, #20
 8013afc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013afe:	2300      	movs	r3, #0
 8013b00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013b02:	4b13      	ldr	r3, [pc, #76]	@ (8013b50 <prvTaskExitError+0x58>)
 8013b04:	681b      	ldr	r3, [r3, #0]
 8013b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b0a:	d00b      	beq.n	8013b24 <prvTaskExitError+0x2c>
	__asm volatile
 8013b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b10:	f383 8811 	msr	BASEPRI, r3
 8013b14:	f3bf 8f6f 	isb	sy
 8013b18:	f3bf 8f4f 	dsb	sy
 8013b1c:	60fb      	str	r3, [r7, #12]
}
 8013b1e:	bf00      	nop
 8013b20:	bf00      	nop
 8013b22:	e7fd      	b.n	8013b20 <prvTaskExitError+0x28>
	__asm volatile
 8013b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b28:	f383 8811 	msr	BASEPRI, r3
 8013b2c:	f3bf 8f6f 	isb	sy
 8013b30:	f3bf 8f4f 	dsb	sy
 8013b34:	60bb      	str	r3, [r7, #8]
}
 8013b36:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013b38:	bf00      	nop
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d0fc      	beq.n	8013b3a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013b40:	bf00      	nop
 8013b42:	bf00      	nop
 8013b44:	3714      	adds	r7, #20
 8013b46:	46bd      	mov	sp, r7
 8013b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b4c:	4770      	bx	lr
 8013b4e:	bf00      	nop
 8013b50:	200000d0 	.word	0x200000d0
	...

08013b60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013b60:	4b07      	ldr	r3, [pc, #28]	@ (8013b80 <pxCurrentTCBConst2>)
 8013b62:	6819      	ldr	r1, [r3, #0]
 8013b64:	6808      	ldr	r0, [r1, #0]
 8013b66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b6a:	f380 8809 	msr	PSP, r0
 8013b6e:	f3bf 8f6f 	isb	sy
 8013b72:	f04f 0000 	mov.w	r0, #0
 8013b76:	f380 8811 	msr	BASEPRI, r0
 8013b7a:	4770      	bx	lr
 8013b7c:	f3af 8000 	nop.w

08013b80 <pxCurrentTCBConst2>:
 8013b80:	20001d48 	.word	0x20001d48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013b84:	bf00      	nop
 8013b86:	bf00      	nop

08013b88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013b88:	4808      	ldr	r0, [pc, #32]	@ (8013bac <prvPortStartFirstTask+0x24>)
 8013b8a:	6800      	ldr	r0, [r0, #0]
 8013b8c:	6800      	ldr	r0, [r0, #0]
 8013b8e:	f380 8808 	msr	MSP, r0
 8013b92:	f04f 0000 	mov.w	r0, #0
 8013b96:	f380 8814 	msr	CONTROL, r0
 8013b9a:	b662      	cpsie	i
 8013b9c:	b661      	cpsie	f
 8013b9e:	f3bf 8f4f 	dsb	sy
 8013ba2:	f3bf 8f6f 	isb	sy
 8013ba6:	df00      	svc	0
 8013ba8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013baa:	bf00      	nop
 8013bac:	e000ed08 	.word	0xe000ed08

08013bb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013bb0:	b580      	push	{r7, lr}
 8013bb2:	b086      	sub	sp, #24
 8013bb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013bb6:	4b47      	ldr	r3, [pc, #284]	@ (8013cd4 <xPortStartScheduler+0x124>)
 8013bb8:	681b      	ldr	r3, [r3, #0]
 8013bba:	4a47      	ldr	r2, [pc, #284]	@ (8013cd8 <xPortStartScheduler+0x128>)
 8013bbc:	4293      	cmp	r3, r2
 8013bbe:	d10b      	bne.n	8013bd8 <xPortStartScheduler+0x28>
	__asm volatile
 8013bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bc4:	f383 8811 	msr	BASEPRI, r3
 8013bc8:	f3bf 8f6f 	isb	sy
 8013bcc:	f3bf 8f4f 	dsb	sy
 8013bd0:	60fb      	str	r3, [r7, #12]
}
 8013bd2:	bf00      	nop
 8013bd4:	bf00      	nop
 8013bd6:	e7fd      	b.n	8013bd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013bd8:	4b3e      	ldr	r3, [pc, #248]	@ (8013cd4 <xPortStartScheduler+0x124>)
 8013bda:	681b      	ldr	r3, [r3, #0]
 8013bdc:	4a3f      	ldr	r2, [pc, #252]	@ (8013cdc <xPortStartScheduler+0x12c>)
 8013bde:	4293      	cmp	r3, r2
 8013be0:	d10b      	bne.n	8013bfa <xPortStartScheduler+0x4a>
	__asm volatile
 8013be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013be6:	f383 8811 	msr	BASEPRI, r3
 8013bea:	f3bf 8f6f 	isb	sy
 8013bee:	f3bf 8f4f 	dsb	sy
 8013bf2:	613b      	str	r3, [r7, #16]
}
 8013bf4:	bf00      	nop
 8013bf6:	bf00      	nop
 8013bf8:	e7fd      	b.n	8013bf6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013bfa:	4b39      	ldr	r3, [pc, #228]	@ (8013ce0 <xPortStartScheduler+0x130>)
 8013bfc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8013bfe:	697b      	ldr	r3, [r7, #20]
 8013c00:	781b      	ldrb	r3, [r3, #0]
 8013c02:	b2db      	uxtb	r3, r3
 8013c04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013c06:	697b      	ldr	r3, [r7, #20]
 8013c08:	22ff      	movs	r2, #255	@ 0xff
 8013c0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013c0c:	697b      	ldr	r3, [r7, #20]
 8013c0e:	781b      	ldrb	r3, [r3, #0]
 8013c10:	b2db      	uxtb	r3, r3
 8013c12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013c14:	78fb      	ldrb	r3, [r7, #3]
 8013c16:	b2db      	uxtb	r3, r3
 8013c18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013c1c:	b2da      	uxtb	r2, r3
 8013c1e:	4b31      	ldr	r3, [pc, #196]	@ (8013ce4 <xPortStartScheduler+0x134>)
 8013c20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013c22:	4b31      	ldr	r3, [pc, #196]	@ (8013ce8 <xPortStartScheduler+0x138>)
 8013c24:	2207      	movs	r2, #7
 8013c26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013c28:	e009      	b.n	8013c3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8013c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8013ce8 <xPortStartScheduler+0x138>)
 8013c2c:	681b      	ldr	r3, [r3, #0]
 8013c2e:	3b01      	subs	r3, #1
 8013c30:	4a2d      	ldr	r2, [pc, #180]	@ (8013ce8 <xPortStartScheduler+0x138>)
 8013c32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013c34:	78fb      	ldrb	r3, [r7, #3]
 8013c36:	b2db      	uxtb	r3, r3
 8013c38:	005b      	lsls	r3, r3, #1
 8013c3a:	b2db      	uxtb	r3, r3
 8013c3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013c3e:	78fb      	ldrb	r3, [r7, #3]
 8013c40:	b2db      	uxtb	r3, r3
 8013c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013c46:	2b80      	cmp	r3, #128	@ 0x80
 8013c48:	d0ef      	beq.n	8013c2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013c4a:	4b27      	ldr	r3, [pc, #156]	@ (8013ce8 <xPortStartScheduler+0x138>)
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	f1c3 0307 	rsb	r3, r3, #7
 8013c52:	2b04      	cmp	r3, #4
 8013c54:	d00b      	beq.n	8013c6e <xPortStartScheduler+0xbe>
	__asm volatile
 8013c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c5a:	f383 8811 	msr	BASEPRI, r3
 8013c5e:	f3bf 8f6f 	isb	sy
 8013c62:	f3bf 8f4f 	dsb	sy
 8013c66:	60bb      	str	r3, [r7, #8]
}
 8013c68:	bf00      	nop
 8013c6a:	bf00      	nop
 8013c6c:	e7fd      	b.n	8013c6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8013ce8 <xPortStartScheduler+0x138>)
 8013c70:	681b      	ldr	r3, [r3, #0]
 8013c72:	021b      	lsls	r3, r3, #8
 8013c74:	4a1c      	ldr	r2, [pc, #112]	@ (8013ce8 <xPortStartScheduler+0x138>)
 8013c76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013c78:	4b1b      	ldr	r3, [pc, #108]	@ (8013ce8 <xPortStartScheduler+0x138>)
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013c80:	4a19      	ldr	r2, [pc, #100]	@ (8013ce8 <xPortStartScheduler+0x138>)
 8013c82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	b2da      	uxtb	r2, r3
 8013c88:	697b      	ldr	r3, [r7, #20]
 8013c8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013c8c:	4b17      	ldr	r3, [pc, #92]	@ (8013cec <xPortStartScheduler+0x13c>)
 8013c8e:	681b      	ldr	r3, [r3, #0]
 8013c90:	4a16      	ldr	r2, [pc, #88]	@ (8013cec <xPortStartScheduler+0x13c>)
 8013c92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013c96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013c98:	4b14      	ldr	r3, [pc, #80]	@ (8013cec <xPortStartScheduler+0x13c>)
 8013c9a:	681b      	ldr	r3, [r3, #0]
 8013c9c:	4a13      	ldr	r2, [pc, #76]	@ (8013cec <xPortStartScheduler+0x13c>)
 8013c9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013ca2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013ca4:	f000 f8da 	bl	8013e5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013ca8:	4b11      	ldr	r3, [pc, #68]	@ (8013cf0 <xPortStartScheduler+0x140>)
 8013caa:	2200      	movs	r2, #0
 8013cac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013cae:	f000 f8f9 	bl	8013ea4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013cb2:	4b10      	ldr	r3, [pc, #64]	@ (8013cf4 <xPortStartScheduler+0x144>)
 8013cb4:	681b      	ldr	r3, [r3, #0]
 8013cb6:	4a0f      	ldr	r2, [pc, #60]	@ (8013cf4 <xPortStartScheduler+0x144>)
 8013cb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8013cbc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013cbe:	f7ff ff63 	bl	8013b88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013cc2:	f7fe fd13 	bl	80126ec <vTaskSwitchContext>
	prvTaskExitError();
 8013cc6:	f7ff ff17 	bl	8013af8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013cca:	2300      	movs	r3, #0
}
 8013ccc:	4618      	mov	r0, r3
 8013cce:	3718      	adds	r7, #24
 8013cd0:	46bd      	mov	sp, r7
 8013cd2:	bd80      	pop	{r7, pc}
 8013cd4:	e000ed00 	.word	0xe000ed00
 8013cd8:	410fc271 	.word	0x410fc271
 8013cdc:	410fc270 	.word	0x410fc270
 8013ce0:	e000e400 	.word	0xe000e400
 8013ce4:	20002374 	.word	0x20002374
 8013ce8:	20002378 	.word	0x20002378
 8013cec:	e000ed20 	.word	0xe000ed20
 8013cf0:	200000d0 	.word	0x200000d0
 8013cf4:	e000ef34 	.word	0xe000ef34

08013cf8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013cf8:	b480      	push	{r7}
 8013cfa:	b083      	sub	sp, #12
 8013cfc:	af00      	add	r7, sp, #0
	__asm volatile
 8013cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d02:	f383 8811 	msr	BASEPRI, r3
 8013d06:	f3bf 8f6f 	isb	sy
 8013d0a:	f3bf 8f4f 	dsb	sy
 8013d0e:	607b      	str	r3, [r7, #4]
}
 8013d10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013d12:	4b10      	ldr	r3, [pc, #64]	@ (8013d54 <vPortEnterCritical+0x5c>)
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	3301      	adds	r3, #1
 8013d18:	4a0e      	ldr	r2, [pc, #56]	@ (8013d54 <vPortEnterCritical+0x5c>)
 8013d1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013d1c:	4b0d      	ldr	r3, [pc, #52]	@ (8013d54 <vPortEnterCritical+0x5c>)
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	2b01      	cmp	r3, #1
 8013d22:	d110      	bne.n	8013d46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013d24:	4b0c      	ldr	r3, [pc, #48]	@ (8013d58 <vPortEnterCritical+0x60>)
 8013d26:	681b      	ldr	r3, [r3, #0]
 8013d28:	b2db      	uxtb	r3, r3
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d00b      	beq.n	8013d46 <vPortEnterCritical+0x4e>
	__asm volatile
 8013d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d32:	f383 8811 	msr	BASEPRI, r3
 8013d36:	f3bf 8f6f 	isb	sy
 8013d3a:	f3bf 8f4f 	dsb	sy
 8013d3e:	603b      	str	r3, [r7, #0]
}
 8013d40:	bf00      	nop
 8013d42:	bf00      	nop
 8013d44:	e7fd      	b.n	8013d42 <vPortEnterCritical+0x4a>
	}
}
 8013d46:	bf00      	nop
 8013d48:	370c      	adds	r7, #12
 8013d4a:	46bd      	mov	sp, r7
 8013d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d50:	4770      	bx	lr
 8013d52:	bf00      	nop
 8013d54:	200000d0 	.word	0x200000d0
 8013d58:	e000ed04 	.word	0xe000ed04

08013d5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013d5c:	b480      	push	{r7}
 8013d5e:	b083      	sub	sp, #12
 8013d60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013d62:	4b12      	ldr	r3, [pc, #72]	@ (8013dac <vPortExitCritical+0x50>)
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d10b      	bne.n	8013d82 <vPortExitCritical+0x26>
	__asm volatile
 8013d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d6e:	f383 8811 	msr	BASEPRI, r3
 8013d72:	f3bf 8f6f 	isb	sy
 8013d76:	f3bf 8f4f 	dsb	sy
 8013d7a:	607b      	str	r3, [r7, #4]
}
 8013d7c:	bf00      	nop
 8013d7e:	bf00      	nop
 8013d80:	e7fd      	b.n	8013d7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013d82:	4b0a      	ldr	r3, [pc, #40]	@ (8013dac <vPortExitCritical+0x50>)
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	3b01      	subs	r3, #1
 8013d88:	4a08      	ldr	r2, [pc, #32]	@ (8013dac <vPortExitCritical+0x50>)
 8013d8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013d8c:	4b07      	ldr	r3, [pc, #28]	@ (8013dac <vPortExitCritical+0x50>)
 8013d8e:	681b      	ldr	r3, [r3, #0]
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	d105      	bne.n	8013da0 <vPortExitCritical+0x44>
 8013d94:	2300      	movs	r3, #0
 8013d96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013d98:	683b      	ldr	r3, [r7, #0]
 8013d9a:	f383 8811 	msr	BASEPRI, r3
}
 8013d9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013da0:	bf00      	nop
 8013da2:	370c      	adds	r7, #12
 8013da4:	46bd      	mov	sp, r7
 8013da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013daa:	4770      	bx	lr
 8013dac:	200000d0 	.word	0x200000d0

08013db0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013db0:	f3ef 8009 	mrs	r0, PSP
 8013db4:	f3bf 8f6f 	isb	sy
 8013db8:	4b15      	ldr	r3, [pc, #84]	@ (8013e10 <pxCurrentTCBConst>)
 8013dba:	681a      	ldr	r2, [r3, #0]
 8013dbc:	f01e 0f10 	tst.w	lr, #16
 8013dc0:	bf08      	it	eq
 8013dc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013dc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dca:	6010      	str	r0, [r2, #0]
 8013dcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013dd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013dd4:	f380 8811 	msr	BASEPRI, r0
 8013dd8:	f3bf 8f4f 	dsb	sy
 8013ddc:	f3bf 8f6f 	isb	sy
 8013de0:	f7fe fc84 	bl	80126ec <vTaskSwitchContext>
 8013de4:	f04f 0000 	mov.w	r0, #0
 8013de8:	f380 8811 	msr	BASEPRI, r0
 8013dec:	bc09      	pop	{r0, r3}
 8013dee:	6819      	ldr	r1, [r3, #0]
 8013df0:	6808      	ldr	r0, [r1, #0]
 8013df2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013df6:	f01e 0f10 	tst.w	lr, #16
 8013dfa:	bf08      	it	eq
 8013dfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013e00:	f380 8809 	msr	PSP, r0
 8013e04:	f3bf 8f6f 	isb	sy
 8013e08:	4770      	bx	lr
 8013e0a:	bf00      	nop
 8013e0c:	f3af 8000 	nop.w

08013e10 <pxCurrentTCBConst>:
 8013e10:	20001d48 	.word	0x20001d48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013e14:	bf00      	nop
 8013e16:	bf00      	nop

08013e18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013e18:	b580      	push	{r7, lr}
 8013e1a:	b082      	sub	sp, #8
 8013e1c:	af00      	add	r7, sp, #0
	__asm volatile
 8013e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e22:	f383 8811 	msr	BASEPRI, r3
 8013e26:	f3bf 8f6f 	isb	sy
 8013e2a:	f3bf 8f4f 	dsb	sy
 8013e2e:	607b      	str	r3, [r7, #4]
}
 8013e30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013e32:	f7fe fba1 	bl	8012578 <xTaskIncrementTick>
 8013e36:	4603      	mov	r3, r0
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d003      	beq.n	8013e44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013e3c:	4b06      	ldr	r3, [pc, #24]	@ (8013e58 <xPortSysTickHandler+0x40>)
 8013e3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013e42:	601a      	str	r2, [r3, #0]
 8013e44:	2300      	movs	r3, #0
 8013e46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013e48:	683b      	ldr	r3, [r7, #0]
 8013e4a:	f383 8811 	msr	BASEPRI, r3
}
 8013e4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013e50:	bf00      	nop
 8013e52:	3708      	adds	r7, #8
 8013e54:	46bd      	mov	sp, r7
 8013e56:	bd80      	pop	{r7, pc}
 8013e58:	e000ed04 	.word	0xe000ed04

08013e5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013e5c:	b480      	push	{r7}
 8013e5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013e60:	4b0b      	ldr	r3, [pc, #44]	@ (8013e90 <vPortSetupTimerInterrupt+0x34>)
 8013e62:	2200      	movs	r2, #0
 8013e64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013e66:	4b0b      	ldr	r3, [pc, #44]	@ (8013e94 <vPortSetupTimerInterrupt+0x38>)
 8013e68:	2200      	movs	r2, #0
 8013e6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8013e98 <vPortSetupTimerInterrupt+0x3c>)
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	4a0a      	ldr	r2, [pc, #40]	@ (8013e9c <vPortSetupTimerInterrupt+0x40>)
 8013e72:	fba2 2303 	umull	r2, r3, r2, r3
 8013e76:	099b      	lsrs	r3, r3, #6
 8013e78:	4a09      	ldr	r2, [pc, #36]	@ (8013ea0 <vPortSetupTimerInterrupt+0x44>)
 8013e7a:	3b01      	subs	r3, #1
 8013e7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013e7e:	4b04      	ldr	r3, [pc, #16]	@ (8013e90 <vPortSetupTimerInterrupt+0x34>)
 8013e80:	2207      	movs	r2, #7
 8013e82:	601a      	str	r2, [r3, #0]
}
 8013e84:	bf00      	nop
 8013e86:	46bd      	mov	sp, r7
 8013e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e8c:	4770      	bx	lr
 8013e8e:	bf00      	nop
 8013e90:	e000e010 	.word	0xe000e010
 8013e94:	e000e018 	.word	0xe000e018
 8013e98:	20000070 	.word	0x20000070
 8013e9c:	10624dd3 	.word	0x10624dd3
 8013ea0:	e000e014 	.word	0xe000e014

08013ea4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013ea4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013eb4 <vPortEnableVFP+0x10>
 8013ea8:	6801      	ldr	r1, [r0, #0]
 8013eaa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013eae:	6001      	str	r1, [r0, #0]
 8013eb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013eb2:	bf00      	nop
 8013eb4:	e000ed88 	.word	0xe000ed88

08013eb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013eb8:	b480      	push	{r7}
 8013eba:	b085      	sub	sp, #20
 8013ebc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013ebe:	f3ef 8305 	mrs	r3, IPSR
 8013ec2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	2b0f      	cmp	r3, #15
 8013ec8:	d915      	bls.n	8013ef6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013eca:	4a18      	ldr	r2, [pc, #96]	@ (8013f2c <vPortValidateInterruptPriority+0x74>)
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	4413      	add	r3, r2
 8013ed0:	781b      	ldrb	r3, [r3, #0]
 8013ed2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013ed4:	4b16      	ldr	r3, [pc, #88]	@ (8013f30 <vPortValidateInterruptPriority+0x78>)
 8013ed6:	781b      	ldrb	r3, [r3, #0]
 8013ed8:	7afa      	ldrb	r2, [r7, #11]
 8013eda:	429a      	cmp	r2, r3
 8013edc:	d20b      	bcs.n	8013ef6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8013ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ee2:	f383 8811 	msr	BASEPRI, r3
 8013ee6:	f3bf 8f6f 	isb	sy
 8013eea:	f3bf 8f4f 	dsb	sy
 8013eee:	607b      	str	r3, [r7, #4]
}
 8013ef0:	bf00      	nop
 8013ef2:	bf00      	nop
 8013ef4:	e7fd      	b.n	8013ef2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013ef6:	4b0f      	ldr	r3, [pc, #60]	@ (8013f34 <vPortValidateInterruptPriority+0x7c>)
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013efe:	4b0e      	ldr	r3, [pc, #56]	@ (8013f38 <vPortValidateInterruptPriority+0x80>)
 8013f00:	681b      	ldr	r3, [r3, #0]
 8013f02:	429a      	cmp	r2, r3
 8013f04:	d90b      	bls.n	8013f1e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f0a:	f383 8811 	msr	BASEPRI, r3
 8013f0e:	f3bf 8f6f 	isb	sy
 8013f12:	f3bf 8f4f 	dsb	sy
 8013f16:	603b      	str	r3, [r7, #0]
}
 8013f18:	bf00      	nop
 8013f1a:	bf00      	nop
 8013f1c:	e7fd      	b.n	8013f1a <vPortValidateInterruptPriority+0x62>
	}
 8013f1e:	bf00      	nop
 8013f20:	3714      	adds	r7, #20
 8013f22:	46bd      	mov	sp, r7
 8013f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f28:	4770      	bx	lr
 8013f2a:	bf00      	nop
 8013f2c:	e000e3f0 	.word	0xe000e3f0
 8013f30:	20002374 	.word	0x20002374
 8013f34:	e000ed0c 	.word	0xe000ed0c
 8013f38:	20002378 	.word	0x20002378

08013f3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013f3c:	b580      	push	{r7, lr}
 8013f3e:	b08a      	sub	sp, #40	@ 0x28
 8013f40:	af00      	add	r7, sp, #0
 8013f42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013f44:	2300      	movs	r3, #0
 8013f46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013f48:	f7fe fa5a 	bl	8012400 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013f4c:	4b5c      	ldr	r3, [pc, #368]	@ (80140c0 <pvPortMalloc+0x184>)
 8013f4e:	681b      	ldr	r3, [r3, #0]
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d101      	bne.n	8013f58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013f54:	f000 f924 	bl	80141a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013f58:	4b5a      	ldr	r3, [pc, #360]	@ (80140c4 <pvPortMalloc+0x188>)
 8013f5a:	681a      	ldr	r2, [r3, #0]
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	4013      	ands	r3, r2
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	f040 8095 	bne.w	8014090 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	d01e      	beq.n	8013faa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8013f6c:	2208      	movs	r2, #8
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	4413      	add	r3, r2
 8013f72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013f74:	687b      	ldr	r3, [r7, #4]
 8013f76:	f003 0307 	and.w	r3, r3, #7
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d015      	beq.n	8013faa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	f023 0307 	bic.w	r3, r3, #7
 8013f84:	3308      	adds	r3, #8
 8013f86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	f003 0307 	and.w	r3, r3, #7
 8013f8e:	2b00      	cmp	r3, #0
 8013f90:	d00b      	beq.n	8013faa <pvPortMalloc+0x6e>
	__asm volatile
 8013f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f96:	f383 8811 	msr	BASEPRI, r3
 8013f9a:	f3bf 8f6f 	isb	sy
 8013f9e:	f3bf 8f4f 	dsb	sy
 8013fa2:	617b      	str	r3, [r7, #20]
}
 8013fa4:	bf00      	nop
 8013fa6:	bf00      	nop
 8013fa8:	e7fd      	b.n	8013fa6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	d06f      	beq.n	8014090 <pvPortMalloc+0x154>
 8013fb0:	4b45      	ldr	r3, [pc, #276]	@ (80140c8 <pvPortMalloc+0x18c>)
 8013fb2:	681b      	ldr	r3, [r3, #0]
 8013fb4:	687a      	ldr	r2, [r7, #4]
 8013fb6:	429a      	cmp	r2, r3
 8013fb8:	d86a      	bhi.n	8014090 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013fba:	4b44      	ldr	r3, [pc, #272]	@ (80140cc <pvPortMalloc+0x190>)
 8013fbc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013fbe:	4b43      	ldr	r3, [pc, #268]	@ (80140cc <pvPortMalloc+0x190>)
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013fc4:	e004      	b.n	8013fd0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fc8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fcc:	681b      	ldr	r3, [r3, #0]
 8013fce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fd2:	685b      	ldr	r3, [r3, #4]
 8013fd4:	687a      	ldr	r2, [r7, #4]
 8013fd6:	429a      	cmp	r2, r3
 8013fd8:	d903      	bls.n	8013fe2 <pvPortMalloc+0xa6>
 8013fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fdc:	681b      	ldr	r3, [r3, #0]
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	d1f1      	bne.n	8013fc6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013fe2:	4b37      	ldr	r3, [pc, #220]	@ (80140c0 <pvPortMalloc+0x184>)
 8013fe4:	681b      	ldr	r3, [r3, #0]
 8013fe6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013fe8:	429a      	cmp	r2, r3
 8013fea:	d051      	beq.n	8014090 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013fec:	6a3b      	ldr	r3, [r7, #32]
 8013fee:	681b      	ldr	r3, [r3, #0]
 8013ff0:	2208      	movs	r2, #8
 8013ff2:	4413      	add	r3, r2
 8013ff4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ff8:	681a      	ldr	r2, [r3, #0]
 8013ffa:	6a3b      	ldr	r3, [r7, #32]
 8013ffc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014000:	685a      	ldr	r2, [r3, #4]
 8014002:	687b      	ldr	r3, [r7, #4]
 8014004:	1ad2      	subs	r2, r2, r3
 8014006:	2308      	movs	r3, #8
 8014008:	005b      	lsls	r3, r3, #1
 801400a:	429a      	cmp	r2, r3
 801400c:	d920      	bls.n	8014050 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801400e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014010:	687b      	ldr	r3, [r7, #4]
 8014012:	4413      	add	r3, r2
 8014014:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014016:	69bb      	ldr	r3, [r7, #24]
 8014018:	f003 0307 	and.w	r3, r3, #7
 801401c:	2b00      	cmp	r3, #0
 801401e:	d00b      	beq.n	8014038 <pvPortMalloc+0xfc>
	__asm volatile
 8014020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014024:	f383 8811 	msr	BASEPRI, r3
 8014028:	f3bf 8f6f 	isb	sy
 801402c:	f3bf 8f4f 	dsb	sy
 8014030:	613b      	str	r3, [r7, #16]
}
 8014032:	bf00      	nop
 8014034:	bf00      	nop
 8014036:	e7fd      	b.n	8014034 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801403a:	685a      	ldr	r2, [r3, #4]
 801403c:	687b      	ldr	r3, [r7, #4]
 801403e:	1ad2      	subs	r2, r2, r3
 8014040:	69bb      	ldr	r3, [r7, #24]
 8014042:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014046:	687a      	ldr	r2, [r7, #4]
 8014048:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801404a:	69b8      	ldr	r0, [r7, #24]
 801404c:	f000 f90a 	bl	8014264 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014050:	4b1d      	ldr	r3, [pc, #116]	@ (80140c8 <pvPortMalloc+0x18c>)
 8014052:	681a      	ldr	r2, [r3, #0]
 8014054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014056:	685b      	ldr	r3, [r3, #4]
 8014058:	1ad3      	subs	r3, r2, r3
 801405a:	4a1b      	ldr	r2, [pc, #108]	@ (80140c8 <pvPortMalloc+0x18c>)
 801405c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801405e:	4b1a      	ldr	r3, [pc, #104]	@ (80140c8 <pvPortMalloc+0x18c>)
 8014060:	681a      	ldr	r2, [r3, #0]
 8014062:	4b1b      	ldr	r3, [pc, #108]	@ (80140d0 <pvPortMalloc+0x194>)
 8014064:	681b      	ldr	r3, [r3, #0]
 8014066:	429a      	cmp	r2, r3
 8014068:	d203      	bcs.n	8014072 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801406a:	4b17      	ldr	r3, [pc, #92]	@ (80140c8 <pvPortMalloc+0x18c>)
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	4a18      	ldr	r2, [pc, #96]	@ (80140d0 <pvPortMalloc+0x194>)
 8014070:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8014072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014074:	685a      	ldr	r2, [r3, #4]
 8014076:	4b13      	ldr	r3, [pc, #76]	@ (80140c4 <pvPortMalloc+0x188>)
 8014078:	681b      	ldr	r3, [r3, #0]
 801407a:	431a      	orrs	r2, r3
 801407c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801407e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014082:	2200      	movs	r2, #0
 8014084:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8014086:	4b13      	ldr	r3, [pc, #76]	@ (80140d4 <pvPortMalloc+0x198>)
 8014088:	681b      	ldr	r3, [r3, #0]
 801408a:	3301      	adds	r3, #1
 801408c:	4a11      	ldr	r2, [pc, #68]	@ (80140d4 <pvPortMalloc+0x198>)
 801408e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014090:	f7fe f9c4 	bl	801241c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014094:	69fb      	ldr	r3, [r7, #28]
 8014096:	f003 0307 	and.w	r3, r3, #7
 801409a:	2b00      	cmp	r3, #0
 801409c:	d00b      	beq.n	80140b6 <pvPortMalloc+0x17a>
	__asm volatile
 801409e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140a2:	f383 8811 	msr	BASEPRI, r3
 80140a6:	f3bf 8f6f 	isb	sy
 80140aa:	f3bf 8f4f 	dsb	sy
 80140ae:	60fb      	str	r3, [r7, #12]
}
 80140b0:	bf00      	nop
 80140b2:	bf00      	nop
 80140b4:	e7fd      	b.n	80140b2 <pvPortMalloc+0x176>
	return pvReturn;
 80140b6:	69fb      	ldr	r3, [r7, #28]
}
 80140b8:	4618      	mov	r0, r3
 80140ba:	3728      	adds	r7, #40	@ 0x28
 80140bc:	46bd      	mov	sp, r7
 80140be:	bd80      	pop	{r7, pc}
 80140c0:	200090e4 	.word	0x200090e4
 80140c4:	200090f8 	.word	0x200090f8
 80140c8:	200090e8 	.word	0x200090e8
 80140cc:	200090dc 	.word	0x200090dc
 80140d0:	200090ec 	.word	0x200090ec
 80140d4:	200090f0 	.word	0x200090f0

080140d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80140d8:	b580      	push	{r7, lr}
 80140da:	b086      	sub	sp, #24
 80140dc:	af00      	add	r7, sp, #0
 80140de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d04f      	beq.n	801418a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80140ea:	2308      	movs	r3, #8
 80140ec:	425b      	negs	r3, r3
 80140ee:	697a      	ldr	r2, [r7, #20]
 80140f0:	4413      	add	r3, r2
 80140f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80140f4:	697b      	ldr	r3, [r7, #20]
 80140f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80140f8:	693b      	ldr	r3, [r7, #16]
 80140fa:	685a      	ldr	r2, [r3, #4]
 80140fc:	4b25      	ldr	r3, [pc, #148]	@ (8014194 <vPortFree+0xbc>)
 80140fe:	681b      	ldr	r3, [r3, #0]
 8014100:	4013      	ands	r3, r2
 8014102:	2b00      	cmp	r3, #0
 8014104:	d10b      	bne.n	801411e <vPortFree+0x46>
	__asm volatile
 8014106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801410a:	f383 8811 	msr	BASEPRI, r3
 801410e:	f3bf 8f6f 	isb	sy
 8014112:	f3bf 8f4f 	dsb	sy
 8014116:	60fb      	str	r3, [r7, #12]
}
 8014118:	bf00      	nop
 801411a:	bf00      	nop
 801411c:	e7fd      	b.n	801411a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801411e:	693b      	ldr	r3, [r7, #16]
 8014120:	681b      	ldr	r3, [r3, #0]
 8014122:	2b00      	cmp	r3, #0
 8014124:	d00b      	beq.n	801413e <vPortFree+0x66>
	__asm volatile
 8014126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801412a:	f383 8811 	msr	BASEPRI, r3
 801412e:	f3bf 8f6f 	isb	sy
 8014132:	f3bf 8f4f 	dsb	sy
 8014136:	60bb      	str	r3, [r7, #8]
}
 8014138:	bf00      	nop
 801413a:	bf00      	nop
 801413c:	e7fd      	b.n	801413a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801413e:	693b      	ldr	r3, [r7, #16]
 8014140:	685a      	ldr	r2, [r3, #4]
 8014142:	4b14      	ldr	r3, [pc, #80]	@ (8014194 <vPortFree+0xbc>)
 8014144:	681b      	ldr	r3, [r3, #0]
 8014146:	4013      	ands	r3, r2
 8014148:	2b00      	cmp	r3, #0
 801414a:	d01e      	beq.n	801418a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801414c:	693b      	ldr	r3, [r7, #16]
 801414e:	681b      	ldr	r3, [r3, #0]
 8014150:	2b00      	cmp	r3, #0
 8014152:	d11a      	bne.n	801418a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014154:	693b      	ldr	r3, [r7, #16]
 8014156:	685a      	ldr	r2, [r3, #4]
 8014158:	4b0e      	ldr	r3, [pc, #56]	@ (8014194 <vPortFree+0xbc>)
 801415a:	681b      	ldr	r3, [r3, #0]
 801415c:	43db      	mvns	r3, r3
 801415e:	401a      	ands	r2, r3
 8014160:	693b      	ldr	r3, [r7, #16]
 8014162:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014164:	f7fe f94c 	bl	8012400 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014168:	693b      	ldr	r3, [r7, #16]
 801416a:	685a      	ldr	r2, [r3, #4]
 801416c:	4b0a      	ldr	r3, [pc, #40]	@ (8014198 <vPortFree+0xc0>)
 801416e:	681b      	ldr	r3, [r3, #0]
 8014170:	4413      	add	r3, r2
 8014172:	4a09      	ldr	r2, [pc, #36]	@ (8014198 <vPortFree+0xc0>)
 8014174:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014176:	6938      	ldr	r0, [r7, #16]
 8014178:	f000 f874 	bl	8014264 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801417c:	4b07      	ldr	r3, [pc, #28]	@ (801419c <vPortFree+0xc4>)
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	3301      	adds	r3, #1
 8014182:	4a06      	ldr	r2, [pc, #24]	@ (801419c <vPortFree+0xc4>)
 8014184:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8014186:	f7fe f949 	bl	801241c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801418a:	bf00      	nop
 801418c:	3718      	adds	r7, #24
 801418e:	46bd      	mov	sp, r7
 8014190:	bd80      	pop	{r7, pc}
 8014192:	bf00      	nop
 8014194:	200090f8 	.word	0x200090f8
 8014198:	200090e8 	.word	0x200090e8
 801419c:	200090f4 	.word	0x200090f4

080141a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80141a0:	b480      	push	{r7}
 80141a2:	b085      	sub	sp, #20
 80141a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80141a6:	f646 5360 	movw	r3, #28000	@ 0x6d60
 80141aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80141ac:	4b27      	ldr	r3, [pc, #156]	@ (801424c <prvHeapInit+0xac>)
 80141ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80141b0:	68fb      	ldr	r3, [r7, #12]
 80141b2:	f003 0307 	and.w	r3, r3, #7
 80141b6:	2b00      	cmp	r3, #0
 80141b8:	d00c      	beq.n	80141d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80141ba:	68fb      	ldr	r3, [r7, #12]
 80141bc:	3307      	adds	r3, #7
 80141be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80141c0:	68fb      	ldr	r3, [r7, #12]
 80141c2:	f023 0307 	bic.w	r3, r3, #7
 80141c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80141c8:	68ba      	ldr	r2, [r7, #8]
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	1ad3      	subs	r3, r2, r3
 80141ce:	4a1f      	ldr	r2, [pc, #124]	@ (801424c <prvHeapInit+0xac>)
 80141d0:	4413      	add	r3, r2
 80141d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80141d8:	4a1d      	ldr	r2, [pc, #116]	@ (8014250 <prvHeapInit+0xb0>)
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80141de:	4b1c      	ldr	r3, [pc, #112]	@ (8014250 <prvHeapInit+0xb0>)
 80141e0:	2200      	movs	r2, #0
 80141e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80141e4:	687b      	ldr	r3, [r7, #4]
 80141e6:	68ba      	ldr	r2, [r7, #8]
 80141e8:	4413      	add	r3, r2
 80141ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80141ec:	2208      	movs	r2, #8
 80141ee:	68fb      	ldr	r3, [r7, #12]
 80141f0:	1a9b      	subs	r3, r3, r2
 80141f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80141f4:	68fb      	ldr	r3, [r7, #12]
 80141f6:	f023 0307 	bic.w	r3, r3, #7
 80141fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80141fc:	68fb      	ldr	r3, [r7, #12]
 80141fe:	4a15      	ldr	r2, [pc, #84]	@ (8014254 <prvHeapInit+0xb4>)
 8014200:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014202:	4b14      	ldr	r3, [pc, #80]	@ (8014254 <prvHeapInit+0xb4>)
 8014204:	681b      	ldr	r3, [r3, #0]
 8014206:	2200      	movs	r2, #0
 8014208:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801420a:	4b12      	ldr	r3, [pc, #72]	@ (8014254 <prvHeapInit+0xb4>)
 801420c:	681b      	ldr	r3, [r3, #0]
 801420e:	2200      	movs	r2, #0
 8014210:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014212:	687b      	ldr	r3, [r7, #4]
 8014214:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014216:	683b      	ldr	r3, [r7, #0]
 8014218:	68fa      	ldr	r2, [r7, #12]
 801421a:	1ad2      	subs	r2, r2, r3
 801421c:	683b      	ldr	r3, [r7, #0]
 801421e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014220:	4b0c      	ldr	r3, [pc, #48]	@ (8014254 <prvHeapInit+0xb4>)
 8014222:	681a      	ldr	r2, [r3, #0]
 8014224:	683b      	ldr	r3, [r7, #0]
 8014226:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014228:	683b      	ldr	r3, [r7, #0]
 801422a:	685b      	ldr	r3, [r3, #4]
 801422c:	4a0a      	ldr	r2, [pc, #40]	@ (8014258 <prvHeapInit+0xb8>)
 801422e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014230:	683b      	ldr	r3, [r7, #0]
 8014232:	685b      	ldr	r3, [r3, #4]
 8014234:	4a09      	ldr	r2, [pc, #36]	@ (801425c <prvHeapInit+0xbc>)
 8014236:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014238:	4b09      	ldr	r3, [pc, #36]	@ (8014260 <prvHeapInit+0xc0>)
 801423a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801423e:	601a      	str	r2, [r3, #0]
}
 8014240:	bf00      	nop
 8014242:	3714      	adds	r7, #20
 8014244:	46bd      	mov	sp, r7
 8014246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801424a:	4770      	bx	lr
 801424c:	2000237c 	.word	0x2000237c
 8014250:	200090dc 	.word	0x200090dc
 8014254:	200090e4 	.word	0x200090e4
 8014258:	200090ec 	.word	0x200090ec
 801425c:	200090e8 	.word	0x200090e8
 8014260:	200090f8 	.word	0x200090f8

08014264 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014264:	b480      	push	{r7}
 8014266:	b085      	sub	sp, #20
 8014268:	af00      	add	r7, sp, #0
 801426a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801426c:	4b28      	ldr	r3, [pc, #160]	@ (8014310 <prvInsertBlockIntoFreeList+0xac>)
 801426e:	60fb      	str	r3, [r7, #12]
 8014270:	e002      	b.n	8014278 <prvInsertBlockIntoFreeList+0x14>
 8014272:	68fb      	ldr	r3, [r7, #12]
 8014274:	681b      	ldr	r3, [r3, #0]
 8014276:	60fb      	str	r3, [r7, #12]
 8014278:	68fb      	ldr	r3, [r7, #12]
 801427a:	681b      	ldr	r3, [r3, #0]
 801427c:	687a      	ldr	r2, [r7, #4]
 801427e:	429a      	cmp	r2, r3
 8014280:	d8f7      	bhi.n	8014272 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014282:	68fb      	ldr	r3, [r7, #12]
 8014284:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014286:	68fb      	ldr	r3, [r7, #12]
 8014288:	685b      	ldr	r3, [r3, #4]
 801428a:	68ba      	ldr	r2, [r7, #8]
 801428c:	4413      	add	r3, r2
 801428e:	687a      	ldr	r2, [r7, #4]
 8014290:	429a      	cmp	r2, r3
 8014292:	d108      	bne.n	80142a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014294:	68fb      	ldr	r3, [r7, #12]
 8014296:	685a      	ldr	r2, [r3, #4]
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	685b      	ldr	r3, [r3, #4]
 801429c:	441a      	add	r2, r3
 801429e:	68fb      	ldr	r3, [r7, #12]
 80142a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80142a2:	68fb      	ldr	r3, [r7, #12]
 80142a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	685b      	ldr	r3, [r3, #4]
 80142ae:	68ba      	ldr	r2, [r7, #8]
 80142b0:	441a      	add	r2, r3
 80142b2:	68fb      	ldr	r3, [r7, #12]
 80142b4:	681b      	ldr	r3, [r3, #0]
 80142b6:	429a      	cmp	r2, r3
 80142b8:	d118      	bne.n	80142ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80142ba:	68fb      	ldr	r3, [r7, #12]
 80142bc:	681a      	ldr	r2, [r3, #0]
 80142be:	4b15      	ldr	r3, [pc, #84]	@ (8014314 <prvInsertBlockIntoFreeList+0xb0>)
 80142c0:	681b      	ldr	r3, [r3, #0]
 80142c2:	429a      	cmp	r2, r3
 80142c4:	d00d      	beq.n	80142e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80142c6:	687b      	ldr	r3, [r7, #4]
 80142c8:	685a      	ldr	r2, [r3, #4]
 80142ca:	68fb      	ldr	r3, [r7, #12]
 80142cc:	681b      	ldr	r3, [r3, #0]
 80142ce:	685b      	ldr	r3, [r3, #4]
 80142d0:	441a      	add	r2, r3
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80142d6:	68fb      	ldr	r3, [r7, #12]
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	681a      	ldr	r2, [r3, #0]
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	601a      	str	r2, [r3, #0]
 80142e0:	e008      	b.n	80142f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80142e2:	4b0c      	ldr	r3, [pc, #48]	@ (8014314 <prvInsertBlockIntoFreeList+0xb0>)
 80142e4:	681a      	ldr	r2, [r3, #0]
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	601a      	str	r2, [r3, #0]
 80142ea:	e003      	b.n	80142f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80142ec:	68fb      	ldr	r3, [r7, #12]
 80142ee:	681a      	ldr	r2, [r3, #0]
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80142f4:	68fa      	ldr	r2, [r7, #12]
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	429a      	cmp	r2, r3
 80142fa:	d002      	beq.n	8014302 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80142fc:	68fb      	ldr	r3, [r7, #12]
 80142fe:	687a      	ldr	r2, [r7, #4]
 8014300:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014302:	bf00      	nop
 8014304:	3714      	adds	r7, #20
 8014306:	46bd      	mov	sp, r7
 8014308:	f85d 7b04 	ldr.w	r7, [sp], #4
 801430c:	4770      	bx	lr
 801430e:	bf00      	nop
 8014310:	200090dc 	.word	0x200090dc
 8014314:	200090e4 	.word	0x200090e4

08014318 <__assert_func>:
 8014318:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801431a:	4614      	mov	r4, r2
 801431c:	461a      	mov	r2, r3
 801431e:	4b09      	ldr	r3, [pc, #36]	@ (8014344 <__assert_func+0x2c>)
 8014320:	681b      	ldr	r3, [r3, #0]
 8014322:	4605      	mov	r5, r0
 8014324:	68d8      	ldr	r0, [r3, #12]
 8014326:	b14c      	cbz	r4, 801433c <__assert_func+0x24>
 8014328:	4b07      	ldr	r3, [pc, #28]	@ (8014348 <__assert_func+0x30>)
 801432a:	9100      	str	r1, [sp, #0]
 801432c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014330:	4906      	ldr	r1, [pc, #24]	@ (801434c <__assert_func+0x34>)
 8014332:	462b      	mov	r3, r5
 8014334:	f000 f8b2 	bl	801449c <fiprintf>
 8014338:	f000 fc57 	bl	8014bea <abort>
 801433c:	4b04      	ldr	r3, [pc, #16]	@ (8014350 <__assert_func+0x38>)
 801433e:	461c      	mov	r4, r3
 8014340:	e7f3      	b.n	801432a <__assert_func+0x12>
 8014342:	bf00      	nop
 8014344:	200000e0 	.word	0x200000e0
 8014348:	08017fff 	.word	0x08017fff
 801434c:	0801800c 	.word	0x0801800c
 8014350:	0801803a 	.word	0x0801803a

08014354 <std>:
 8014354:	2300      	movs	r3, #0
 8014356:	b510      	push	{r4, lr}
 8014358:	4604      	mov	r4, r0
 801435a:	e9c0 3300 	strd	r3, r3, [r0]
 801435e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014362:	6083      	str	r3, [r0, #8]
 8014364:	8181      	strh	r1, [r0, #12]
 8014366:	6643      	str	r3, [r0, #100]	@ 0x64
 8014368:	81c2      	strh	r2, [r0, #14]
 801436a:	6183      	str	r3, [r0, #24]
 801436c:	4619      	mov	r1, r3
 801436e:	2208      	movs	r2, #8
 8014370:	305c      	adds	r0, #92	@ 0x5c
 8014372:	f000 fabb 	bl	80148ec <memset>
 8014376:	4b0d      	ldr	r3, [pc, #52]	@ (80143ac <std+0x58>)
 8014378:	6263      	str	r3, [r4, #36]	@ 0x24
 801437a:	4b0d      	ldr	r3, [pc, #52]	@ (80143b0 <std+0x5c>)
 801437c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801437e:	4b0d      	ldr	r3, [pc, #52]	@ (80143b4 <std+0x60>)
 8014380:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014382:	4b0d      	ldr	r3, [pc, #52]	@ (80143b8 <std+0x64>)
 8014384:	6323      	str	r3, [r4, #48]	@ 0x30
 8014386:	4b0d      	ldr	r3, [pc, #52]	@ (80143bc <std+0x68>)
 8014388:	6224      	str	r4, [r4, #32]
 801438a:	429c      	cmp	r4, r3
 801438c:	d006      	beq.n	801439c <std+0x48>
 801438e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014392:	4294      	cmp	r4, r2
 8014394:	d002      	beq.n	801439c <std+0x48>
 8014396:	33d0      	adds	r3, #208	@ 0xd0
 8014398:	429c      	cmp	r4, r3
 801439a:	d105      	bne.n	80143a8 <std+0x54>
 801439c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80143a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80143a4:	f000 bc10 	b.w	8014bc8 <__retarget_lock_init_recursive>
 80143a8:	bd10      	pop	{r4, pc}
 80143aa:	bf00      	nop
 80143ac:	080146e5 	.word	0x080146e5
 80143b0:	0801470b 	.word	0x0801470b
 80143b4:	08014743 	.word	0x08014743
 80143b8:	08014767 	.word	0x08014767
 80143bc:	200090fc 	.word	0x200090fc

080143c0 <stdio_exit_handler>:
 80143c0:	4a02      	ldr	r2, [pc, #8]	@ (80143cc <stdio_exit_handler+0xc>)
 80143c2:	4903      	ldr	r1, [pc, #12]	@ (80143d0 <stdio_exit_handler+0x10>)
 80143c4:	4803      	ldr	r0, [pc, #12]	@ (80143d4 <stdio_exit_handler+0x14>)
 80143c6:	f000 b87b 	b.w	80144c0 <_fwalk_sglue>
 80143ca:	bf00      	nop
 80143cc:	200000d4 	.word	0x200000d4
 80143d0:	08015d89 	.word	0x08015d89
 80143d4:	200000e4 	.word	0x200000e4

080143d8 <cleanup_stdio>:
 80143d8:	6841      	ldr	r1, [r0, #4]
 80143da:	4b0c      	ldr	r3, [pc, #48]	@ (801440c <cleanup_stdio+0x34>)
 80143dc:	4299      	cmp	r1, r3
 80143de:	b510      	push	{r4, lr}
 80143e0:	4604      	mov	r4, r0
 80143e2:	d001      	beq.n	80143e8 <cleanup_stdio+0x10>
 80143e4:	f001 fcd0 	bl	8015d88 <_fflush_r>
 80143e8:	68a1      	ldr	r1, [r4, #8]
 80143ea:	4b09      	ldr	r3, [pc, #36]	@ (8014410 <cleanup_stdio+0x38>)
 80143ec:	4299      	cmp	r1, r3
 80143ee:	d002      	beq.n	80143f6 <cleanup_stdio+0x1e>
 80143f0:	4620      	mov	r0, r4
 80143f2:	f001 fcc9 	bl	8015d88 <_fflush_r>
 80143f6:	68e1      	ldr	r1, [r4, #12]
 80143f8:	4b06      	ldr	r3, [pc, #24]	@ (8014414 <cleanup_stdio+0x3c>)
 80143fa:	4299      	cmp	r1, r3
 80143fc:	d004      	beq.n	8014408 <cleanup_stdio+0x30>
 80143fe:	4620      	mov	r0, r4
 8014400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014404:	f001 bcc0 	b.w	8015d88 <_fflush_r>
 8014408:	bd10      	pop	{r4, pc}
 801440a:	bf00      	nop
 801440c:	200090fc 	.word	0x200090fc
 8014410:	20009164 	.word	0x20009164
 8014414:	200091cc 	.word	0x200091cc

08014418 <global_stdio_init.part.0>:
 8014418:	b510      	push	{r4, lr}
 801441a:	4b0b      	ldr	r3, [pc, #44]	@ (8014448 <global_stdio_init.part.0+0x30>)
 801441c:	4c0b      	ldr	r4, [pc, #44]	@ (801444c <global_stdio_init.part.0+0x34>)
 801441e:	4a0c      	ldr	r2, [pc, #48]	@ (8014450 <global_stdio_init.part.0+0x38>)
 8014420:	601a      	str	r2, [r3, #0]
 8014422:	4620      	mov	r0, r4
 8014424:	2200      	movs	r2, #0
 8014426:	2104      	movs	r1, #4
 8014428:	f7ff ff94 	bl	8014354 <std>
 801442c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014430:	2201      	movs	r2, #1
 8014432:	2109      	movs	r1, #9
 8014434:	f7ff ff8e 	bl	8014354 <std>
 8014438:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801443c:	2202      	movs	r2, #2
 801443e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014442:	2112      	movs	r1, #18
 8014444:	f7ff bf86 	b.w	8014354 <std>
 8014448:	20009234 	.word	0x20009234
 801444c:	200090fc 	.word	0x200090fc
 8014450:	080143c1 	.word	0x080143c1

08014454 <__sfp_lock_acquire>:
 8014454:	4801      	ldr	r0, [pc, #4]	@ (801445c <__sfp_lock_acquire+0x8>)
 8014456:	f000 bbb8 	b.w	8014bca <__retarget_lock_acquire_recursive>
 801445a:	bf00      	nop
 801445c:	2000923d 	.word	0x2000923d

08014460 <__sfp_lock_release>:
 8014460:	4801      	ldr	r0, [pc, #4]	@ (8014468 <__sfp_lock_release+0x8>)
 8014462:	f000 bbb3 	b.w	8014bcc <__retarget_lock_release_recursive>
 8014466:	bf00      	nop
 8014468:	2000923d 	.word	0x2000923d

0801446c <__sinit>:
 801446c:	b510      	push	{r4, lr}
 801446e:	4604      	mov	r4, r0
 8014470:	f7ff fff0 	bl	8014454 <__sfp_lock_acquire>
 8014474:	6a23      	ldr	r3, [r4, #32]
 8014476:	b11b      	cbz	r3, 8014480 <__sinit+0x14>
 8014478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801447c:	f7ff bff0 	b.w	8014460 <__sfp_lock_release>
 8014480:	4b04      	ldr	r3, [pc, #16]	@ (8014494 <__sinit+0x28>)
 8014482:	6223      	str	r3, [r4, #32]
 8014484:	4b04      	ldr	r3, [pc, #16]	@ (8014498 <__sinit+0x2c>)
 8014486:	681b      	ldr	r3, [r3, #0]
 8014488:	2b00      	cmp	r3, #0
 801448a:	d1f5      	bne.n	8014478 <__sinit+0xc>
 801448c:	f7ff ffc4 	bl	8014418 <global_stdio_init.part.0>
 8014490:	e7f2      	b.n	8014478 <__sinit+0xc>
 8014492:	bf00      	nop
 8014494:	080143d9 	.word	0x080143d9
 8014498:	20009234 	.word	0x20009234

0801449c <fiprintf>:
 801449c:	b40e      	push	{r1, r2, r3}
 801449e:	b503      	push	{r0, r1, lr}
 80144a0:	4601      	mov	r1, r0
 80144a2:	ab03      	add	r3, sp, #12
 80144a4:	4805      	ldr	r0, [pc, #20]	@ (80144bc <fiprintf+0x20>)
 80144a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80144aa:	6800      	ldr	r0, [r0, #0]
 80144ac:	9301      	str	r3, [sp, #4]
 80144ae:	f000 fff5 	bl	801549c <_vfiprintf_r>
 80144b2:	b002      	add	sp, #8
 80144b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80144b8:	b003      	add	sp, #12
 80144ba:	4770      	bx	lr
 80144bc:	200000e0 	.word	0x200000e0

080144c0 <_fwalk_sglue>:
 80144c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80144c4:	4607      	mov	r7, r0
 80144c6:	4688      	mov	r8, r1
 80144c8:	4614      	mov	r4, r2
 80144ca:	2600      	movs	r6, #0
 80144cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80144d0:	f1b9 0901 	subs.w	r9, r9, #1
 80144d4:	d505      	bpl.n	80144e2 <_fwalk_sglue+0x22>
 80144d6:	6824      	ldr	r4, [r4, #0]
 80144d8:	2c00      	cmp	r4, #0
 80144da:	d1f7      	bne.n	80144cc <_fwalk_sglue+0xc>
 80144dc:	4630      	mov	r0, r6
 80144de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80144e2:	89ab      	ldrh	r3, [r5, #12]
 80144e4:	2b01      	cmp	r3, #1
 80144e6:	d907      	bls.n	80144f8 <_fwalk_sglue+0x38>
 80144e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80144ec:	3301      	adds	r3, #1
 80144ee:	d003      	beq.n	80144f8 <_fwalk_sglue+0x38>
 80144f0:	4629      	mov	r1, r5
 80144f2:	4638      	mov	r0, r7
 80144f4:	47c0      	blx	r8
 80144f6:	4306      	orrs	r6, r0
 80144f8:	3568      	adds	r5, #104	@ 0x68
 80144fa:	e7e9      	b.n	80144d0 <_fwalk_sglue+0x10>

080144fc <iprintf>:
 80144fc:	b40f      	push	{r0, r1, r2, r3}
 80144fe:	b507      	push	{r0, r1, r2, lr}
 8014500:	4906      	ldr	r1, [pc, #24]	@ (801451c <iprintf+0x20>)
 8014502:	ab04      	add	r3, sp, #16
 8014504:	6808      	ldr	r0, [r1, #0]
 8014506:	f853 2b04 	ldr.w	r2, [r3], #4
 801450a:	6881      	ldr	r1, [r0, #8]
 801450c:	9301      	str	r3, [sp, #4]
 801450e:	f000 ffc5 	bl	801549c <_vfiprintf_r>
 8014512:	b003      	add	sp, #12
 8014514:	f85d eb04 	ldr.w	lr, [sp], #4
 8014518:	b004      	add	sp, #16
 801451a:	4770      	bx	lr
 801451c:	200000e0 	.word	0x200000e0

08014520 <_puts_r>:
 8014520:	6a03      	ldr	r3, [r0, #32]
 8014522:	b570      	push	{r4, r5, r6, lr}
 8014524:	6884      	ldr	r4, [r0, #8]
 8014526:	4605      	mov	r5, r0
 8014528:	460e      	mov	r6, r1
 801452a:	b90b      	cbnz	r3, 8014530 <_puts_r+0x10>
 801452c:	f7ff ff9e 	bl	801446c <__sinit>
 8014530:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014532:	07db      	lsls	r3, r3, #31
 8014534:	d405      	bmi.n	8014542 <_puts_r+0x22>
 8014536:	89a3      	ldrh	r3, [r4, #12]
 8014538:	0598      	lsls	r0, r3, #22
 801453a:	d402      	bmi.n	8014542 <_puts_r+0x22>
 801453c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801453e:	f000 fb44 	bl	8014bca <__retarget_lock_acquire_recursive>
 8014542:	89a3      	ldrh	r3, [r4, #12]
 8014544:	0719      	lsls	r1, r3, #28
 8014546:	d502      	bpl.n	801454e <_puts_r+0x2e>
 8014548:	6923      	ldr	r3, [r4, #16]
 801454a:	2b00      	cmp	r3, #0
 801454c:	d135      	bne.n	80145ba <_puts_r+0x9a>
 801454e:	4621      	mov	r1, r4
 8014550:	4628      	mov	r0, r5
 8014552:	f000 f94b 	bl	80147ec <__swsetup_r>
 8014556:	b380      	cbz	r0, 80145ba <_puts_r+0x9a>
 8014558:	f04f 35ff 	mov.w	r5, #4294967295
 801455c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801455e:	07da      	lsls	r2, r3, #31
 8014560:	d405      	bmi.n	801456e <_puts_r+0x4e>
 8014562:	89a3      	ldrh	r3, [r4, #12]
 8014564:	059b      	lsls	r3, r3, #22
 8014566:	d402      	bmi.n	801456e <_puts_r+0x4e>
 8014568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801456a:	f000 fb2f 	bl	8014bcc <__retarget_lock_release_recursive>
 801456e:	4628      	mov	r0, r5
 8014570:	bd70      	pop	{r4, r5, r6, pc}
 8014572:	2b00      	cmp	r3, #0
 8014574:	da04      	bge.n	8014580 <_puts_r+0x60>
 8014576:	69a2      	ldr	r2, [r4, #24]
 8014578:	429a      	cmp	r2, r3
 801457a:	dc17      	bgt.n	80145ac <_puts_r+0x8c>
 801457c:	290a      	cmp	r1, #10
 801457e:	d015      	beq.n	80145ac <_puts_r+0x8c>
 8014580:	6823      	ldr	r3, [r4, #0]
 8014582:	1c5a      	adds	r2, r3, #1
 8014584:	6022      	str	r2, [r4, #0]
 8014586:	7019      	strb	r1, [r3, #0]
 8014588:	68a3      	ldr	r3, [r4, #8]
 801458a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801458e:	3b01      	subs	r3, #1
 8014590:	60a3      	str	r3, [r4, #8]
 8014592:	2900      	cmp	r1, #0
 8014594:	d1ed      	bne.n	8014572 <_puts_r+0x52>
 8014596:	2b00      	cmp	r3, #0
 8014598:	da11      	bge.n	80145be <_puts_r+0x9e>
 801459a:	4622      	mov	r2, r4
 801459c:	210a      	movs	r1, #10
 801459e:	4628      	mov	r0, r5
 80145a0:	f000 f8e5 	bl	801476e <__swbuf_r>
 80145a4:	3001      	adds	r0, #1
 80145a6:	d0d7      	beq.n	8014558 <_puts_r+0x38>
 80145a8:	250a      	movs	r5, #10
 80145aa:	e7d7      	b.n	801455c <_puts_r+0x3c>
 80145ac:	4622      	mov	r2, r4
 80145ae:	4628      	mov	r0, r5
 80145b0:	f000 f8dd 	bl	801476e <__swbuf_r>
 80145b4:	3001      	adds	r0, #1
 80145b6:	d1e7      	bne.n	8014588 <_puts_r+0x68>
 80145b8:	e7ce      	b.n	8014558 <_puts_r+0x38>
 80145ba:	3e01      	subs	r6, #1
 80145bc:	e7e4      	b.n	8014588 <_puts_r+0x68>
 80145be:	6823      	ldr	r3, [r4, #0]
 80145c0:	1c5a      	adds	r2, r3, #1
 80145c2:	6022      	str	r2, [r4, #0]
 80145c4:	220a      	movs	r2, #10
 80145c6:	701a      	strb	r2, [r3, #0]
 80145c8:	e7ee      	b.n	80145a8 <_puts_r+0x88>
	...

080145cc <puts>:
 80145cc:	4b02      	ldr	r3, [pc, #8]	@ (80145d8 <puts+0xc>)
 80145ce:	4601      	mov	r1, r0
 80145d0:	6818      	ldr	r0, [r3, #0]
 80145d2:	f7ff bfa5 	b.w	8014520 <_puts_r>
 80145d6:	bf00      	nop
 80145d8:	200000e0 	.word	0x200000e0

080145dc <sniprintf>:
 80145dc:	b40c      	push	{r2, r3}
 80145de:	b530      	push	{r4, r5, lr}
 80145e0:	4b18      	ldr	r3, [pc, #96]	@ (8014644 <sniprintf+0x68>)
 80145e2:	1e0c      	subs	r4, r1, #0
 80145e4:	681d      	ldr	r5, [r3, #0]
 80145e6:	b09d      	sub	sp, #116	@ 0x74
 80145e8:	da08      	bge.n	80145fc <sniprintf+0x20>
 80145ea:	238b      	movs	r3, #139	@ 0x8b
 80145ec:	602b      	str	r3, [r5, #0]
 80145ee:	f04f 30ff 	mov.w	r0, #4294967295
 80145f2:	b01d      	add	sp, #116	@ 0x74
 80145f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80145f8:	b002      	add	sp, #8
 80145fa:	4770      	bx	lr
 80145fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014600:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014604:	f04f 0300 	mov.w	r3, #0
 8014608:	931b      	str	r3, [sp, #108]	@ 0x6c
 801460a:	bf14      	ite	ne
 801460c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014610:	4623      	moveq	r3, r4
 8014612:	9304      	str	r3, [sp, #16]
 8014614:	9307      	str	r3, [sp, #28]
 8014616:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801461a:	9002      	str	r0, [sp, #8]
 801461c:	9006      	str	r0, [sp, #24]
 801461e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014622:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8014624:	ab21      	add	r3, sp, #132	@ 0x84
 8014626:	a902      	add	r1, sp, #8
 8014628:	4628      	mov	r0, r5
 801462a:	9301      	str	r3, [sp, #4]
 801462c:	f000 fc40 	bl	8014eb0 <_svfiprintf_r>
 8014630:	1c43      	adds	r3, r0, #1
 8014632:	bfbc      	itt	lt
 8014634:	238b      	movlt	r3, #139	@ 0x8b
 8014636:	602b      	strlt	r3, [r5, #0]
 8014638:	2c00      	cmp	r4, #0
 801463a:	d0da      	beq.n	80145f2 <sniprintf+0x16>
 801463c:	9b02      	ldr	r3, [sp, #8]
 801463e:	2200      	movs	r2, #0
 8014640:	701a      	strb	r2, [r3, #0]
 8014642:	e7d6      	b.n	80145f2 <sniprintf+0x16>
 8014644:	200000e0 	.word	0x200000e0

08014648 <siprintf>:
 8014648:	b40e      	push	{r1, r2, r3}
 801464a:	b510      	push	{r4, lr}
 801464c:	b09d      	sub	sp, #116	@ 0x74
 801464e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8014650:	9002      	str	r0, [sp, #8]
 8014652:	9006      	str	r0, [sp, #24]
 8014654:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014658:	480a      	ldr	r0, [pc, #40]	@ (8014684 <siprintf+0x3c>)
 801465a:	9107      	str	r1, [sp, #28]
 801465c:	9104      	str	r1, [sp, #16]
 801465e:	490a      	ldr	r1, [pc, #40]	@ (8014688 <siprintf+0x40>)
 8014660:	f853 2b04 	ldr.w	r2, [r3], #4
 8014664:	9105      	str	r1, [sp, #20]
 8014666:	2400      	movs	r4, #0
 8014668:	a902      	add	r1, sp, #8
 801466a:	6800      	ldr	r0, [r0, #0]
 801466c:	9301      	str	r3, [sp, #4]
 801466e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8014670:	f000 fc1e 	bl	8014eb0 <_svfiprintf_r>
 8014674:	9b02      	ldr	r3, [sp, #8]
 8014676:	701c      	strb	r4, [r3, #0]
 8014678:	b01d      	add	sp, #116	@ 0x74
 801467a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801467e:	b003      	add	sp, #12
 8014680:	4770      	bx	lr
 8014682:	bf00      	nop
 8014684:	200000e0 	.word	0x200000e0
 8014688:	ffff0208 	.word	0xffff0208

0801468c <siscanf>:
 801468c:	b40e      	push	{r1, r2, r3}
 801468e:	b570      	push	{r4, r5, r6, lr}
 8014690:	b09d      	sub	sp, #116	@ 0x74
 8014692:	ac21      	add	r4, sp, #132	@ 0x84
 8014694:	2500      	movs	r5, #0
 8014696:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801469a:	f854 6b04 	ldr.w	r6, [r4], #4
 801469e:	f8ad 2014 	strh.w	r2, [sp, #20]
 80146a2:	951b      	str	r5, [sp, #108]	@ 0x6c
 80146a4:	9002      	str	r0, [sp, #8]
 80146a6:	9006      	str	r0, [sp, #24]
 80146a8:	f7eb fd9c 	bl	80001e4 <strlen>
 80146ac:	4b0b      	ldr	r3, [pc, #44]	@ (80146dc <siscanf+0x50>)
 80146ae:	9003      	str	r0, [sp, #12]
 80146b0:	9007      	str	r0, [sp, #28]
 80146b2:	480b      	ldr	r0, [pc, #44]	@ (80146e0 <siscanf+0x54>)
 80146b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80146b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80146ba:	f8ad 3016 	strh.w	r3, [sp, #22]
 80146be:	4632      	mov	r2, r6
 80146c0:	4623      	mov	r3, r4
 80146c2:	a902      	add	r1, sp, #8
 80146c4:	6800      	ldr	r0, [r0, #0]
 80146c6:	950f      	str	r5, [sp, #60]	@ 0x3c
 80146c8:	9514      	str	r5, [sp, #80]	@ 0x50
 80146ca:	9401      	str	r4, [sp, #4]
 80146cc:	f000 fd46 	bl	801515c <__ssvfiscanf_r>
 80146d0:	b01d      	add	sp, #116	@ 0x74
 80146d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80146d6:	b003      	add	sp, #12
 80146d8:	4770      	bx	lr
 80146da:	bf00      	nop
 80146dc:	08014707 	.word	0x08014707
 80146e0:	200000e0 	.word	0x200000e0

080146e4 <__sread>:
 80146e4:	b510      	push	{r4, lr}
 80146e6:	460c      	mov	r4, r1
 80146e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80146ec:	f000 fa1e 	bl	8014b2c <_read_r>
 80146f0:	2800      	cmp	r0, #0
 80146f2:	bfab      	itete	ge
 80146f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80146f6:	89a3      	ldrhlt	r3, [r4, #12]
 80146f8:	181b      	addge	r3, r3, r0
 80146fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80146fe:	bfac      	ite	ge
 8014700:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014702:	81a3      	strhlt	r3, [r4, #12]
 8014704:	bd10      	pop	{r4, pc}

08014706 <__seofread>:
 8014706:	2000      	movs	r0, #0
 8014708:	4770      	bx	lr

0801470a <__swrite>:
 801470a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801470e:	461f      	mov	r7, r3
 8014710:	898b      	ldrh	r3, [r1, #12]
 8014712:	05db      	lsls	r3, r3, #23
 8014714:	4605      	mov	r5, r0
 8014716:	460c      	mov	r4, r1
 8014718:	4616      	mov	r6, r2
 801471a:	d505      	bpl.n	8014728 <__swrite+0x1e>
 801471c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014720:	2302      	movs	r3, #2
 8014722:	2200      	movs	r2, #0
 8014724:	f000 f9f0 	bl	8014b08 <_lseek_r>
 8014728:	89a3      	ldrh	r3, [r4, #12]
 801472a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801472e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014732:	81a3      	strh	r3, [r4, #12]
 8014734:	4632      	mov	r2, r6
 8014736:	463b      	mov	r3, r7
 8014738:	4628      	mov	r0, r5
 801473a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801473e:	f000 ba07 	b.w	8014b50 <_write_r>

08014742 <__sseek>:
 8014742:	b510      	push	{r4, lr}
 8014744:	460c      	mov	r4, r1
 8014746:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801474a:	f000 f9dd 	bl	8014b08 <_lseek_r>
 801474e:	1c43      	adds	r3, r0, #1
 8014750:	89a3      	ldrh	r3, [r4, #12]
 8014752:	bf15      	itete	ne
 8014754:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014756:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801475a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801475e:	81a3      	strheq	r3, [r4, #12]
 8014760:	bf18      	it	ne
 8014762:	81a3      	strhne	r3, [r4, #12]
 8014764:	bd10      	pop	{r4, pc}

08014766 <__sclose>:
 8014766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801476a:	f000 b95f 	b.w	8014a2c <_close_r>

0801476e <__swbuf_r>:
 801476e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014770:	460e      	mov	r6, r1
 8014772:	4614      	mov	r4, r2
 8014774:	4605      	mov	r5, r0
 8014776:	b118      	cbz	r0, 8014780 <__swbuf_r+0x12>
 8014778:	6a03      	ldr	r3, [r0, #32]
 801477a:	b90b      	cbnz	r3, 8014780 <__swbuf_r+0x12>
 801477c:	f7ff fe76 	bl	801446c <__sinit>
 8014780:	69a3      	ldr	r3, [r4, #24]
 8014782:	60a3      	str	r3, [r4, #8]
 8014784:	89a3      	ldrh	r3, [r4, #12]
 8014786:	071a      	lsls	r2, r3, #28
 8014788:	d501      	bpl.n	801478e <__swbuf_r+0x20>
 801478a:	6923      	ldr	r3, [r4, #16]
 801478c:	b943      	cbnz	r3, 80147a0 <__swbuf_r+0x32>
 801478e:	4621      	mov	r1, r4
 8014790:	4628      	mov	r0, r5
 8014792:	f000 f82b 	bl	80147ec <__swsetup_r>
 8014796:	b118      	cbz	r0, 80147a0 <__swbuf_r+0x32>
 8014798:	f04f 37ff 	mov.w	r7, #4294967295
 801479c:	4638      	mov	r0, r7
 801479e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80147a0:	6823      	ldr	r3, [r4, #0]
 80147a2:	6922      	ldr	r2, [r4, #16]
 80147a4:	1a98      	subs	r0, r3, r2
 80147a6:	6963      	ldr	r3, [r4, #20]
 80147a8:	b2f6      	uxtb	r6, r6
 80147aa:	4283      	cmp	r3, r0
 80147ac:	4637      	mov	r7, r6
 80147ae:	dc05      	bgt.n	80147bc <__swbuf_r+0x4e>
 80147b0:	4621      	mov	r1, r4
 80147b2:	4628      	mov	r0, r5
 80147b4:	f001 fae8 	bl	8015d88 <_fflush_r>
 80147b8:	2800      	cmp	r0, #0
 80147ba:	d1ed      	bne.n	8014798 <__swbuf_r+0x2a>
 80147bc:	68a3      	ldr	r3, [r4, #8]
 80147be:	3b01      	subs	r3, #1
 80147c0:	60a3      	str	r3, [r4, #8]
 80147c2:	6823      	ldr	r3, [r4, #0]
 80147c4:	1c5a      	adds	r2, r3, #1
 80147c6:	6022      	str	r2, [r4, #0]
 80147c8:	701e      	strb	r6, [r3, #0]
 80147ca:	6962      	ldr	r2, [r4, #20]
 80147cc:	1c43      	adds	r3, r0, #1
 80147ce:	429a      	cmp	r2, r3
 80147d0:	d004      	beq.n	80147dc <__swbuf_r+0x6e>
 80147d2:	89a3      	ldrh	r3, [r4, #12]
 80147d4:	07db      	lsls	r3, r3, #31
 80147d6:	d5e1      	bpl.n	801479c <__swbuf_r+0x2e>
 80147d8:	2e0a      	cmp	r6, #10
 80147da:	d1df      	bne.n	801479c <__swbuf_r+0x2e>
 80147dc:	4621      	mov	r1, r4
 80147de:	4628      	mov	r0, r5
 80147e0:	f001 fad2 	bl	8015d88 <_fflush_r>
 80147e4:	2800      	cmp	r0, #0
 80147e6:	d0d9      	beq.n	801479c <__swbuf_r+0x2e>
 80147e8:	e7d6      	b.n	8014798 <__swbuf_r+0x2a>
	...

080147ec <__swsetup_r>:
 80147ec:	b538      	push	{r3, r4, r5, lr}
 80147ee:	4b29      	ldr	r3, [pc, #164]	@ (8014894 <__swsetup_r+0xa8>)
 80147f0:	4605      	mov	r5, r0
 80147f2:	6818      	ldr	r0, [r3, #0]
 80147f4:	460c      	mov	r4, r1
 80147f6:	b118      	cbz	r0, 8014800 <__swsetup_r+0x14>
 80147f8:	6a03      	ldr	r3, [r0, #32]
 80147fa:	b90b      	cbnz	r3, 8014800 <__swsetup_r+0x14>
 80147fc:	f7ff fe36 	bl	801446c <__sinit>
 8014800:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014804:	0719      	lsls	r1, r3, #28
 8014806:	d422      	bmi.n	801484e <__swsetup_r+0x62>
 8014808:	06da      	lsls	r2, r3, #27
 801480a:	d407      	bmi.n	801481c <__swsetup_r+0x30>
 801480c:	2209      	movs	r2, #9
 801480e:	602a      	str	r2, [r5, #0]
 8014810:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014814:	81a3      	strh	r3, [r4, #12]
 8014816:	f04f 30ff 	mov.w	r0, #4294967295
 801481a:	e033      	b.n	8014884 <__swsetup_r+0x98>
 801481c:	0758      	lsls	r0, r3, #29
 801481e:	d512      	bpl.n	8014846 <__swsetup_r+0x5a>
 8014820:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014822:	b141      	cbz	r1, 8014836 <__swsetup_r+0x4a>
 8014824:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014828:	4299      	cmp	r1, r3
 801482a:	d002      	beq.n	8014832 <__swsetup_r+0x46>
 801482c:	4628      	mov	r0, r5
 801482e:	f000 f9e3 	bl	8014bf8 <_free_r>
 8014832:	2300      	movs	r3, #0
 8014834:	6363      	str	r3, [r4, #52]	@ 0x34
 8014836:	89a3      	ldrh	r3, [r4, #12]
 8014838:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801483c:	81a3      	strh	r3, [r4, #12]
 801483e:	2300      	movs	r3, #0
 8014840:	6063      	str	r3, [r4, #4]
 8014842:	6923      	ldr	r3, [r4, #16]
 8014844:	6023      	str	r3, [r4, #0]
 8014846:	89a3      	ldrh	r3, [r4, #12]
 8014848:	f043 0308 	orr.w	r3, r3, #8
 801484c:	81a3      	strh	r3, [r4, #12]
 801484e:	6923      	ldr	r3, [r4, #16]
 8014850:	b94b      	cbnz	r3, 8014866 <__swsetup_r+0x7a>
 8014852:	89a3      	ldrh	r3, [r4, #12]
 8014854:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801485c:	d003      	beq.n	8014866 <__swsetup_r+0x7a>
 801485e:	4621      	mov	r1, r4
 8014860:	4628      	mov	r0, r5
 8014862:	f001 fadf 	bl	8015e24 <__smakebuf_r>
 8014866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801486a:	f013 0201 	ands.w	r2, r3, #1
 801486e:	d00a      	beq.n	8014886 <__swsetup_r+0x9a>
 8014870:	2200      	movs	r2, #0
 8014872:	60a2      	str	r2, [r4, #8]
 8014874:	6962      	ldr	r2, [r4, #20]
 8014876:	4252      	negs	r2, r2
 8014878:	61a2      	str	r2, [r4, #24]
 801487a:	6922      	ldr	r2, [r4, #16]
 801487c:	b942      	cbnz	r2, 8014890 <__swsetup_r+0xa4>
 801487e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014882:	d1c5      	bne.n	8014810 <__swsetup_r+0x24>
 8014884:	bd38      	pop	{r3, r4, r5, pc}
 8014886:	0799      	lsls	r1, r3, #30
 8014888:	bf58      	it	pl
 801488a:	6962      	ldrpl	r2, [r4, #20]
 801488c:	60a2      	str	r2, [r4, #8]
 801488e:	e7f4      	b.n	801487a <__swsetup_r+0x8e>
 8014890:	2000      	movs	r0, #0
 8014892:	e7f7      	b.n	8014884 <__swsetup_r+0x98>
 8014894:	200000e0 	.word	0x200000e0

08014898 <memcmp>:
 8014898:	b510      	push	{r4, lr}
 801489a:	3901      	subs	r1, #1
 801489c:	4402      	add	r2, r0
 801489e:	4290      	cmp	r0, r2
 80148a0:	d101      	bne.n	80148a6 <memcmp+0xe>
 80148a2:	2000      	movs	r0, #0
 80148a4:	e005      	b.n	80148b2 <memcmp+0x1a>
 80148a6:	7803      	ldrb	r3, [r0, #0]
 80148a8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80148ac:	42a3      	cmp	r3, r4
 80148ae:	d001      	beq.n	80148b4 <memcmp+0x1c>
 80148b0:	1b18      	subs	r0, r3, r4
 80148b2:	bd10      	pop	{r4, pc}
 80148b4:	3001      	adds	r0, #1
 80148b6:	e7f2      	b.n	801489e <memcmp+0x6>

080148b8 <memmove>:
 80148b8:	4288      	cmp	r0, r1
 80148ba:	b510      	push	{r4, lr}
 80148bc:	eb01 0402 	add.w	r4, r1, r2
 80148c0:	d902      	bls.n	80148c8 <memmove+0x10>
 80148c2:	4284      	cmp	r4, r0
 80148c4:	4623      	mov	r3, r4
 80148c6:	d807      	bhi.n	80148d8 <memmove+0x20>
 80148c8:	1e43      	subs	r3, r0, #1
 80148ca:	42a1      	cmp	r1, r4
 80148cc:	d008      	beq.n	80148e0 <memmove+0x28>
 80148ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80148d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80148d6:	e7f8      	b.n	80148ca <memmove+0x12>
 80148d8:	4402      	add	r2, r0
 80148da:	4601      	mov	r1, r0
 80148dc:	428a      	cmp	r2, r1
 80148de:	d100      	bne.n	80148e2 <memmove+0x2a>
 80148e0:	bd10      	pop	{r4, pc}
 80148e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80148e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80148ea:	e7f7      	b.n	80148dc <memmove+0x24>

080148ec <memset>:
 80148ec:	4402      	add	r2, r0
 80148ee:	4603      	mov	r3, r0
 80148f0:	4293      	cmp	r3, r2
 80148f2:	d100      	bne.n	80148f6 <memset+0xa>
 80148f4:	4770      	bx	lr
 80148f6:	f803 1b01 	strb.w	r1, [r3], #1
 80148fa:	e7f9      	b.n	80148f0 <memset+0x4>

080148fc <strncmp>:
 80148fc:	b510      	push	{r4, lr}
 80148fe:	b16a      	cbz	r2, 801491c <strncmp+0x20>
 8014900:	3901      	subs	r1, #1
 8014902:	1884      	adds	r4, r0, r2
 8014904:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014908:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801490c:	429a      	cmp	r2, r3
 801490e:	d103      	bne.n	8014918 <strncmp+0x1c>
 8014910:	42a0      	cmp	r0, r4
 8014912:	d001      	beq.n	8014918 <strncmp+0x1c>
 8014914:	2a00      	cmp	r2, #0
 8014916:	d1f5      	bne.n	8014904 <strncmp+0x8>
 8014918:	1ad0      	subs	r0, r2, r3
 801491a:	bd10      	pop	{r4, pc}
 801491c:	4610      	mov	r0, r2
 801491e:	e7fc      	b.n	801491a <strncmp+0x1e>

08014920 <strncpy>:
 8014920:	b510      	push	{r4, lr}
 8014922:	3901      	subs	r1, #1
 8014924:	4603      	mov	r3, r0
 8014926:	b132      	cbz	r2, 8014936 <strncpy+0x16>
 8014928:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801492c:	f803 4b01 	strb.w	r4, [r3], #1
 8014930:	3a01      	subs	r2, #1
 8014932:	2c00      	cmp	r4, #0
 8014934:	d1f7      	bne.n	8014926 <strncpy+0x6>
 8014936:	441a      	add	r2, r3
 8014938:	2100      	movs	r1, #0
 801493a:	4293      	cmp	r3, r2
 801493c:	d100      	bne.n	8014940 <strncpy+0x20>
 801493e:	bd10      	pop	{r4, pc}
 8014940:	f803 1b01 	strb.w	r1, [r3], #1
 8014944:	e7f9      	b.n	801493a <strncpy+0x1a>
	...

08014948 <strtok>:
 8014948:	4b16      	ldr	r3, [pc, #88]	@ (80149a4 <strtok+0x5c>)
 801494a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801494e:	681f      	ldr	r7, [r3, #0]
 8014950:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8014952:	4605      	mov	r5, r0
 8014954:	460e      	mov	r6, r1
 8014956:	b9ec      	cbnz	r4, 8014994 <strtok+0x4c>
 8014958:	2050      	movs	r0, #80	@ 0x50
 801495a:	f000 f997 	bl	8014c8c <malloc>
 801495e:	4602      	mov	r2, r0
 8014960:	6478      	str	r0, [r7, #68]	@ 0x44
 8014962:	b920      	cbnz	r0, 801496e <strtok+0x26>
 8014964:	4b10      	ldr	r3, [pc, #64]	@ (80149a8 <strtok+0x60>)
 8014966:	4811      	ldr	r0, [pc, #68]	@ (80149ac <strtok+0x64>)
 8014968:	215b      	movs	r1, #91	@ 0x5b
 801496a:	f7ff fcd5 	bl	8014318 <__assert_func>
 801496e:	e9c0 4400 	strd	r4, r4, [r0]
 8014972:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8014976:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801497a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 801497e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8014982:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8014986:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 801498a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 801498e:	6184      	str	r4, [r0, #24]
 8014990:	7704      	strb	r4, [r0, #28]
 8014992:	6244      	str	r4, [r0, #36]	@ 0x24
 8014994:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014996:	4631      	mov	r1, r6
 8014998:	4628      	mov	r0, r5
 801499a:	2301      	movs	r3, #1
 801499c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80149a0:	f000 b806 	b.w	80149b0 <__strtok_r>
 80149a4:	200000e0 	.word	0x200000e0
 80149a8:	0801803b 	.word	0x0801803b
 80149ac:	08018052 	.word	0x08018052

080149b0 <__strtok_r>:
 80149b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80149b2:	4604      	mov	r4, r0
 80149b4:	b908      	cbnz	r0, 80149ba <__strtok_r+0xa>
 80149b6:	6814      	ldr	r4, [r2, #0]
 80149b8:	b144      	cbz	r4, 80149cc <__strtok_r+0x1c>
 80149ba:	4620      	mov	r0, r4
 80149bc:	f814 5b01 	ldrb.w	r5, [r4], #1
 80149c0:	460f      	mov	r7, r1
 80149c2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80149c6:	b91e      	cbnz	r6, 80149d0 <__strtok_r+0x20>
 80149c8:	b965      	cbnz	r5, 80149e4 <__strtok_r+0x34>
 80149ca:	6015      	str	r5, [r2, #0]
 80149cc:	2000      	movs	r0, #0
 80149ce:	e005      	b.n	80149dc <__strtok_r+0x2c>
 80149d0:	42b5      	cmp	r5, r6
 80149d2:	d1f6      	bne.n	80149c2 <__strtok_r+0x12>
 80149d4:	2b00      	cmp	r3, #0
 80149d6:	d1f0      	bne.n	80149ba <__strtok_r+0xa>
 80149d8:	6014      	str	r4, [r2, #0]
 80149da:	7003      	strb	r3, [r0, #0]
 80149dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80149de:	461c      	mov	r4, r3
 80149e0:	e00c      	b.n	80149fc <__strtok_r+0x4c>
 80149e2:	b91d      	cbnz	r5, 80149ec <__strtok_r+0x3c>
 80149e4:	4627      	mov	r7, r4
 80149e6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80149ea:	460e      	mov	r6, r1
 80149ec:	f816 5b01 	ldrb.w	r5, [r6], #1
 80149f0:	42ab      	cmp	r3, r5
 80149f2:	d1f6      	bne.n	80149e2 <__strtok_r+0x32>
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d0f2      	beq.n	80149de <__strtok_r+0x2e>
 80149f8:	2300      	movs	r3, #0
 80149fa:	703b      	strb	r3, [r7, #0]
 80149fc:	6014      	str	r4, [r2, #0]
 80149fe:	e7ed      	b.n	80149dc <__strtok_r+0x2c>

08014a00 <strstr>:
 8014a00:	780a      	ldrb	r2, [r1, #0]
 8014a02:	b570      	push	{r4, r5, r6, lr}
 8014a04:	b96a      	cbnz	r2, 8014a22 <strstr+0x22>
 8014a06:	bd70      	pop	{r4, r5, r6, pc}
 8014a08:	429a      	cmp	r2, r3
 8014a0a:	d109      	bne.n	8014a20 <strstr+0x20>
 8014a0c:	460c      	mov	r4, r1
 8014a0e:	4605      	mov	r5, r0
 8014a10:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	d0f6      	beq.n	8014a06 <strstr+0x6>
 8014a18:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8014a1c:	429e      	cmp	r6, r3
 8014a1e:	d0f7      	beq.n	8014a10 <strstr+0x10>
 8014a20:	3001      	adds	r0, #1
 8014a22:	7803      	ldrb	r3, [r0, #0]
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	d1ef      	bne.n	8014a08 <strstr+0x8>
 8014a28:	4618      	mov	r0, r3
 8014a2a:	e7ec      	b.n	8014a06 <strstr+0x6>

08014a2c <_close_r>:
 8014a2c:	b538      	push	{r3, r4, r5, lr}
 8014a2e:	4d06      	ldr	r5, [pc, #24]	@ (8014a48 <_close_r+0x1c>)
 8014a30:	2300      	movs	r3, #0
 8014a32:	4604      	mov	r4, r0
 8014a34:	4608      	mov	r0, r1
 8014a36:	602b      	str	r3, [r5, #0]
 8014a38:	f7ee f834 	bl	8002aa4 <_close>
 8014a3c:	1c43      	adds	r3, r0, #1
 8014a3e:	d102      	bne.n	8014a46 <_close_r+0x1a>
 8014a40:	682b      	ldr	r3, [r5, #0]
 8014a42:	b103      	cbz	r3, 8014a46 <_close_r+0x1a>
 8014a44:	6023      	str	r3, [r4, #0]
 8014a46:	bd38      	pop	{r3, r4, r5, pc}
 8014a48:	20009238 	.word	0x20009238

08014a4c <_reclaim_reent>:
 8014a4c:	4b2d      	ldr	r3, [pc, #180]	@ (8014b04 <_reclaim_reent+0xb8>)
 8014a4e:	681b      	ldr	r3, [r3, #0]
 8014a50:	4283      	cmp	r3, r0
 8014a52:	b570      	push	{r4, r5, r6, lr}
 8014a54:	4604      	mov	r4, r0
 8014a56:	d053      	beq.n	8014b00 <_reclaim_reent+0xb4>
 8014a58:	69c3      	ldr	r3, [r0, #28]
 8014a5a:	b31b      	cbz	r3, 8014aa4 <_reclaim_reent+0x58>
 8014a5c:	68db      	ldr	r3, [r3, #12]
 8014a5e:	b163      	cbz	r3, 8014a7a <_reclaim_reent+0x2e>
 8014a60:	2500      	movs	r5, #0
 8014a62:	69e3      	ldr	r3, [r4, #28]
 8014a64:	68db      	ldr	r3, [r3, #12]
 8014a66:	5959      	ldr	r1, [r3, r5]
 8014a68:	b9b1      	cbnz	r1, 8014a98 <_reclaim_reent+0x4c>
 8014a6a:	3504      	adds	r5, #4
 8014a6c:	2d80      	cmp	r5, #128	@ 0x80
 8014a6e:	d1f8      	bne.n	8014a62 <_reclaim_reent+0x16>
 8014a70:	69e3      	ldr	r3, [r4, #28]
 8014a72:	4620      	mov	r0, r4
 8014a74:	68d9      	ldr	r1, [r3, #12]
 8014a76:	f000 f8bf 	bl	8014bf8 <_free_r>
 8014a7a:	69e3      	ldr	r3, [r4, #28]
 8014a7c:	6819      	ldr	r1, [r3, #0]
 8014a7e:	b111      	cbz	r1, 8014a86 <_reclaim_reent+0x3a>
 8014a80:	4620      	mov	r0, r4
 8014a82:	f000 f8b9 	bl	8014bf8 <_free_r>
 8014a86:	69e3      	ldr	r3, [r4, #28]
 8014a88:	689d      	ldr	r5, [r3, #8]
 8014a8a:	b15d      	cbz	r5, 8014aa4 <_reclaim_reent+0x58>
 8014a8c:	4629      	mov	r1, r5
 8014a8e:	4620      	mov	r0, r4
 8014a90:	682d      	ldr	r5, [r5, #0]
 8014a92:	f000 f8b1 	bl	8014bf8 <_free_r>
 8014a96:	e7f8      	b.n	8014a8a <_reclaim_reent+0x3e>
 8014a98:	680e      	ldr	r6, [r1, #0]
 8014a9a:	4620      	mov	r0, r4
 8014a9c:	f000 f8ac 	bl	8014bf8 <_free_r>
 8014aa0:	4631      	mov	r1, r6
 8014aa2:	e7e1      	b.n	8014a68 <_reclaim_reent+0x1c>
 8014aa4:	6961      	ldr	r1, [r4, #20]
 8014aa6:	b111      	cbz	r1, 8014aae <_reclaim_reent+0x62>
 8014aa8:	4620      	mov	r0, r4
 8014aaa:	f000 f8a5 	bl	8014bf8 <_free_r>
 8014aae:	69e1      	ldr	r1, [r4, #28]
 8014ab0:	b111      	cbz	r1, 8014ab8 <_reclaim_reent+0x6c>
 8014ab2:	4620      	mov	r0, r4
 8014ab4:	f000 f8a0 	bl	8014bf8 <_free_r>
 8014ab8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014aba:	b111      	cbz	r1, 8014ac2 <_reclaim_reent+0x76>
 8014abc:	4620      	mov	r0, r4
 8014abe:	f000 f89b 	bl	8014bf8 <_free_r>
 8014ac2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014ac4:	b111      	cbz	r1, 8014acc <_reclaim_reent+0x80>
 8014ac6:	4620      	mov	r0, r4
 8014ac8:	f000 f896 	bl	8014bf8 <_free_r>
 8014acc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8014ace:	b111      	cbz	r1, 8014ad6 <_reclaim_reent+0x8a>
 8014ad0:	4620      	mov	r0, r4
 8014ad2:	f000 f891 	bl	8014bf8 <_free_r>
 8014ad6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014ad8:	b111      	cbz	r1, 8014ae0 <_reclaim_reent+0x94>
 8014ada:	4620      	mov	r0, r4
 8014adc:	f000 f88c 	bl	8014bf8 <_free_r>
 8014ae0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8014ae2:	b111      	cbz	r1, 8014aea <_reclaim_reent+0x9e>
 8014ae4:	4620      	mov	r0, r4
 8014ae6:	f000 f887 	bl	8014bf8 <_free_r>
 8014aea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014aec:	b111      	cbz	r1, 8014af4 <_reclaim_reent+0xa8>
 8014aee:	4620      	mov	r0, r4
 8014af0:	f000 f882 	bl	8014bf8 <_free_r>
 8014af4:	6a23      	ldr	r3, [r4, #32]
 8014af6:	b11b      	cbz	r3, 8014b00 <_reclaim_reent+0xb4>
 8014af8:	4620      	mov	r0, r4
 8014afa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014afe:	4718      	bx	r3
 8014b00:	bd70      	pop	{r4, r5, r6, pc}
 8014b02:	bf00      	nop
 8014b04:	200000e0 	.word	0x200000e0

08014b08 <_lseek_r>:
 8014b08:	b538      	push	{r3, r4, r5, lr}
 8014b0a:	4d07      	ldr	r5, [pc, #28]	@ (8014b28 <_lseek_r+0x20>)
 8014b0c:	4604      	mov	r4, r0
 8014b0e:	4608      	mov	r0, r1
 8014b10:	4611      	mov	r1, r2
 8014b12:	2200      	movs	r2, #0
 8014b14:	602a      	str	r2, [r5, #0]
 8014b16:	461a      	mov	r2, r3
 8014b18:	f7ed ffeb 	bl	8002af2 <_lseek>
 8014b1c:	1c43      	adds	r3, r0, #1
 8014b1e:	d102      	bne.n	8014b26 <_lseek_r+0x1e>
 8014b20:	682b      	ldr	r3, [r5, #0]
 8014b22:	b103      	cbz	r3, 8014b26 <_lseek_r+0x1e>
 8014b24:	6023      	str	r3, [r4, #0]
 8014b26:	bd38      	pop	{r3, r4, r5, pc}
 8014b28:	20009238 	.word	0x20009238

08014b2c <_read_r>:
 8014b2c:	b538      	push	{r3, r4, r5, lr}
 8014b2e:	4d07      	ldr	r5, [pc, #28]	@ (8014b4c <_read_r+0x20>)
 8014b30:	4604      	mov	r4, r0
 8014b32:	4608      	mov	r0, r1
 8014b34:	4611      	mov	r1, r2
 8014b36:	2200      	movs	r2, #0
 8014b38:	602a      	str	r2, [r5, #0]
 8014b3a:	461a      	mov	r2, r3
 8014b3c:	f7ed ff95 	bl	8002a6a <_read>
 8014b40:	1c43      	adds	r3, r0, #1
 8014b42:	d102      	bne.n	8014b4a <_read_r+0x1e>
 8014b44:	682b      	ldr	r3, [r5, #0]
 8014b46:	b103      	cbz	r3, 8014b4a <_read_r+0x1e>
 8014b48:	6023      	str	r3, [r4, #0]
 8014b4a:	bd38      	pop	{r3, r4, r5, pc}
 8014b4c:	20009238 	.word	0x20009238

08014b50 <_write_r>:
 8014b50:	b538      	push	{r3, r4, r5, lr}
 8014b52:	4d07      	ldr	r5, [pc, #28]	@ (8014b70 <_write_r+0x20>)
 8014b54:	4604      	mov	r4, r0
 8014b56:	4608      	mov	r0, r1
 8014b58:	4611      	mov	r1, r2
 8014b5a:	2200      	movs	r2, #0
 8014b5c:	602a      	str	r2, [r5, #0]
 8014b5e:	461a      	mov	r2, r3
 8014b60:	f7ec fb2c 	bl	80011bc <_write>
 8014b64:	1c43      	adds	r3, r0, #1
 8014b66:	d102      	bne.n	8014b6e <_write_r+0x1e>
 8014b68:	682b      	ldr	r3, [r5, #0]
 8014b6a:	b103      	cbz	r3, 8014b6e <_write_r+0x1e>
 8014b6c:	6023      	str	r3, [r4, #0]
 8014b6e:	bd38      	pop	{r3, r4, r5, pc}
 8014b70:	20009238 	.word	0x20009238

08014b74 <__errno>:
 8014b74:	4b01      	ldr	r3, [pc, #4]	@ (8014b7c <__errno+0x8>)
 8014b76:	6818      	ldr	r0, [r3, #0]
 8014b78:	4770      	bx	lr
 8014b7a:	bf00      	nop
 8014b7c:	200000e0 	.word	0x200000e0

08014b80 <__libc_init_array>:
 8014b80:	b570      	push	{r4, r5, r6, lr}
 8014b82:	4d0d      	ldr	r5, [pc, #52]	@ (8014bb8 <__libc_init_array+0x38>)
 8014b84:	4c0d      	ldr	r4, [pc, #52]	@ (8014bbc <__libc_init_array+0x3c>)
 8014b86:	1b64      	subs	r4, r4, r5
 8014b88:	10a4      	asrs	r4, r4, #2
 8014b8a:	2600      	movs	r6, #0
 8014b8c:	42a6      	cmp	r6, r4
 8014b8e:	d109      	bne.n	8014ba4 <__libc_init_array+0x24>
 8014b90:	4d0b      	ldr	r5, [pc, #44]	@ (8014bc0 <__libc_init_array+0x40>)
 8014b92:	4c0c      	ldr	r4, [pc, #48]	@ (8014bc4 <__libc_init_array+0x44>)
 8014b94:	f001 fb8e 	bl	80162b4 <_init>
 8014b98:	1b64      	subs	r4, r4, r5
 8014b9a:	10a4      	asrs	r4, r4, #2
 8014b9c:	2600      	movs	r6, #0
 8014b9e:	42a6      	cmp	r6, r4
 8014ba0:	d105      	bne.n	8014bae <__libc_init_array+0x2e>
 8014ba2:	bd70      	pop	{r4, r5, r6, pc}
 8014ba4:	f855 3b04 	ldr.w	r3, [r5], #4
 8014ba8:	4798      	blx	r3
 8014baa:	3601      	adds	r6, #1
 8014bac:	e7ee      	b.n	8014b8c <__libc_init_array+0xc>
 8014bae:	f855 3b04 	ldr.w	r3, [r5], #4
 8014bb2:	4798      	blx	r3
 8014bb4:	3601      	adds	r6, #1
 8014bb6:	e7f2      	b.n	8014b9e <__libc_init_array+0x1e>
 8014bb8:	08018204 	.word	0x08018204
 8014bbc:	08018204 	.word	0x08018204
 8014bc0:	08018204 	.word	0x08018204
 8014bc4:	08018208 	.word	0x08018208

08014bc8 <__retarget_lock_init_recursive>:
 8014bc8:	4770      	bx	lr

08014bca <__retarget_lock_acquire_recursive>:
 8014bca:	4770      	bx	lr

08014bcc <__retarget_lock_release_recursive>:
 8014bcc:	4770      	bx	lr

08014bce <memcpy>:
 8014bce:	440a      	add	r2, r1
 8014bd0:	4291      	cmp	r1, r2
 8014bd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8014bd6:	d100      	bne.n	8014bda <memcpy+0xc>
 8014bd8:	4770      	bx	lr
 8014bda:	b510      	push	{r4, lr}
 8014bdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014be0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014be4:	4291      	cmp	r1, r2
 8014be6:	d1f9      	bne.n	8014bdc <memcpy+0xe>
 8014be8:	bd10      	pop	{r4, pc}

08014bea <abort>:
 8014bea:	b508      	push	{r3, lr}
 8014bec:	2006      	movs	r0, #6
 8014bee:	f001 f9f1 	bl	8015fd4 <raise>
 8014bf2:	2001      	movs	r0, #1
 8014bf4:	f7ed ff2e 	bl	8002a54 <_exit>

08014bf8 <_free_r>:
 8014bf8:	b538      	push	{r3, r4, r5, lr}
 8014bfa:	4605      	mov	r5, r0
 8014bfc:	2900      	cmp	r1, #0
 8014bfe:	d041      	beq.n	8014c84 <_free_r+0x8c>
 8014c00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014c04:	1f0c      	subs	r4, r1, #4
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	bfb8      	it	lt
 8014c0a:	18e4      	addlt	r4, r4, r3
 8014c0c:	f000 f8e8 	bl	8014de0 <__malloc_lock>
 8014c10:	4a1d      	ldr	r2, [pc, #116]	@ (8014c88 <_free_r+0x90>)
 8014c12:	6813      	ldr	r3, [r2, #0]
 8014c14:	b933      	cbnz	r3, 8014c24 <_free_r+0x2c>
 8014c16:	6063      	str	r3, [r4, #4]
 8014c18:	6014      	str	r4, [r2, #0]
 8014c1a:	4628      	mov	r0, r5
 8014c1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014c20:	f000 b8e4 	b.w	8014dec <__malloc_unlock>
 8014c24:	42a3      	cmp	r3, r4
 8014c26:	d908      	bls.n	8014c3a <_free_r+0x42>
 8014c28:	6820      	ldr	r0, [r4, #0]
 8014c2a:	1821      	adds	r1, r4, r0
 8014c2c:	428b      	cmp	r3, r1
 8014c2e:	bf01      	itttt	eq
 8014c30:	6819      	ldreq	r1, [r3, #0]
 8014c32:	685b      	ldreq	r3, [r3, #4]
 8014c34:	1809      	addeq	r1, r1, r0
 8014c36:	6021      	streq	r1, [r4, #0]
 8014c38:	e7ed      	b.n	8014c16 <_free_r+0x1e>
 8014c3a:	461a      	mov	r2, r3
 8014c3c:	685b      	ldr	r3, [r3, #4]
 8014c3e:	b10b      	cbz	r3, 8014c44 <_free_r+0x4c>
 8014c40:	42a3      	cmp	r3, r4
 8014c42:	d9fa      	bls.n	8014c3a <_free_r+0x42>
 8014c44:	6811      	ldr	r1, [r2, #0]
 8014c46:	1850      	adds	r0, r2, r1
 8014c48:	42a0      	cmp	r0, r4
 8014c4a:	d10b      	bne.n	8014c64 <_free_r+0x6c>
 8014c4c:	6820      	ldr	r0, [r4, #0]
 8014c4e:	4401      	add	r1, r0
 8014c50:	1850      	adds	r0, r2, r1
 8014c52:	4283      	cmp	r3, r0
 8014c54:	6011      	str	r1, [r2, #0]
 8014c56:	d1e0      	bne.n	8014c1a <_free_r+0x22>
 8014c58:	6818      	ldr	r0, [r3, #0]
 8014c5a:	685b      	ldr	r3, [r3, #4]
 8014c5c:	6053      	str	r3, [r2, #4]
 8014c5e:	4408      	add	r0, r1
 8014c60:	6010      	str	r0, [r2, #0]
 8014c62:	e7da      	b.n	8014c1a <_free_r+0x22>
 8014c64:	d902      	bls.n	8014c6c <_free_r+0x74>
 8014c66:	230c      	movs	r3, #12
 8014c68:	602b      	str	r3, [r5, #0]
 8014c6a:	e7d6      	b.n	8014c1a <_free_r+0x22>
 8014c6c:	6820      	ldr	r0, [r4, #0]
 8014c6e:	1821      	adds	r1, r4, r0
 8014c70:	428b      	cmp	r3, r1
 8014c72:	bf04      	itt	eq
 8014c74:	6819      	ldreq	r1, [r3, #0]
 8014c76:	685b      	ldreq	r3, [r3, #4]
 8014c78:	6063      	str	r3, [r4, #4]
 8014c7a:	bf04      	itt	eq
 8014c7c:	1809      	addeq	r1, r1, r0
 8014c7e:	6021      	streq	r1, [r4, #0]
 8014c80:	6054      	str	r4, [r2, #4]
 8014c82:	e7ca      	b.n	8014c1a <_free_r+0x22>
 8014c84:	bd38      	pop	{r3, r4, r5, pc}
 8014c86:	bf00      	nop
 8014c88:	20009244 	.word	0x20009244

08014c8c <malloc>:
 8014c8c:	4b02      	ldr	r3, [pc, #8]	@ (8014c98 <malloc+0xc>)
 8014c8e:	4601      	mov	r1, r0
 8014c90:	6818      	ldr	r0, [r3, #0]
 8014c92:	f000 b825 	b.w	8014ce0 <_malloc_r>
 8014c96:	bf00      	nop
 8014c98:	200000e0 	.word	0x200000e0

08014c9c <sbrk_aligned>:
 8014c9c:	b570      	push	{r4, r5, r6, lr}
 8014c9e:	4e0f      	ldr	r6, [pc, #60]	@ (8014cdc <sbrk_aligned+0x40>)
 8014ca0:	460c      	mov	r4, r1
 8014ca2:	6831      	ldr	r1, [r6, #0]
 8014ca4:	4605      	mov	r5, r0
 8014ca6:	b911      	cbnz	r1, 8014cae <sbrk_aligned+0x12>
 8014ca8:	f001 f9d2 	bl	8016050 <_sbrk_r>
 8014cac:	6030      	str	r0, [r6, #0]
 8014cae:	4621      	mov	r1, r4
 8014cb0:	4628      	mov	r0, r5
 8014cb2:	f001 f9cd 	bl	8016050 <_sbrk_r>
 8014cb6:	1c43      	adds	r3, r0, #1
 8014cb8:	d103      	bne.n	8014cc2 <sbrk_aligned+0x26>
 8014cba:	f04f 34ff 	mov.w	r4, #4294967295
 8014cbe:	4620      	mov	r0, r4
 8014cc0:	bd70      	pop	{r4, r5, r6, pc}
 8014cc2:	1cc4      	adds	r4, r0, #3
 8014cc4:	f024 0403 	bic.w	r4, r4, #3
 8014cc8:	42a0      	cmp	r0, r4
 8014cca:	d0f8      	beq.n	8014cbe <sbrk_aligned+0x22>
 8014ccc:	1a21      	subs	r1, r4, r0
 8014cce:	4628      	mov	r0, r5
 8014cd0:	f001 f9be 	bl	8016050 <_sbrk_r>
 8014cd4:	3001      	adds	r0, #1
 8014cd6:	d1f2      	bne.n	8014cbe <sbrk_aligned+0x22>
 8014cd8:	e7ef      	b.n	8014cba <sbrk_aligned+0x1e>
 8014cda:	bf00      	nop
 8014cdc:	20009240 	.word	0x20009240

08014ce0 <_malloc_r>:
 8014ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014ce4:	1ccd      	adds	r5, r1, #3
 8014ce6:	f025 0503 	bic.w	r5, r5, #3
 8014cea:	3508      	adds	r5, #8
 8014cec:	2d0c      	cmp	r5, #12
 8014cee:	bf38      	it	cc
 8014cf0:	250c      	movcc	r5, #12
 8014cf2:	2d00      	cmp	r5, #0
 8014cf4:	4606      	mov	r6, r0
 8014cf6:	db01      	blt.n	8014cfc <_malloc_r+0x1c>
 8014cf8:	42a9      	cmp	r1, r5
 8014cfa:	d904      	bls.n	8014d06 <_malloc_r+0x26>
 8014cfc:	230c      	movs	r3, #12
 8014cfe:	6033      	str	r3, [r6, #0]
 8014d00:	2000      	movs	r0, #0
 8014d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014d06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014ddc <_malloc_r+0xfc>
 8014d0a:	f000 f869 	bl	8014de0 <__malloc_lock>
 8014d0e:	f8d8 3000 	ldr.w	r3, [r8]
 8014d12:	461c      	mov	r4, r3
 8014d14:	bb44      	cbnz	r4, 8014d68 <_malloc_r+0x88>
 8014d16:	4629      	mov	r1, r5
 8014d18:	4630      	mov	r0, r6
 8014d1a:	f7ff ffbf 	bl	8014c9c <sbrk_aligned>
 8014d1e:	1c43      	adds	r3, r0, #1
 8014d20:	4604      	mov	r4, r0
 8014d22:	d158      	bne.n	8014dd6 <_malloc_r+0xf6>
 8014d24:	f8d8 4000 	ldr.w	r4, [r8]
 8014d28:	4627      	mov	r7, r4
 8014d2a:	2f00      	cmp	r7, #0
 8014d2c:	d143      	bne.n	8014db6 <_malloc_r+0xd6>
 8014d2e:	2c00      	cmp	r4, #0
 8014d30:	d04b      	beq.n	8014dca <_malloc_r+0xea>
 8014d32:	6823      	ldr	r3, [r4, #0]
 8014d34:	4639      	mov	r1, r7
 8014d36:	4630      	mov	r0, r6
 8014d38:	eb04 0903 	add.w	r9, r4, r3
 8014d3c:	f001 f988 	bl	8016050 <_sbrk_r>
 8014d40:	4581      	cmp	r9, r0
 8014d42:	d142      	bne.n	8014dca <_malloc_r+0xea>
 8014d44:	6821      	ldr	r1, [r4, #0]
 8014d46:	1a6d      	subs	r5, r5, r1
 8014d48:	4629      	mov	r1, r5
 8014d4a:	4630      	mov	r0, r6
 8014d4c:	f7ff ffa6 	bl	8014c9c <sbrk_aligned>
 8014d50:	3001      	adds	r0, #1
 8014d52:	d03a      	beq.n	8014dca <_malloc_r+0xea>
 8014d54:	6823      	ldr	r3, [r4, #0]
 8014d56:	442b      	add	r3, r5
 8014d58:	6023      	str	r3, [r4, #0]
 8014d5a:	f8d8 3000 	ldr.w	r3, [r8]
 8014d5e:	685a      	ldr	r2, [r3, #4]
 8014d60:	bb62      	cbnz	r2, 8014dbc <_malloc_r+0xdc>
 8014d62:	f8c8 7000 	str.w	r7, [r8]
 8014d66:	e00f      	b.n	8014d88 <_malloc_r+0xa8>
 8014d68:	6822      	ldr	r2, [r4, #0]
 8014d6a:	1b52      	subs	r2, r2, r5
 8014d6c:	d420      	bmi.n	8014db0 <_malloc_r+0xd0>
 8014d6e:	2a0b      	cmp	r2, #11
 8014d70:	d917      	bls.n	8014da2 <_malloc_r+0xc2>
 8014d72:	1961      	adds	r1, r4, r5
 8014d74:	42a3      	cmp	r3, r4
 8014d76:	6025      	str	r5, [r4, #0]
 8014d78:	bf18      	it	ne
 8014d7a:	6059      	strne	r1, [r3, #4]
 8014d7c:	6863      	ldr	r3, [r4, #4]
 8014d7e:	bf08      	it	eq
 8014d80:	f8c8 1000 	streq.w	r1, [r8]
 8014d84:	5162      	str	r2, [r4, r5]
 8014d86:	604b      	str	r3, [r1, #4]
 8014d88:	4630      	mov	r0, r6
 8014d8a:	f000 f82f 	bl	8014dec <__malloc_unlock>
 8014d8e:	f104 000b 	add.w	r0, r4, #11
 8014d92:	1d23      	adds	r3, r4, #4
 8014d94:	f020 0007 	bic.w	r0, r0, #7
 8014d98:	1ac2      	subs	r2, r0, r3
 8014d9a:	bf1c      	itt	ne
 8014d9c:	1a1b      	subne	r3, r3, r0
 8014d9e:	50a3      	strne	r3, [r4, r2]
 8014da0:	e7af      	b.n	8014d02 <_malloc_r+0x22>
 8014da2:	6862      	ldr	r2, [r4, #4]
 8014da4:	42a3      	cmp	r3, r4
 8014da6:	bf0c      	ite	eq
 8014da8:	f8c8 2000 	streq.w	r2, [r8]
 8014dac:	605a      	strne	r2, [r3, #4]
 8014dae:	e7eb      	b.n	8014d88 <_malloc_r+0xa8>
 8014db0:	4623      	mov	r3, r4
 8014db2:	6864      	ldr	r4, [r4, #4]
 8014db4:	e7ae      	b.n	8014d14 <_malloc_r+0x34>
 8014db6:	463c      	mov	r4, r7
 8014db8:	687f      	ldr	r7, [r7, #4]
 8014dba:	e7b6      	b.n	8014d2a <_malloc_r+0x4a>
 8014dbc:	461a      	mov	r2, r3
 8014dbe:	685b      	ldr	r3, [r3, #4]
 8014dc0:	42a3      	cmp	r3, r4
 8014dc2:	d1fb      	bne.n	8014dbc <_malloc_r+0xdc>
 8014dc4:	2300      	movs	r3, #0
 8014dc6:	6053      	str	r3, [r2, #4]
 8014dc8:	e7de      	b.n	8014d88 <_malloc_r+0xa8>
 8014dca:	230c      	movs	r3, #12
 8014dcc:	6033      	str	r3, [r6, #0]
 8014dce:	4630      	mov	r0, r6
 8014dd0:	f000 f80c 	bl	8014dec <__malloc_unlock>
 8014dd4:	e794      	b.n	8014d00 <_malloc_r+0x20>
 8014dd6:	6005      	str	r5, [r0, #0]
 8014dd8:	e7d6      	b.n	8014d88 <_malloc_r+0xa8>
 8014dda:	bf00      	nop
 8014ddc:	20009244 	.word	0x20009244

08014de0 <__malloc_lock>:
 8014de0:	4801      	ldr	r0, [pc, #4]	@ (8014de8 <__malloc_lock+0x8>)
 8014de2:	f7ff bef2 	b.w	8014bca <__retarget_lock_acquire_recursive>
 8014de6:	bf00      	nop
 8014de8:	2000923c 	.word	0x2000923c

08014dec <__malloc_unlock>:
 8014dec:	4801      	ldr	r0, [pc, #4]	@ (8014df4 <__malloc_unlock+0x8>)
 8014dee:	f7ff beed 	b.w	8014bcc <__retarget_lock_release_recursive>
 8014df2:	bf00      	nop
 8014df4:	2000923c 	.word	0x2000923c

08014df8 <__ssputs_r>:
 8014df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014dfc:	688e      	ldr	r6, [r1, #8]
 8014dfe:	461f      	mov	r7, r3
 8014e00:	42be      	cmp	r6, r7
 8014e02:	680b      	ldr	r3, [r1, #0]
 8014e04:	4682      	mov	sl, r0
 8014e06:	460c      	mov	r4, r1
 8014e08:	4690      	mov	r8, r2
 8014e0a:	d82d      	bhi.n	8014e68 <__ssputs_r+0x70>
 8014e0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014e10:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014e14:	d026      	beq.n	8014e64 <__ssputs_r+0x6c>
 8014e16:	6965      	ldr	r5, [r4, #20]
 8014e18:	6909      	ldr	r1, [r1, #16]
 8014e1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014e1e:	eba3 0901 	sub.w	r9, r3, r1
 8014e22:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014e26:	1c7b      	adds	r3, r7, #1
 8014e28:	444b      	add	r3, r9
 8014e2a:	106d      	asrs	r5, r5, #1
 8014e2c:	429d      	cmp	r5, r3
 8014e2e:	bf38      	it	cc
 8014e30:	461d      	movcc	r5, r3
 8014e32:	0553      	lsls	r3, r2, #21
 8014e34:	d527      	bpl.n	8014e86 <__ssputs_r+0x8e>
 8014e36:	4629      	mov	r1, r5
 8014e38:	f7ff ff52 	bl	8014ce0 <_malloc_r>
 8014e3c:	4606      	mov	r6, r0
 8014e3e:	b360      	cbz	r0, 8014e9a <__ssputs_r+0xa2>
 8014e40:	6921      	ldr	r1, [r4, #16]
 8014e42:	464a      	mov	r2, r9
 8014e44:	f7ff fec3 	bl	8014bce <memcpy>
 8014e48:	89a3      	ldrh	r3, [r4, #12]
 8014e4a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014e4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014e52:	81a3      	strh	r3, [r4, #12]
 8014e54:	6126      	str	r6, [r4, #16]
 8014e56:	6165      	str	r5, [r4, #20]
 8014e58:	444e      	add	r6, r9
 8014e5a:	eba5 0509 	sub.w	r5, r5, r9
 8014e5e:	6026      	str	r6, [r4, #0]
 8014e60:	60a5      	str	r5, [r4, #8]
 8014e62:	463e      	mov	r6, r7
 8014e64:	42be      	cmp	r6, r7
 8014e66:	d900      	bls.n	8014e6a <__ssputs_r+0x72>
 8014e68:	463e      	mov	r6, r7
 8014e6a:	6820      	ldr	r0, [r4, #0]
 8014e6c:	4632      	mov	r2, r6
 8014e6e:	4641      	mov	r1, r8
 8014e70:	f7ff fd22 	bl	80148b8 <memmove>
 8014e74:	68a3      	ldr	r3, [r4, #8]
 8014e76:	1b9b      	subs	r3, r3, r6
 8014e78:	60a3      	str	r3, [r4, #8]
 8014e7a:	6823      	ldr	r3, [r4, #0]
 8014e7c:	4433      	add	r3, r6
 8014e7e:	6023      	str	r3, [r4, #0]
 8014e80:	2000      	movs	r0, #0
 8014e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e86:	462a      	mov	r2, r5
 8014e88:	f001 f8f2 	bl	8016070 <_realloc_r>
 8014e8c:	4606      	mov	r6, r0
 8014e8e:	2800      	cmp	r0, #0
 8014e90:	d1e0      	bne.n	8014e54 <__ssputs_r+0x5c>
 8014e92:	6921      	ldr	r1, [r4, #16]
 8014e94:	4650      	mov	r0, sl
 8014e96:	f7ff feaf 	bl	8014bf8 <_free_r>
 8014e9a:	230c      	movs	r3, #12
 8014e9c:	f8ca 3000 	str.w	r3, [sl]
 8014ea0:	89a3      	ldrh	r3, [r4, #12]
 8014ea2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014ea6:	81a3      	strh	r3, [r4, #12]
 8014ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8014eac:	e7e9      	b.n	8014e82 <__ssputs_r+0x8a>
	...

08014eb0 <_svfiprintf_r>:
 8014eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014eb4:	4698      	mov	r8, r3
 8014eb6:	898b      	ldrh	r3, [r1, #12]
 8014eb8:	061b      	lsls	r3, r3, #24
 8014eba:	b09d      	sub	sp, #116	@ 0x74
 8014ebc:	4607      	mov	r7, r0
 8014ebe:	460d      	mov	r5, r1
 8014ec0:	4614      	mov	r4, r2
 8014ec2:	d510      	bpl.n	8014ee6 <_svfiprintf_r+0x36>
 8014ec4:	690b      	ldr	r3, [r1, #16]
 8014ec6:	b973      	cbnz	r3, 8014ee6 <_svfiprintf_r+0x36>
 8014ec8:	2140      	movs	r1, #64	@ 0x40
 8014eca:	f7ff ff09 	bl	8014ce0 <_malloc_r>
 8014ece:	6028      	str	r0, [r5, #0]
 8014ed0:	6128      	str	r0, [r5, #16]
 8014ed2:	b930      	cbnz	r0, 8014ee2 <_svfiprintf_r+0x32>
 8014ed4:	230c      	movs	r3, #12
 8014ed6:	603b      	str	r3, [r7, #0]
 8014ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8014edc:	b01d      	add	sp, #116	@ 0x74
 8014ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ee2:	2340      	movs	r3, #64	@ 0x40
 8014ee4:	616b      	str	r3, [r5, #20]
 8014ee6:	2300      	movs	r3, #0
 8014ee8:	9309      	str	r3, [sp, #36]	@ 0x24
 8014eea:	2320      	movs	r3, #32
 8014eec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014ef0:	f8cd 800c 	str.w	r8, [sp, #12]
 8014ef4:	2330      	movs	r3, #48	@ 0x30
 8014ef6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015094 <_svfiprintf_r+0x1e4>
 8014efa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014efe:	f04f 0901 	mov.w	r9, #1
 8014f02:	4623      	mov	r3, r4
 8014f04:	469a      	mov	sl, r3
 8014f06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014f0a:	b10a      	cbz	r2, 8014f10 <_svfiprintf_r+0x60>
 8014f0c:	2a25      	cmp	r2, #37	@ 0x25
 8014f0e:	d1f9      	bne.n	8014f04 <_svfiprintf_r+0x54>
 8014f10:	ebba 0b04 	subs.w	fp, sl, r4
 8014f14:	d00b      	beq.n	8014f2e <_svfiprintf_r+0x7e>
 8014f16:	465b      	mov	r3, fp
 8014f18:	4622      	mov	r2, r4
 8014f1a:	4629      	mov	r1, r5
 8014f1c:	4638      	mov	r0, r7
 8014f1e:	f7ff ff6b 	bl	8014df8 <__ssputs_r>
 8014f22:	3001      	adds	r0, #1
 8014f24:	f000 80a7 	beq.w	8015076 <_svfiprintf_r+0x1c6>
 8014f28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014f2a:	445a      	add	r2, fp
 8014f2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8014f2e:	f89a 3000 	ldrb.w	r3, [sl]
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	f000 809f 	beq.w	8015076 <_svfiprintf_r+0x1c6>
 8014f38:	2300      	movs	r3, #0
 8014f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8014f3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014f42:	f10a 0a01 	add.w	sl, sl, #1
 8014f46:	9304      	str	r3, [sp, #16]
 8014f48:	9307      	str	r3, [sp, #28]
 8014f4a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014f4e:	931a      	str	r3, [sp, #104]	@ 0x68
 8014f50:	4654      	mov	r4, sl
 8014f52:	2205      	movs	r2, #5
 8014f54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014f58:	484e      	ldr	r0, [pc, #312]	@ (8015094 <_svfiprintf_r+0x1e4>)
 8014f5a:	f7eb f951 	bl	8000200 <memchr>
 8014f5e:	9a04      	ldr	r2, [sp, #16]
 8014f60:	b9d8      	cbnz	r0, 8014f9a <_svfiprintf_r+0xea>
 8014f62:	06d0      	lsls	r0, r2, #27
 8014f64:	bf44      	itt	mi
 8014f66:	2320      	movmi	r3, #32
 8014f68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014f6c:	0711      	lsls	r1, r2, #28
 8014f6e:	bf44      	itt	mi
 8014f70:	232b      	movmi	r3, #43	@ 0x2b
 8014f72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014f76:	f89a 3000 	ldrb.w	r3, [sl]
 8014f7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8014f7c:	d015      	beq.n	8014faa <_svfiprintf_r+0xfa>
 8014f7e:	9a07      	ldr	r2, [sp, #28]
 8014f80:	4654      	mov	r4, sl
 8014f82:	2000      	movs	r0, #0
 8014f84:	f04f 0c0a 	mov.w	ip, #10
 8014f88:	4621      	mov	r1, r4
 8014f8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014f8e:	3b30      	subs	r3, #48	@ 0x30
 8014f90:	2b09      	cmp	r3, #9
 8014f92:	d94b      	bls.n	801502c <_svfiprintf_r+0x17c>
 8014f94:	b1b0      	cbz	r0, 8014fc4 <_svfiprintf_r+0x114>
 8014f96:	9207      	str	r2, [sp, #28]
 8014f98:	e014      	b.n	8014fc4 <_svfiprintf_r+0x114>
 8014f9a:	eba0 0308 	sub.w	r3, r0, r8
 8014f9e:	fa09 f303 	lsl.w	r3, r9, r3
 8014fa2:	4313      	orrs	r3, r2
 8014fa4:	9304      	str	r3, [sp, #16]
 8014fa6:	46a2      	mov	sl, r4
 8014fa8:	e7d2      	b.n	8014f50 <_svfiprintf_r+0xa0>
 8014faa:	9b03      	ldr	r3, [sp, #12]
 8014fac:	1d19      	adds	r1, r3, #4
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	9103      	str	r1, [sp, #12]
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	bfbb      	ittet	lt
 8014fb6:	425b      	neglt	r3, r3
 8014fb8:	f042 0202 	orrlt.w	r2, r2, #2
 8014fbc:	9307      	strge	r3, [sp, #28]
 8014fbe:	9307      	strlt	r3, [sp, #28]
 8014fc0:	bfb8      	it	lt
 8014fc2:	9204      	strlt	r2, [sp, #16]
 8014fc4:	7823      	ldrb	r3, [r4, #0]
 8014fc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8014fc8:	d10a      	bne.n	8014fe0 <_svfiprintf_r+0x130>
 8014fca:	7863      	ldrb	r3, [r4, #1]
 8014fcc:	2b2a      	cmp	r3, #42	@ 0x2a
 8014fce:	d132      	bne.n	8015036 <_svfiprintf_r+0x186>
 8014fd0:	9b03      	ldr	r3, [sp, #12]
 8014fd2:	1d1a      	adds	r2, r3, #4
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	9203      	str	r2, [sp, #12]
 8014fd8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014fdc:	3402      	adds	r4, #2
 8014fde:	9305      	str	r3, [sp, #20]
 8014fe0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80150a4 <_svfiprintf_r+0x1f4>
 8014fe4:	7821      	ldrb	r1, [r4, #0]
 8014fe6:	2203      	movs	r2, #3
 8014fe8:	4650      	mov	r0, sl
 8014fea:	f7eb f909 	bl	8000200 <memchr>
 8014fee:	b138      	cbz	r0, 8015000 <_svfiprintf_r+0x150>
 8014ff0:	9b04      	ldr	r3, [sp, #16]
 8014ff2:	eba0 000a 	sub.w	r0, r0, sl
 8014ff6:	2240      	movs	r2, #64	@ 0x40
 8014ff8:	4082      	lsls	r2, r0
 8014ffa:	4313      	orrs	r3, r2
 8014ffc:	3401      	adds	r4, #1
 8014ffe:	9304      	str	r3, [sp, #16]
 8015000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015004:	4824      	ldr	r0, [pc, #144]	@ (8015098 <_svfiprintf_r+0x1e8>)
 8015006:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801500a:	2206      	movs	r2, #6
 801500c:	f7eb f8f8 	bl	8000200 <memchr>
 8015010:	2800      	cmp	r0, #0
 8015012:	d036      	beq.n	8015082 <_svfiprintf_r+0x1d2>
 8015014:	4b21      	ldr	r3, [pc, #132]	@ (801509c <_svfiprintf_r+0x1ec>)
 8015016:	bb1b      	cbnz	r3, 8015060 <_svfiprintf_r+0x1b0>
 8015018:	9b03      	ldr	r3, [sp, #12]
 801501a:	3307      	adds	r3, #7
 801501c:	f023 0307 	bic.w	r3, r3, #7
 8015020:	3308      	adds	r3, #8
 8015022:	9303      	str	r3, [sp, #12]
 8015024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015026:	4433      	add	r3, r6
 8015028:	9309      	str	r3, [sp, #36]	@ 0x24
 801502a:	e76a      	b.n	8014f02 <_svfiprintf_r+0x52>
 801502c:	fb0c 3202 	mla	r2, ip, r2, r3
 8015030:	460c      	mov	r4, r1
 8015032:	2001      	movs	r0, #1
 8015034:	e7a8      	b.n	8014f88 <_svfiprintf_r+0xd8>
 8015036:	2300      	movs	r3, #0
 8015038:	3401      	adds	r4, #1
 801503a:	9305      	str	r3, [sp, #20]
 801503c:	4619      	mov	r1, r3
 801503e:	f04f 0c0a 	mov.w	ip, #10
 8015042:	4620      	mov	r0, r4
 8015044:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015048:	3a30      	subs	r2, #48	@ 0x30
 801504a:	2a09      	cmp	r2, #9
 801504c:	d903      	bls.n	8015056 <_svfiprintf_r+0x1a6>
 801504e:	2b00      	cmp	r3, #0
 8015050:	d0c6      	beq.n	8014fe0 <_svfiprintf_r+0x130>
 8015052:	9105      	str	r1, [sp, #20]
 8015054:	e7c4      	b.n	8014fe0 <_svfiprintf_r+0x130>
 8015056:	fb0c 2101 	mla	r1, ip, r1, r2
 801505a:	4604      	mov	r4, r0
 801505c:	2301      	movs	r3, #1
 801505e:	e7f0      	b.n	8015042 <_svfiprintf_r+0x192>
 8015060:	ab03      	add	r3, sp, #12
 8015062:	9300      	str	r3, [sp, #0]
 8015064:	462a      	mov	r2, r5
 8015066:	4b0e      	ldr	r3, [pc, #56]	@ (80150a0 <_svfiprintf_r+0x1f0>)
 8015068:	a904      	add	r1, sp, #16
 801506a:	4638      	mov	r0, r7
 801506c:	f3af 8000 	nop.w
 8015070:	1c42      	adds	r2, r0, #1
 8015072:	4606      	mov	r6, r0
 8015074:	d1d6      	bne.n	8015024 <_svfiprintf_r+0x174>
 8015076:	89ab      	ldrh	r3, [r5, #12]
 8015078:	065b      	lsls	r3, r3, #25
 801507a:	f53f af2d 	bmi.w	8014ed8 <_svfiprintf_r+0x28>
 801507e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015080:	e72c      	b.n	8014edc <_svfiprintf_r+0x2c>
 8015082:	ab03      	add	r3, sp, #12
 8015084:	9300      	str	r3, [sp, #0]
 8015086:	462a      	mov	r2, r5
 8015088:	4b05      	ldr	r3, [pc, #20]	@ (80150a0 <_svfiprintf_r+0x1f0>)
 801508a:	a904      	add	r1, sp, #16
 801508c:	4638      	mov	r0, r7
 801508e:	f000 fb8b 	bl	80157a8 <_printf_i>
 8015092:	e7ed      	b.n	8015070 <_svfiprintf_r+0x1c0>
 8015094:	080180ac 	.word	0x080180ac
 8015098:	080180b6 	.word	0x080180b6
 801509c:	00000000 	.word	0x00000000
 80150a0:	08014df9 	.word	0x08014df9
 80150a4:	080180b2 	.word	0x080180b2

080150a8 <_sungetc_r>:
 80150a8:	b538      	push	{r3, r4, r5, lr}
 80150aa:	1c4b      	adds	r3, r1, #1
 80150ac:	4614      	mov	r4, r2
 80150ae:	d103      	bne.n	80150b8 <_sungetc_r+0x10>
 80150b0:	f04f 35ff 	mov.w	r5, #4294967295
 80150b4:	4628      	mov	r0, r5
 80150b6:	bd38      	pop	{r3, r4, r5, pc}
 80150b8:	8993      	ldrh	r3, [r2, #12]
 80150ba:	f023 0320 	bic.w	r3, r3, #32
 80150be:	8193      	strh	r3, [r2, #12]
 80150c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80150c2:	6852      	ldr	r2, [r2, #4]
 80150c4:	b2cd      	uxtb	r5, r1
 80150c6:	b18b      	cbz	r3, 80150ec <_sungetc_r+0x44>
 80150c8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80150ca:	4293      	cmp	r3, r2
 80150cc:	dd08      	ble.n	80150e0 <_sungetc_r+0x38>
 80150ce:	6823      	ldr	r3, [r4, #0]
 80150d0:	1e5a      	subs	r2, r3, #1
 80150d2:	6022      	str	r2, [r4, #0]
 80150d4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80150d8:	6863      	ldr	r3, [r4, #4]
 80150da:	3301      	adds	r3, #1
 80150dc:	6063      	str	r3, [r4, #4]
 80150de:	e7e9      	b.n	80150b4 <_sungetc_r+0xc>
 80150e0:	4621      	mov	r1, r4
 80150e2:	f000 ff14 	bl	8015f0e <__submore>
 80150e6:	2800      	cmp	r0, #0
 80150e8:	d0f1      	beq.n	80150ce <_sungetc_r+0x26>
 80150ea:	e7e1      	b.n	80150b0 <_sungetc_r+0x8>
 80150ec:	6921      	ldr	r1, [r4, #16]
 80150ee:	6823      	ldr	r3, [r4, #0]
 80150f0:	b151      	cbz	r1, 8015108 <_sungetc_r+0x60>
 80150f2:	4299      	cmp	r1, r3
 80150f4:	d208      	bcs.n	8015108 <_sungetc_r+0x60>
 80150f6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80150fa:	42a9      	cmp	r1, r5
 80150fc:	d104      	bne.n	8015108 <_sungetc_r+0x60>
 80150fe:	3b01      	subs	r3, #1
 8015100:	3201      	adds	r2, #1
 8015102:	6023      	str	r3, [r4, #0]
 8015104:	6062      	str	r2, [r4, #4]
 8015106:	e7d5      	b.n	80150b4 <_sungetc_r+0xc>
 8015108:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801510c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015110:	6363      	str	r3, [r4, #52]	@ 0x34
 8015112:	2303      	movs	r3, #3
 8015114:	63a3      	str	r3, [r4, #56]	@ 0x38
 8015116:	4623      	mov	r3, r4
 8015118:	f803 5f46 	strb.w	r5, [r3, #70]!
 801511c:	6023      	str	r3, [r4, #0]
 801511e:	2301      	movs	r3, #1
 8015120:	e7dc      	b.n	80150dc <_sungetc_r+0x34>

08015122 <__ssrefill_r>:
 8015122:	b510      	push	{r4, lr}
 8015124:	460c      	mov	r4, r1
 8015126:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8015128:	b169      	cbz	r1, 8015146 <__ssrefill_r+0x24>
 801512a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801512e:	4299      	cmp	r1, r3
 8015130:	d001      	beq.n	8015136 <__ssrefill_r+0x14>
 8015132:	f7ff fd61 	bl	8014bf8 <_free_r>
 8015136:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015138:	6063      	str	r3, [r4, #4]
 801513a:	2000      	movs	r0, #0
 801513c:	6360      	str	r0, [r4, #52]	@ 0x34
 801513e:	b113      	cbz	r3, 8015146 <__ssrefill_r+0x24>
 8015140:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8015142:	6023      	str	r3, [r4, #0]
 8015144:	bd10      	pop	{r4, pc}
 8015146:	6923      	ldr	r3, [r4, #16]
 8015148:	6023      	str	r3, [r4, #0]
 801514a:	2300      	movs	r3, #0
 801514c:	6063      	str	r3, [r4, #4]
 801514e:	89a3      	ldrh	r3, [r4, #12]
 8015150:	f043 0320 	orr.w	r3, r3, #32
 8015154:	81a3      	strh	r3, [r4, #12]
 8015156:	f04f 30ff 	mov.w	r0, #4294967295
 801515a:	e7f3      	b.n	8015144 <__ssrefill_r+0x22>

0801515c <__ssvfiscanf_r>:
 801515c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015160:	460c      	mov	r4, r1
 8015162:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8015166:	2100      	movs	r1, #0
 8015168:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801516c:	49a6      	ldr	r1, [pc, #664]	@ (8015408 <__ssvfiscanf_r+0x2ac>)
 801516e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8015170:	f10d 0804 	add.w	r8, sp, #4
 8015174:	49a5      	ldr	r1, [pc, #660]	@ (801540c <__ssvfiscanf_r+0x2b0>)
 8015176:	4fa6      	ldr	r7, [pc, #664]	@ (8015410 <__ssvfiscanf_r+0x2b4>)
 8015178:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801517c:	4606      	mov	r6, r0
 801517e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8015180:	9300      	str	r3, [sp, #0]
 8015182:	f892 9000 	ldrb.w	r9, [r2]
 8015186:	f1b9 0f00 	cmp.w	r9, #0
 801518a:	f000 8158 	beq.w	801543e <__ssvfiscanf_r+0x2e2>
 801518e:	f817 3009 	ldrb.w	r3, [r7, r9]
 8015192:	f013 0308 	ands.w	r3, r3, #8
 8015196:	f102 0501 	add.w	r5, r2, #1
 801519a:	d019      	beq.n	80151d0 <__ssvfiscanf_r+0x74>
 801519c:	6863      	ldr	r3, [r4, #4]
 801519e:	2b00      	cmp	r3, #0
 80151a0:	dd0f      	ble.n	80151c2 <__ssvfiscanf_r+0x66>
 80151a2:	6823      	ldr	r3, [r4, #0]
 80151a4:	781a      	ldrb	r2, [r3, #0]
 80151a6:	5cba      	ldrb	r2, [r7, r2]
 80151a8:	0712      	lsls	r2, r2, #28
 80151aa:	d401      	bmi.n	80151b0 <__ssvfiscanf_r+0x54>
 80151ac:	462a      	mov	r2, r5
 80151ae:	e7e8      	b.n	8015182 <__ssvfiscanf_r+0x26>
 80151b0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80151b2:	3201      	adds	r2, #1
 80151b4:	9245      	str	r2, [sp, #276]	@ 0x114
 80151b6:	6862      	ldr	r2, [r4, #4]
 80151b8:	3301      	adds	r3, #1
 80151ba:	3a01      	subs	r2, #1
 80151bc:	6062      	str	r2, [r4, #4]
 80151be:	6023      	str	r3, [r4, #0]
 80151c0:	e7ec      	b.n	801519c <__ssvfiscanf_r+0x40>
 80151c2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80151c4:	4621      	mov	r1, r4
 80151c6:	4630      	mov	r0, r6
 80151c8:	4798      	blx	r3
 80151ca:	2800      	cmp	r0, #0
 80151cc:	d0e9      	beq.n	80151a2 <__ssvfiscanf_r+0x46>
 80151ce:	e7ed      	b.n	80151ac <__ssvfiscanf_r+0x50>
 80151d0:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80151d4:	f040 8085 	bne.w	80152e2 <__ssvfiscanf_r+0x186>
 80151d8:	9341      	str	r3, [sp, #260]	@ 0x104
 80151da:	9343      	str	r3, [sp, #268]	@ 0x10c
 80151dc:	7853      	ldrb	r3, [r2, #1]
 80151de:	2b2a      	cmp	r3, #42	@ 0x2a
 80151e0:	bf02      	ittt	eq
 80151e2:	2310      	moveq	r3, #16
 80151e4:	1c95      	addeq	r5, r2, #2
 80151e6:	9341      	streq	r3, [sp, #260]	@ 0x104
 80151e8:	220a      	movs	r2, #10
 80151ea:	46aa      	mov	sl, r5
 80151ec:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80151f0:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80151f4:	2b09      	cmp	r3, #9
 80151f6:	d91e      	bls.n	8015236 <__ssvfiscanf_r+0xda>
 80151f8:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8015414 <__ssvfiscanf_r+0x2b8>
 80151fc:	2203      	movs	r2, #3
 80151fe:	4658      	mov	r0, fp
 8015200:	f7ea fffe 	bl	8000200 <memchr>
 8015204:	b138      	cbz	r0, 8015216 <__ssvfiscanf_r+0xba>
 8015206:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015208:	eba0 000b 	sub.w	r0, r0, fp
 801520c:	2301      	movs	r3, #1
 801520e:	4083      	lsls	r3, r0
 8015210:	4313      	orrs	r3, r2
 8015212:	9341      	str	r3, [sp, #260]	@ 0x104
 8015214:	4655      	mov	r5, sl
 8015216:	f815 3b01 	ldrb.w	r3, [r5], #1
 801521a:	2b78      	cmp	r3, #120	@ 0x78
 801521c:	d806      	bhi.n	801522c <__ssvfiscanf_r+0xd0>
 801521e:	2b57      	cmp	r3, #87	@ 0x57
 8015220:	d810      	bhi.n	8015244 <__ssvfiscanf_r+0xe8>
 8015222:	2b25      	cmp	r3, #37	@ 0x25
 8015224:	d05d      	beq.n	80152e2 <__ssvfiscanf_r+0x186>
 8015226:	d857      	bhi.n	80152d8 <__ssvfiscanf_r+0x17c>
 8015228:	2b00      	cmp	r3, #0
 801522a:	d075      	beq.n	8015318 <__ssvfiscanf_r+0x1bc>
 801522c:	2303      	movs	r3, #3
 801522e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8015230:	230a      	movs	r3, #10
 8015232:	9342      	str	r3, [sp, #264]	@ 0x108
 8015234:	e088      	b.n	8015348 <__ssvfiscanf_r+0x1ec>
 8015236:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8015238:	fb02 1103 	mla	r1, r2, r3, r1
 801523c:	3930      	subs	r1, #48	@ 0x30
 801523e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8015240:	4655      	mov	r5, sl
 8015242:	e7d2      	b.n	80151ea <__ssvfiscanf_r+0x8e>
 8015244:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8015248:	2a20      	cmp	r2, #32
 801524a:	d8ef      	bhi.n	801522c <__ssvfiscanf_r+0xd0>
 801524c:	a101      	add	r1, pc, #4	@ (adr r1, 8015254 <__ssvfiscanf_r+0xf8>)
 801524e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8015252:	bf00      	nop
 8015254:	08015327 	.word	0x08015327
 8015258:	0801522d 	.word	0x0801522d
 801525c:	0801522d 	.word	0x0801522d
 8015260:	08015381 	.word	0x08015381
 8015264:	0801522d 	.word	0x0801522d
 8015268:	0801522d 	.word	0x0801522d
 801526c:	0801522d 	.word	0x0801522d
 8015270:	0801522d 	.word	0x0801522d
 8015274:	0801522d 	.word	0x0801522d
 8015278:	0801522d 	.word	0x0801522d
 801527c:	0801522d 	.word	0x0801522d
 8015280:	08015397 	.word	0x08015397
 8015284:	0801537d 	.word	0x0801537d
 8015288:	080152df 	.word	0x080152df
 801528c:	080152df 	.word	0x080152df
 8015290:	080152df 	.word	0x080152df
 8015294:	0801522d 	.word	0x0801522d
 8015298:	08015339 	.word	0x08015339
 801529c:	0801522d 	.word	0x0801522d
 80152a0:	0801522d 	.word	0x0801522d
 80152a4:	0801522d 	.word	0x0801522d
 80152a8:	0801522d 	.word	0x0801522d
 80152ac:	080153a7 	.word	0x080153a7
 80152b0:	08015341 	.word	0x08015341
 80152b4:	0801531f 	.word	0x0801531f
 80152b8:	0801522d 	.word	0x0801522d
 80152bc:	0801522d 	.word	0x0801522d
 80152c0:	080153a3 	.word	0x080153a3
 80152c4:	0801522d 	.word	0x0801522d
 80152c8:	0801537d 	.word	0x0801537d
 80152cc:	0801522d 	.word	0x0801522d
 80152d0:	0801522d 	.word	0x0801522d
 80152d4:	08015327 	.word	0x08015327
 80152d8:	3b45      	subs	r3, #69	@ 0x45
 80152da:	2b02      	cmp	r3, #2
 80152dc:	d8a6      	bhi.n	801522c <__ssvfiscanf_r+0xd0>
 80152de:	2305      	movs	r3, #5
 80152e0:	e031      	b.n	8015346 <__ssvfiscanf_r+0x1ea>
 80152e2:	6863      	ldr	r3, [r4, #4]
 80152e4:	2b00      	cmp	r3, #0
 80152e6:	dd0d      	ble.n	8015304 <__ssvfiscanf_r+0x1a8>
 80152e8:	6823      	ldr	r3, [r4, #0]
 80152ea:	781a      	ldrb	r2, [r3, #0]
 80152ec:	454a      	cmp	r2, r9
 80152ee:	f040 80a6 	bne.w	801543e <__ssvfiscanf_r+0x2e2>
 80152f2:	3301      	adds	r3, #1
 80152f4:	6862      	ldr	r2, [r4, #4]
 80152f6:	6023      	str	r3, [r4, #0]
 80152f8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80152fa:	3a01      	subs	r2, #1
 80152fc:	3301      	adds	r3, #1
 80152fe:	6062      	str	r2, [r4, #4]
 8015300:	9345      	str	r3, [sp, #276]	@ 0x114
 8015302:	e753      	b.n	80151ac <__ssvfiscanf_r+0x50>
 8015304:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8015306:	4621      	mov	r1, r4
 8015308:	4630      	mov	r0, r6
 801530a:	4798      	blx	r3
 801530c:	2800      	cmp	r0, #0
 801530e:	d0eb      	beq.n	80152e8 <__ssvfiscanf_r+0x18c>
 8015310:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8015312:	2800      	cmp	r0, #0
 8015314:	f040 808b 	bne.w	801542e <__ssvfiscanf_r+0x2d2>
 8015318:	f04f 30ff 	mov.w	r0, #4294967295
 801531c:	e08b      	b.n	8015436 <__ssvfiscanf_r+0x2da>
 801531e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015320:	f042 0220 	orr.w	r2, r2, #32
 8015324:	9241      	str	r2, [sp, #260]	@ 0x104
 8015326:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015328:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801532c:	9241      	str	r2, [sp, #260]	@ 0x104
 801532e:	2210      	movs	r2, #16
 8015330:	2b6e      	cmp	r3, #110	@ 0x6e
 8015332:	9242      	str	r2, [sp, #264]	@ 0x108
 8015334:	d902      	bls.n	801533c <__ssvfiscanf_r+0x1e0>
 8015336:	e005      	b.n	8015344 <__ssvfiscanf_r+0x1e8>
 8015338:	2300      	movs	r3, #0
 801533a:	9342      	str	r3, [sp, #264]	@ 0x108
 801533c:	2303      	movs	r3, #3
 801533e:	e002      	b.n	8015346 <__ssvfiscanf_r+0x1ea>
 8015340:	2308      	movs	r3, #8
 8015342:	9342      	str	r3, [sp, #264]	@ 0x108
 8015344:	2304      	movs	r3, #4
 8015346:	9347      	str	r3, [sp, #284]	@ 0x11c
 8015348:	6863      	ldr	r3, [r4, #4]
 801534a:	2b00      	cmp	r3, #0
 801534c:	dd39      	ble.n	80153c2 <__ssvfiscanf_r+0x266>
 801534e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8015350:	0659      	lsls	r1, r3, #25
 8015352:	d404      	bmi.n	801535e <__ssvfiscanf_r+0x202>
 8015354:	6823      	ldr	r3, [r4, #0]
 8015356:	781a      	ldrb	r2, [r3, #0]
 8015358:	5cba      	ldrb	r2, [r7, r2]
 801535a:	0712      	lsls	r2, r2, #28
 801535c:	d438      	bmi.n	80153d0 <__ssvfiscanf_r+0x274>
 801535e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8015360:	2b02      	cmp	r3, #2
 8015362:	dc47      	bgt.n	80153f4 <__ssvfiscanf_r+0x298>
 8015364:	466b      	mov	r3, sp
 8015366:	4622      	mov	r2, r4
 8015368:	a941      	add	r1, sp, #260	@ 0x104
 801536a:	4630      	mov	r0, r6
 801536c:	f000 fb3a 	bl	80159e4 <_scanf_chars>
 8015370:	2801      	cmp	r0, #1
 8015372:	d064      	beq.n	801543e <__ssvfiscanf_r+0x2e2>
 8015374:	2802      	cmp	r0, #2
 8015376:	f47f af19 	bne.w	80151ac <__ssvfiscanf_r+0x50>
 801537a:	e7c9      	b.n	8015310 <__ssvfiscanf_r+0x1b4>
 801537c:	220a      	movs	r2, #10
 801537e:	e7d7      	b.n	8015330 <__ssvfiscanf_r+0x1d4>
 8015380:	4629      	mov	r1, r5
 8015382:	4640      	mov	r0, r8
 8015384:	f000 fd8a 	bl	8015e9c <__sccl>
 8015388:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801538a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801538e:	9341      	str	r3, [sp, #260]	@ 0x104
 8015390:	4605      	mov	r5, r0
 8015392:	2301      	movs	r3, #1
 8015394:	e7d7      	b.n	8015346 <__ssvfiscanf_r+0x1ea>
 8015396:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8015398:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801539c:	9341      	str	r3, [sp, #260]	@ 0x104
 801539e:	2300      	movs	r3, #0
 80153a0:	e7d1      	b.n	8015346 <__ssvfiscanf_r+0x1ea>
 80153a2:	2302      	movs	r3, #2
 80153a4:	e7cf      	b.n	8015346 <__ssvfiscanf_r+0x1ea>
 80153a6:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80153a8:	06c3      	lsls	r3, r0, #27
 80153aa:	f53f aeff 	bmi.w	80151ac <__ssvfiscanf_r+0x50>
 80153ae:	9b00      	ldr	r3, [sp, #0]
 80153b0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80153b2:	1d19      	adds	r1, r3, #4
 80153b4:	9100      	str	r1, [sp, #0]
 80153b6:	681b      	ldr	r3, [r3, #0]
 80153b8:	07c0      	lsls	r0, r0, #31
 80153ba:	bf4c      	ite	mi
 80153bc:	801a      	strhmi	r2, [r3, #0]
 80153be:	601a      	strpl	r2, [r3, #0]
 80153c0:	e6f4      	b.n	80151ac <__ssvfiscanf_r+0x50>
 80153c2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80153c4:	4621      	mov	r1, r4
 80153c6:	4630      	mov	r0, r6
 80153c8:	4798      	blx	r3
 80153ca:	2800      	cmp	r0, #0
 80153cc:	d0bf      	beq.n	801534e <__ssvfiscanf_r+0x1f2>
 80153ce:	e79f      	b.n	8015310 <__ssvfiscanf_r+0x1b4>
 80153d0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80153d2:	3201      	adds	r2, #1
 80153d4:	9245      	str	r2, [sp, #276]	@ 0x114
 80153d6:	6862      	ldr	r2, [r4, #4]
 80153d8:	3a01      	subs	r2, #1
 80153da:	2a00      	cmp	r2, #0
 80153dc:	6062      	str	r2, [r4, #4]
 80153de:	dd02      	ble.n	80153e6 <__ssvfiscanf_r+0x28a>
 80153e0:	3301      	adds	r3, #1
 80153e2:	6023      	str	r3, [r4, #0]
 80153e4:	e7b6      	b.n	8015354 <__ssvfiscanf_r+0x1f8>
 80153e6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80153e8:	4621      	mov	r1, r4
 80153ea:	4630      	mov	r0, r6
 80153ec:	4798      	blx	r3
 80153ee:	2800      	cmp	r0, #0
 80153f0:	d0b0      	beq.n	8015354 <__ssvfiscanf_r+0x1f8>
 80153f2:	e78d      	b.n	8015310 <__ssvfiscanf_r+0x1b4>
 80153f4:	2b04      	cmp	r3, #4
 80153f6:	dc0f      	bgt.n	8015418 <__ssvfiscanf_r+0x2bc>
 80153f8:	466b      	mov	r3, sp
 80153fa:	4622      	mov	r2, r4
 80153fc:	a941      	add	r1, sp, #260	@ 0x104
 80153fe:	4630      	mov	r0, r6
 8015400:	f000 fb4a 	bl	8015a98 <_scanf_i>
 8015404:	e7b4      	b.n	8015370 <__ssvfiscanf_r+0x214>
 8015406:	bf00      	nop
 8015408:	080150a9 	.word	0x080150a9
 801540c:	08015123 	.word	0x08015123
 8015410:	080180fb 	.word	0x080180fb
 8015414:	080180b2 	.word	0x080180b2
 8015418:	4b0a      	ldr	r3, [pc, #40]	@ (8015444 <__ssvfiscanf_r+0x2e8>)
 801541a:	2b00      	cmp	r3, #0
 801541c:	f43f aec6 	beq.w	80151ac <__ssvfiscanf_r+0x50>
 8015420:	466b      	mov	r3, sp
 8015422:	4622      	mov	r2, r4
 8015424:	a941      	add	r1, sp, #260	@ 0x104
 8015426:	4630      	mov	r0, r6
 8015428:	f3af 8000 	nop.w
 801542c:	e7a0      	b.n	8015370 <__ssvfiscanf_r+0x214>
 801542e:	89a3      	ldrh	r3, [r4, #12]
 8015430:	065b      	lsls	r3, r3, #25
 8015432:	f53f af71 	bmi.w	8015318 <__ssvfiscanf_r+0x1bc>
 8015436:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801543a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801543e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8015440:	e7f9      	b.n	8015436 <__ssvfiscanf_r+0x2da>
 8015442:	bf00      	nop
 8015444:	00000000 	.word	0x00000000

08015448 <__sfputc_r>:
 8015448:	6893      	ldr	r3, [r2, #8]
 801544a:	3b01      	subs	r3, #1
 801544c:	2b00      	cmp	r3, #0
 801544e:	b410      	push	{r4}
 8015450:	6093      	str	r3, [r2, #8]
 8015452:	da08      	bge.n	8015466 <__sfputc_r+0x1e>
 8015454:	6994      	ldr	r4, [r2, #24]
 8015456:	42a3      	cmp	r3, r4
 8015458:	db01      	blt.n	801545e <__sfputc_r+0x16>
 801545a:	290a      	cmp	r1, #10
 801545c:	d103      	bne.n	8015466 <__sfputc_r+0x1e>
 801545e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015462:	f7ff b984 	b.w	801476e <__swbuf_r>
 8015466:	6813      	ldr	r3, [r2, #0]
 8015468:	1c58      	adds	r0, r3, #1
 801546a:	6010      	str	r0, [r2, #0]
 801546c:	7019      	strb	r1, [r3, #0]
 801546e:	4608      	mov	r0, r1
 8015470:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015474:	4770      	bx	lr

08015476 <__sfputs_r>:
 8015476:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015478:	4606      	mov	r6, r0
 801547a:	460f      	mov	r7, r1
 801547c:	4614      	mov	r4, r2
 801547e:	18d5      	adds	r5, r2, r3
 8015480:	42ac      	cmp	r4, r5
 8015482:	d101      	bne.n	8015488 <__sfputs_r+0x12>
 8015484:	2000      	movs	r0, #0
 8015486:	e007      	b.n	8015498 <__sfputs_r+0x22>
 8015488:	f814 1b01 	ldrb.w	r1, [r4], #1
 801548c:	463a      	mov	r2, r7
 801548e:	4630      	mov	r0, r6
 8015490:	f7ff ffda 	bl	8015448 <__sfputc_r>
 8015494:	1c43      	adds	r3, r0, #1
 8015496:	d1f3      	bne.n	8015480 <__sfputs_r+0xa>
 8015498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801549c <_vfiprintf_r>:
 801549c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154a0:	460d      	mov	r5, r1
 80154a2:	b09d      	sub	sp, #116	@ 0x74
 80154a4:	4614      	mov	r4, r2
 80154a6:	4698      	mov	r8, r3
 80154a8:	4606      	mov	r6, r0
 80154aa:	b118      	cbz	r0, 80154b4 <_vfiprintf_r+0x18>
 80154ac:	6a03      	ldr	r3, [r0, #32]
 80154ae:	b90b      	cbnz	r3, 80154b4 <_vfiprintf_r+0x18>
 80154b0:	f7fe ffdc 	bl	801446c <__sinit>
 80154b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80154b6:	07d9      	lsls	r1, r3, #31
 80154b8:	d405      	bmi.n	80154c6 <_vfiprintf_r+0x2a>
 80154ba:	89ab      	ldrh	r3, [r5, #12]
 80154bc:	059a      	lsls	r2, r3, #22
 80154be:	d402      	bmi.n	80154c6 <_vfiprintf_r+0x2a>
 80154c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80154c2:	f7ff fb82 	bl	8014bca <__retarget_lock_acquire_recursive>
 80154c6:	89ab      	ldrh	r3, [r5, #12]
 80154c8:	071b      	lsls	r3, r3, #28
 80154ca:	d501      	bpl.n	80154d0 <_vfiprintf_r+0x34>
 80154cc:	692b      	ldr	r3, [r5, #16]
 80154ce:	b99b      	cbnz	r3, 80154f8 <_vfiprintf_r+0x5c>
 80154d0:	4629      	mov	r1, r5
 80154d2:	4630      	mov	r0, r6
 80154d4:	f7ff f98a 	bl	80147ec <__swsetup_r>
 80154d8:	b170      	cbz	r0, 80154f8 <_vfiprintf_r+0x5c>
 80154da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80154dc:	07dc      	lsls	r4, r3, #31
 80154de:	d504      	bpl.n	80154ea <_vfiprintf_r+0x4e>
 80154e0:	f04f 30ff 	mov.w	r0, #4294967295
 80154e4:	b01d      	add	sp, #116	@ 0x74
 80154e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80154ea:	89ab      	ldrh	r3, [r5, #12]
 80154ec:	0598      	lsls	r0, r3, #22
 80154ee:	d4f7      	bmi.n	80154e0 <_vfiprintf_r+0x44>
 80154f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80154f2:	f7ff fb6b 	bl	8014bcc <__retarget_lock_release_recursive>
 80154f6:	e7f3      	b.n	80154e0 <_vfiprintf_r+0x44>
 80154f8:	2300      	movs	r3, #0
 80154fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80154fc:	2320      	movs	r3, #32
 80154fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015502:	f8cd 800c 	str.w	r8, [sp, #12]
 8015506:	2330      	movs	r3, #48	@ 0x30
 8015508:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80156b8 <_vfiprintf_r+0x21c>
 801550c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015510:	f04f 0901 	mov.w	r9, #1
 8015514:	4623      	mov	r3, r4
 8015516:	469a      	mov	sl, r3
 8015518:	f813 2b01 	ldrb.w	r2, [r3], #1
 801551c:	b10a      	cbz	r2, 8015522 <_vfiprintf_r+0x86>
 801551e:	2a25      	cmp	r2, #37	@ 0x25
 8015520:	d1f9      	bne.n	8015516 <_vfiprintf_r+0x7a>
 8015522:	ebba 0b04 	subs.w	fp, sl, r4
 8015526:	d00b      	beq.n	8015540 <_vfiprintf_r+0xa4>
 8015528:	465b      	mov	r3, fp
 801552a:	4622      	mov	r2, r4
 801552c:	4629      	mov	r1, r5
 801552e:	4630      	mov	r0, r6
 8015530:	f7ff ffa1 	bl	8015476 <__sfputs_r>
 8015534:	3001      	adds	r0, #1
 8015536:	f000 80a7 	beq.w	8015688 <_vfiprintf_r+0x1ec>
 801553a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801553c:	445a      	add	r2, fp
 801553e:	9209      	str	r2, [sp, #36]	@ 0x24
 8015540:	f89a 3000 	ldrb.w	r3, [sl]
 8015544:	2b00      	cmp	r3, #0
 8015546:	f000 809f 	beq.w	8015688 <_vfiprintf_r+0x1ec>
 801554a:	2300      	movs	r3, #0
 801554c:	f04f 32ff 	mov.w	r2, #4294967295
 8015550:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015554:	f10a 0a01 	add.w	sl, sl, #1
 8015558:	9304      	str	r3, [sp, #16]
 801555a:	9307      	str	r3, [sp, #28]
 801555c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015560:	931a      	str	r3, [sp, #104]	@ 0x68
 8015562:	4654      	mov	r4, sl
 8015564:	2205      	movs	r2, #5
 8015566:	f814 1b01 	ldrb.w	r1, [r4], #1
 801556a:	4853      	ldr	r0, [pc, #332]	@ (80156b8 <_vfiprintf_r+0x21c>)
 801556c:	f7ea fe48 	bl	8000200 <memchr>
 8015570:	9a04      	ldr	r2, [sp, #16]
 8015572:	b9d8      	cbnz	r0, 80155ac <_vfiprintf_r+0x110>
 8015574:	06d1      	lsls	r1, r2, #27
 8015576:	bf44      	itt	mi
 8015578:	2320      	movmi	r3, #32
 801557a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801557e:	0713      	lsls	r3, r2, #28
 8015580:	bf44      	itt	mi
 8015582:	232b      	movmi	r3, #43	@ 0x2b
 8015584:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015588:	f89a 3000 	ldrb.w	r3, [sl]
 801558c:	2b2a      	cmp	r3, #42	@ 0x2a
 801558e:	d015      	beq.n	80155bc <_vfiprintf_r+0x120>
 8015590:	9a07      	ldr	r2, [sp, #28]
 8015592:	4654      	mov	r4, sl
 8015594:	2000      	movs	r0, #0
 8015596:	f04f 0c0a 	mov.w	ip, #10
 801559a:	4621      	mov	r1, r4
 801559c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80155a0:	3b30      	subs	r3, #48	@ 0x30
 80155a2:	2b09      	cmp	r3, #9
 80155a4:	d94b      	bls.n	801563e <_vfiprintf_r+0x1a2>
 80155a6:	b1b0      	cbz	r0, 80155d6 <_vfiprintf_r+0x13a>
 80155a8:	9207      	str	r2, [sp, #28]
 80155aa:	e014      	b.n	80155d6 <_vfiprintf_r+0x13a>
 80155ac:	eba0 0308 	sub.w	r3, r0, r8
 80155b0:	fa09 f303 	lsl.w	r3, r9, r3
 80155b4:	4313      	orrs	r3, r2
 80155b6:	9304      	str	r3, [sp, #16]
 80155b8:	46a2      	mov	sl, r4
 80155ba:	e7d2      	b.n	8015562 <_vfiprintf_r+0xc6>
 80155bc:	9b03      	ldr	r3, [sp, #12]
 80155be:	1d19      	adds	r1, r3, #4
 80155c0:	681b      	ldr	r3, [r3, #0]
 80155c2:	9103      	str	r1, [sp, #12]
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	bfbb      	ittet	lt
 80155c8:	425b      	neglt	r3, r3
 80155ca:	f042 0202 	orrlt.w	r2, r2, #2
 80155ce:	9307      	strge	r3, [sp, #28]
 80155d0:	9307      	strlt	r3, [sp, #28]
 80155d2:	bfb8      	it	lt
 80155d4:	9204      	strlt	r2, [sp, #16]
 80155d6:	7823      	ldrb	r3, [r4, #0]
 80155d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80155da:	d10a      	bne.n	80155f2 <_vfiprintf_r+0x156>
 80155dc:	7863      	ldrb	r3, [r4, #1]
 80155de:	2b2a      	cmp	r3, #42	@ 0x2a
 80155e0:	d132      	bne.n	8015648 <_vfiprintf_r+0x1ac>
 80155e2:	9b03      	ldr	r3, [sp, #12]
 80155e4:	1d1a      	adds	r2, r3, #4
 80155e6:	681b      	ldr	r3, [r3, #0]
 80155e8:	9203      	str	r2, [sp, #12]
 80155ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80155ee:	3402      	adds	r4, #2
 80155f0:	9305      	str	r3, [sp, #20]
 80155f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80156c8 <_vfiprintf_r+0x22c>
 80155f6:	7821      	ldrb	r1, [r4, #0]
 80155f8:	2203      	movs	r2, #3
 80155fa:	4650      	mov	r0, sl
 80155fc:	f7ea fe00 	bl	8000200 <memchr>
 8015600:	b138      	cbz	r0, 8015612 <_vfiprintf_r+0x176>
 8015602:	9b04      	ldr	r3, [sp, #16]
 8015604:	eba0 000a 	sub.w	r0, r0, sl
 8015608:	2240      	movs	r2, #64	@ 0x40
 801560a:	4082      	lsls	r2, r0
 801560c:	4313      	orrs	r3, r2
 801560e:	3401      	adds	r4, #1
 8015610:	9304      	str	r3, [sp, #16]
 8015612:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015616:	4829      	ldr	r0, [pc, #164]	@ (80156bc <_vfiprintf_r+0x220>)
 8015618:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801561c:	2206      	movs	r2, #6
 801561e:	f7ea fdef 	bl	8000200 <memchr>
 8015622:	2800      	cmp	r0, #0
 8015624:	d03f      	beq.n	80156a6 <_vfiprintf_r+0x20a>
 8015626:	4b26      	ldr	r3, [pc, #152]	@ (80156c0 <_vfiprintf_r+0x224>)
 8015628:	bb1b      	cbnz	r3, 8015672 <_vfiprintf_r+0x1d6>
 801562a:	9b03      	ldr	r3, [sp, #12]
 801562c:	3307      	adds	r3, #7
 801562e:	f023 0307 	bic.w	r3, r3, #7
 8015632:	3308      	adds	r3, #8
 8015634:	9303      	str	r3, [sp, #12]
 8015636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015638:	443b      	add	r3, r7
 801563a:	9309      	str	r3, [sp, #36]	@ 0x24
 801563c:	e76a      	b.n	8015514 <_vfiprintf_r+0x78>
 801563e:	fb0c 3202 	mla	r2, ip, r2, r3
 8015642:	460c      	mov	r4, r1
 8015644:	2001      	movs	r0, #1
 8015646:	e7a8      	b.n	801559a <_vfiprintf_r+0xfe>
 8015648:	2300      	movs	r3, #0
 801564a:	3401      	adds	r4, #1
 801564c:	9305      	str	r3, [sp, #20]
 801564e:	4619      	mov	r1, r3
 8015650:	f04f 0c0a 	mov.w	ip, #10
 8015654:	4620      	mov	r0, r4
 8015656:	f810 2b01 	ldrb.w	r2, [r0], #1
 801565a:	3a30      	subs	r2, #48	@ 0x30
 801565c:	2a09      	cmp	r2, #9
 801565e:	d903      	bls.n	8015668 <_vfiprintf_r+0x1cc>
 8015660:	2b00      	cmp	r3, #0
 8015662:	d0c6      	beq.n	80155f2 <_vfiprintf_r+0x156>
 8015664:	9105      	str	r1, [sp, #20]
 8015666:	e7c4      	b.n	80155f2 <_vfiprintf_r+0x156>
 8015668:	fb0c 2101 	mla	r1, ip, r1, r2
 801566c:	4604      	mov	r4, r0
 801566e:	2301      	movs	r3, #1
 8015670:	e7f0      	b.n	8015654 <_vfiprintf_r+0x1b8>
 8015672:	ab03      	add	r3, sp, #12
 8015674:	9300      	str	r3, [sp, #0]
 8015676:	462a      	mov	r2, r5
 8015678:	4b12      	ldr	r3, [pc, #72]	@ (80156c4 <_vfiprintf_r+0x228>)
 801567a:	a904      	add	r1, sp, #16
 801567c:	4630      	mov	r0, r6
 801567e:	f3af 8000 	nop.w
 8015682:	4607      	mov	r7, r0
 8015684:	1c78      	adds	r0, r7, #1
 8015686:	d1d6      	bne.n	8015636 <_vfiprintf_r+0x19a>
 8015688:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801568a:	07d9      	lsls	r1, r3, #31
 801568c:	d405      	bmi.n	801569a <_vfiprintf_r+0x1fe>
 801568e:	89ab      	ldrh	r3, [r5, #12]
 8015690:	059a      	lsls	r2, r3, #22
 8015692:	d402      	bmi.n	801569a <_vfiprintf_r+0x1fe>
 8015694:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015696:	f7ff fa99 	bl	8014bcc <__retarget_lock_release_recursive>
 801569a:	89ab      	ldrh	r3, [r5, #12]
 801569c:	065b      	lsls	r3, r3, #25
 801569e:	f53f af1f 	bmi.w	80154e0 <_vfiprintf_r+0x44>
 80156a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80156a4:	e71e      	b.n	80154e4 <_vfiprintf_r+0x48>
 80156a6:	ab03      	add	r3, sp, #12
 80156a8:	9300      	str	r3, [sp, #0]
 80156aa:	462a      	mov	r2, r5
 80156ac:	4b05      	ldr	r3, [pc, #20]	@ (80156c4 <_vfiprintf_r+0x228>)
 80156ae:	a904      	add	r1, sp, #16
 80156b0:	4630      	mov	r0, r6
 80156b2:	f000 f879 	bl	80157a8 <_printf_i>
 80156b6:	e7e4      	b.n	8015682 <_vfiprintf_r+0x1e6>
 80156b8:	080180ac 	.word	0x080180ac
 80156bc:	080180b6 	.word	0x080180b6
 80156c0:	00000000 	.word	0x00000000
 80156c4:	08015477 	.word	0x08015477
 80156c8:	080180b2 	.word	0x080180b2

080156cc <_printf_common>:
 80156cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80156d0:	4616      	mov	r6, r2
 80156d2:	4698      	mov	r8, r3
 80156d4:	688a      	ldr	r2, [r1, #8]
 80156d6:	690b      	ldr	r3, [r1, #16]
 80156d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80156dc:	4293      	cmp	r3, r2
 80156de:	bfb8      	it	lt
 80156e0:	4613      	movlt	r3, r2
 80156e2:	6033      	str	r3, [r6, #0]
 80156e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80156e8:	4607      	mov	r7, r0
 80156ea:	460c      	mov	r4, r1
 80156ec:	b10a      	cbz	r2, 80156f2 <_printf_common+0x26>
 80156ee:	3301      	adds	r3, #1
 80156f0:	6033      	str	r3, [r6, #0]
 80156f2:	6823      	ldr	r3, [r4, #0]
 80156f4:	0699      	lsls	r1, r3, #26
 80156f6:	bf42      	ittt	mi
 80156f8:	6833      	ldrmi	r3, [r6, #0]
 80156fa:	3302      	addmi	r3, #2
 80156fc:	6033      	strmi	r3, [r6, #0]
 80156fe:	6825      	ldr	r5, [r4, #0]
 8015700:	f015 0506 	ands.w	r5, r5, #6
 8015704:	d106      	bne.n	8015714 <_printf_common+0x48>
 8015706:	f104 0a19 	add.w	sl, r4, #25
 801570a:	68e3      	ldr	r3, [r4, #12]
 801570c:	6832      	ldr	r2, [r6, #0]
 801570e:	1a9b      	subs	r3, r3, r2
 8015710:	42ab      	cmp	r3, r5
 8015712:	dc26      	bgt.n	8015762 <_printf_common+0x96>
 8015714:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015718:	6822      	ldr	r2, [r4, #0]
 801571a:	3b00      	subs	r3, #0
 801571c:	bf18      	it	ne
 801571e:	2301      	movne	r3, #1
 8015720:	0692      	lsls	r2, r2, #26
 8015722:	d42b      	bmi.n	801577c <_printf_common+0xb0>
 8015724:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015728:	4641      	mov	r1, r8
 801572a:	4638      	mov	r0, r7
 801572c:	47c8      	blx	r9
 801572e:	3001      	adds	r0, #1
 8015730:	d01e      	beq.n	8015770 <_printf_common+0xa4>
 8015732:	6823      	ldr	r3, [r4, #0]
 8015734:	6922      	ldr	r2, [r4, #16]
 8015736:	f003 0306 	and.w	r3, r3, #6
 801573a:	2b04      	cmp	r3, #4
 801573c:	bf02      	ittt	eq
 801573e:	68e5      	ldreq	r5, [r4, #12]
 8015740:	6833      	ldreq	r3, [r6, #0]
 8015742:	1aed      	subeq	r5, r5, r3
 8015744:	68a3      	ldr	r3, [r4, #8]
 8015746:	bf0c      	ite	eq
 8015748:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801574c:	2500      	movne	r5, #0
 801574e:	4293      	cmp	r3, r2
 8015750:	bfc4      	itt	gt
 8015752:	1a9b      	subgt	r3, r3, r2
 8015754:	18ed      	addgt	r5, r5, r3
 8015756:	2600      	movs	r6, #0
 8015758:	341a      	adds	r4, #26
 801575a:	42b5      	cmp	r5, r6
 801575c:	d11a      	bne.n	8015794 <_printf_common+0xc8>
 801575e:	2000      	movs	r0, #0
 8015760:	e008      	b.n	8015774 <_printf_common+0xa8>
 8015762:	2301      	movs	r3, #1
 8015764:	4652      	mov	r2, sl
 8015766:	4641      	mov	r1, r8
 8015768:	4638      	mov	r0, r7
 801576a:	47c8      	blx	r9
 801576c:	3001      	adds	r0, #1
 801576e:	d103      	bne.n	8015778 <_printf_common+0xac>
 8015770:	f04f 30ff 	mov.w	r0, #4294967295
 8015774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015778:	3501      	adds	r5, #1
 801577a:	e7c6      	b.n	801570a <_printf_common+0x3e>
 801577c:	18e1      	adds	r1, r4, r3
 801577e:	1c5a      	adds	r2, r3, #1
 8015780:	2030      	movs	r0, #48	@ 0x30
 8015782:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015786:	4422      	add	r2, r4
 8015788:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801578c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015790:	3302      	adds	r3, #2
 8015792:	e7c7      	b.n	8015724 <_printf_common+0x58>
 8015794:	2301      	movs	r3, #1
 8015796:	4622      	mov	r2, r4
 8015798:	4641      	mov	r1, r8
 801579a:	4638      	mov	r0, r7
 801579c:	47c8      	blx	r9
 801579e:	3001      	adds	r0, #1
 80157a0:	d0e6      	beq.n	8015770 <_printf_common+0xa4>
 80157a2:	3601      	adds	r6, #1
 80157a4:	e7d9      	b.n	801575a <_printf_common+0x8e>
	...

080157a8 <_printf_i>:
 80157a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80157ac:	7e0f      	ldrb	r7, [r1, #24]
 80157ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80157b0:	2f78      	cmp	r7, #120	@ 0x78
 80157b2:	4691      	mov	r9, r2
 80157b4:	4680      	mov	r8, r0
 80157b6:	460c      	mov	r4, r1
 80157b8:	469a      	mov	sl, r3
 80157ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80157be:	d807      	bhi.n	80157d0 <_printf_i+0x28>
 80157c0:	2f62      	cmp	r7, #98	@ 0x62
 80157c2:	d80a      	bhi.n	80157da <_printf_i+0x32>
 80157c4:	2f00      	cmp	r7, #0
 80157c6:	f000 80d1 	beq.w	801596c <_printf_i+0x1c4>
 80157ca:	2f58      	cmp	r7, #88	@ 0x58
 80157cc:	f000 80b8 	beq.w	8015940 <_printf_i+0x198>
 80157d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80157d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80157d8:	e03a      	b.n	8015850 <_printf_i+0xa8>
 80157da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80157de:	2b15      	cmp	r3, #21
 80157e0:	d8f6      	bhi.n	80157d0 <_printf_i+0x28>
 80157e2:	a101      	add	r1, pc, #4	@ (adr r1, 80157e8 <_printf_i+0x40>)
 80157e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80157e8:	08015841 	.word	0x08015841
 80157ec:	08015855 	.word	0x08015855
 80157f0:	080157d1 	.word	0x080157d1
 80157f4:	080157d1 	.word	0x080157d1
 80157f8:	080157d1 	.word	0x080157d1
 80157fc:	080157d1 	.word	0x080157d1
 8015800:	08015855 	.word	0x08015855
 8015804:	080157d1 	.word	0x080157d1
 8015808:	080157d1 	.word	0x080157d1
 801580c:	080157d1 	.word	0x080157d1
 8015810:	080157d1 	.word	0x080157d1
 8015814:	08015953 	.word	0x08015953
 8015818:	0801587f 	.word	0x0801587f
 801581c:	0801590d 	.word	0x0801590d
 8015820:	080157d1 	.word	0x080157d1
 8015824:	080157d1 	.word	0x080157d1
 8015828:	08015975 	.word	0x08015975
 801582c:	080157d1 	.word	0x080157d1
 8015830:	0801587f 	.word	0x0801587f
 8015834:	080157d1 	.word	0x080157d1
 8015838:	080157d1 	.word	0x080157d1
 801583c:	08015915 	.word	0x08015915
 8015840:	6833      	ldr	r3, [r6, #0]
 8015842:	1d1a      	adds	r2, r3, #4
 8015844:	681b      	ldr	r3, [r3, #0]
 8015846:	6032      	str	r2, [r6, #0]
 8015848:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801584c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015850:	2301      	movs	r3, #1
 8015852:	e09c      	b.n	801598e <_printf_i+0x1e6>
 8015854:	6833      	ldr	r3, [r6, #0]
 8015856:	6820      	ldr	r0, [r4, #0]
 8015858:	1d19      	adds	r1, r3, #4
 801585a:	6031      	str	r1, [r6, #0]
 801585c:	0606      	lsls	r6, r0, #24
 801585e:	d501      	bpl.n	8015864 <_printf_i+0xbc>
 8015860:	681d      	ldr	r5, [r3, #0]
 8015862:	e003      	b.n	801586c <_printf_i+0xc4>
 8015864:	0645      	lsls	r5, r0, #25
 8015866:	d5fb      	bpl.n	8015860 <_printf_i+0xb8>
 8015868:	f9b3 5000 	ldrsh.w	r5, [r3]
 801586c:	2d00      	cmp	r5, #0
 801586e:	da03      	bge.n	8015878 <_printf_i+0xd0>
 8015870:	232d      	movs	r3, #45	@ 0x2d
 8015872:	426d      	negs	r5, r5
 8015874:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015878:	4858      	ldr	r0, [pc, #352]	@ (80159dc <_printf_i+0x234>)
 801587a:	230a      	movs	r3, #10
 801587c:	e011      	b.n	80158a2 <_printf_i+0xfa>
 801587e:	6821      	ldr	r1, [r4, #0]
 8015880:	6833      	ldr	r3, [r6, #0]
 8015882:	0608      	lsls	r0, r1, #24
 8015884:	f853 5b04 	ldr.w	r5, [r3], #4
 8015888:	d402      	bmi.n	8015890 <_printf_i+0xe8>
 801588a:	0649      	lsls	r1, r1, #25
 801588c:	bf48      	it	mi
 801588e:	b2ad      	uxthmi	r5, r5
 8015890:	2f6f      	cmp	r7, #111	@ 0x6f
 8015892:	4852      	ldr	r0, [pc, #328]	@ (80159dc <_printf_i+0x234>)
 8015894:	6033      	str	r3, [r6, #0]
 8015896:	bf14      	ite	ne
 8015898:	230a      	movne	r3, #10
 801589a:	2308      	moveq	r3, #8
 801589c:	2100      	movs	r1, #0
 801589e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80158a2:	6866      	ldr	r6, [r4, #4]
 80158a4:	60a6      	str	r6, [r4, #8]
 80158a6:	2e00      	cmp	r6, #0
 80158a8:	db05      	blt.n	80158b6 <_printf_i+0x10e>
 80158aa:	6821      	ldr	r1, [r4, #0]
 80158ac:	432e      	orrs	r6, r5
 80158ae:	f021 0104 	bic.w	r1, r1, #4
 80158b2:	6021      	str	r1, [r4, #0]
 80158b4:	d04b      	beq.n	801594e <_printf_i+0x1a6>
 80158b6:	4616      	mov	r6, r2
 80158b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80158bc:	fb03 5711 	mls	r7, r3, r1, r5
 80158c0:	5dc7      	ldrb	r7, [r0, r7]
 80158c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80158c6:	462f      	mov	r7, r5
 80158c8:	42bb      	cmp	r3, r7
 80158ca:	460d      	mov	r5, r1
 80158cc:	d9f4      	bls.n	80158b8 <_printf_i+0x110>
 80158ce:	2b08      	cmp	r3, #8
 80158d0:	d10b      	bne.n	80158ea <_printf_i+0x142>
 80158d2:	6823      	ldr	r3, [r4, #0]
 80158d4:	07df      	lsls	r7, r3, #31
 80158d6:	d508      	bpl.n	80158ea <_printf_i+0x142>
 80158d8:	6923      	ldr	r3, [r4, #16]
 80158da:	6861      	ldr	r1, [r4, #4]
 80158dc:	4299      	cmp	r1, r3
 80158de:	bfde      	ittt	le
 80158e0:	2330      	movle	r3, #48	@ 0x30
 80158e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80158e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80158ea:	1b92      	subs	r2, r2, r6
 80158ec:	6122      	str	r2, [r4, #16]
 80158ee:	f8cd a000 	str.w	sl, [sp]
 80158f2:	464b      	mov	r3, r9
 80158f4:	aa03      	add	r2, sp, #12
 80158f6:	4621      	mov	r1, r4
 80158f8:	4640      	mov	r0, r8
 80158fa:	f7ff fee7 	bl	80156cc <_printf_common>
 80158fe:	3001      	adds	r0, #1
 8015900:	d14a      	bne.n	8015998 <_printf_i+0x1f0>
 8015902:	f04f 30ff 	mov.w	r0, #4294967295
 8015906:	b004      	add	sp, #16
 8015908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801590c:	6823      	ldr	r3, [r4, #0]
 801590e:	f043 0320 	orr.w	r3, r3, #32
 8015912:	6023      	str	r3, [r4, #0]
 8015914:	4832      	ldr	r0, [pc, #200]	@ (80159e0 <_printf_i+0x238>)
 8015916:	2778      	movs	r7, #120	@ 0x78
 8015918:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801591c:	6823      	ldr	r3, [r4, #0]
 801591e:	6831      	ldr	r1, [r6, #0]
 8015920:	061f      	lsls	r7, r3, #24
 8015922:	f851 5b04 	ldr.w	r5, [r1], #4
 8015926:	d402      	bmi.n	801592e <_printf_i+0x186>
 8015928:	065f      	lsls	r7, r3, #25
 801592a:	bf48      	it	mi
 801592c:	b2ad      	uxthmi	r5, r5
 801592e:	6031      	str	r1, [r6, #0]
 8015930:	07d9      	lsls	r1, r3, #31
 8015932:	bf44      	itt	mi
 8015934:	f043 0320 	orrmi.w	r3, r3, #32
 8015938:	6023      	strmi	r3, [r4, #0]
 801593a:	b11d      	cbz	r5, 8015944 <_printf_i+0x19c>
 801593c:	2310      	movs	r3, #16
 801593e:	e7ad      	b.n	801589c <_printf_i+0xf4>
 8015940:	4826      	ldr	r0, [pc, #152]	@ (80159dc <_printf_i+0x234>)
 8015942:	e7e9      	b.n	8015918 <_printf_i+0x170>
 8015944:	6823      	ldr	r3, [r4, #0]
 8015946:	f023 0320 	bic.w	r3, r3, #32
 801594a:	6023      	str	r3, [r4, #0]
 801594c:	e7f6      	b.n	801593c <_printf_i+0x194>
 801594e:	4616      	mov	r6, r2
 8015950:	e7bd      	b.n	80158ce <_printf_i+0x126>
 8015952:	6833      	ldr	r3, [r6, #0]
 8015954:	6825      	ldr	r5, [r4, #0]
 8015956:	6961      	ldr	r1, [r4, #20]
 8015958:	1d18      	adds	r0, r3, #4
 801595a:	6030      	str	r0, [r6, #0]
 801595c:	062e      	lsls	r6, r5, #24
 801595e:	681b      	ldr	r3, [r3, #0]
 8015960:	d501      	bpl.n	8015966 <_printf_i+0x1be>
 8015962:	6019      	str	r1, [r3, #0]
 8015964:	e002      	b.n	801596c <_printf_i+0x1c4>
 8015966:	0668      	lsls	r0, r5, #25
 8015968:	d5fb      	bpl.n	8015962 <_printf_i+0x1ba>
 801596a:	8019      	strh	r1, [r3, #0]
 801596c:	2300      	movs	r3, #0
 801596e:	6123      	str	r3, [r4, #16]
 8015970:	4616      	mov	r6, r2
 8015972:	e7bc      	b.n	80158ee <_printf_i+0x146>
 8015974:	6833      	ldr	r3, [r6, #0]
 8015976:	1d1a      	adds	r2, r3, #4
 8015978:	6032      	str	r2, [r6, #0]
 801597a:	681e      	ldr	r6, [r3, #0]
 801597c:	6862      	ldr	r2, [r4, #4]
 801597e:	2100      	movs	r1, #0
 8015980:	4630      	mov	r0, r6
 8015982:	f7ea fc3d 	bl	8000200 <memchr>
 8015986:	b108      	cbz	r0, 801598c <_printf_i+0x1e4>
 8015988:	1b80      	subs	r0, r0, r6
 801598a:	6060      	str	r0, [r4, #4]
 801598c:	6863      	ldr	r3, [r4, #4]
 801598e:	6123      	str	r3, [r4, #16]
 8015990:	2300      	movs	r3, #0
 8015992:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015996:	e7aa      	b.n	80158ee <_printf_i+0x146>
 8015998:	6923      	ldr	r3, [r4, #16]
 801599a:	4632      	mov	r2, r6
 801599c:	4649      	mov	r1, r9
 801599e:	4640      	mov	r0, r8
 80159a0:	47d0      	blx	sl
 80159a2:	3001      	adds	r0, #1
 80159a4:	d0ad      	beq.n	8015902 <_printf_i+0x15a>
 80159a6:	6823      	ldr	r3, [r4, #0]
 80159a8:	079b      	lsls	r3, r3, #30
 80159aa:	d413      	bmi.n	80159d4 <_printf_i+0x22c>
 80159ac:	68e0      	ldr	r0, [r4, #12]
 80159ae:	9b03      	ldr	r3, [sp, #12]
 80159b0:	4298      	cmp	r0, r3
 80159b2:	bfb8      	it	lt
 80159b4:	4618      	movlt	r0, r3
 80159b6:	e7a6      	b.n	8015906 <_printf_i+0x15e>
 80159b8:	2301      	movs	r3, #1
 80159ba:	4632      	mov	r2, r6
 80159bc:	4649      	mov	r1, r9
 80159be:	4640      	mov	r0, r8
 80159c0:	47d0      	blx	sl
 80159c2:	3001      	adds	r0, #1
 80159c4:	d09d      	beq.n	8015902 <_printf_i+0x15a>
 80159c6:	3501      	adds	r5, #1
 80159c8:	68e3      	ldr	r3, [r4, #12]
 80159ca:	9903      	ldr	r1, [sp, #12]
 80159cc:	1a5b      	subs	r3, r3, r1
 80159ce:	42ab      	cmp	r3, r5
 80159d0:	dcf2      	bgt.n	80159b8 <_printf_i+0x210>
 80159d2:	e7eb      	b.n	80159ac <_printf_i+0x204>
 80159d4:	2500      	movs	r5, #0
 80159d6:	f104 0619 	add.w	r6, r4, #25
 80159da:	e7f5      	b.n	80159c8 <_printf_i+0x220>
 80159dc:	080180bd 	.word	0x080180bd
 80159e0:	080180ce 	.word	0x080180ce

080159e4 <_scanf_chars>:
 80159e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159e8:	4615      	mov	r5, r2
 80159ea:	688a      	ldr	r2, [r1, #8]
 80159ec:	4680      	mov	r8, r0
 80159ee:	460c      	mov	r4, r1
 80159f0:	b932      	cbnz	r2, 8015a00 <_scanf_chars+0x1c>
 80159f2:	698a      	ldr	r2, [r1, #24]
 80159f4:	2a00      	cmp	r2, #0
 80159f6:	bf14      	ite	ne
 80159f8:	f04f 32ff 	movne.w	r2, #4294967295
 80159fc:	2201      	moveq	r2, #1
 80159fe:	608a      	str	r2, [r1, #8]
 8015a00:	6822      	ldr	r2, [r4, #0]
 8015a02:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8015a94 <_scanf_chars+0xb0>
 8015a06:	06d1      	lsls	r1, r2, #27
 8015a08:	bf5f      	itttt	pl
 8015a0a:	681a      	ldrpl	r2, [r3, #0]
 8015a0c:	1d11      	addpl	r1, r2, #4
 8015a0e:	6019      	strpl	r1, [r3, #0]
 8015a10:	6816      	ldrpl	r6, [r2, #0]
 8015a12:	2700      	movs	r7, #0
 8015a14:	69a0      	ldr	r0, [r4, #24]
 8015a16:	b188      	cbz	r0, 8015a3c <_scanf_chars+0x58>
 8015a18:	2801      	cmp	r0, #1
 8015a1a:	d107      	bne.n	8015a2c <_scanf_chars+0x48>
 8015a1c:	682b      	ldr	r3, [r5, #0]
 8015a1e:	781a      	ldrb	r2, [r3, #0]
 8015a20:	6963      	ldr	r3, [r4, #20]
 8015a22:	5c9b      	ldrb	r3, [r3, r2]
 8015a24:	b953      	cbnz	r3, 8015a3c <_scanf_chars+0x58>
 8015a26:	2f00      	cmp	r7, #0
 8015a28:	d031      	beq.n	8015a8e <_scanf_chars+0xaa>
 8015a2a:	e022      	b.n	8015a72 <_scanf_chars+0x8e>
 8015a2c:	2802      	cmp	r0, #2
 8015a2e:	d120      	bne.n	8015a72 <_scanf_chars+0x8e>
 8015a30:	682b      	ldr	r3, [r5, #0]
 8015a32:	781b      	ldrb	r3, [r3, #0]
 8015a34:	f819 3003 	ldrb.w	r3, [r9, r3]
 8015a38:	071b      	lsls	r3, r3, #28
 8015a3a:	d41a      	bmi.n	8015a72 <_scanf_chars+0x8e>
 8015a3c:	6823      	ldr	r3, [r4, #0]
 8015a3e:	06da      	lsls	r2, r3, #27
 8015a40:	bf5e      	ittt	pl
 8015a42:	682b      	ldrpl	r3, [r5, #0]
 8015a44:	781b      	ldrbpl	r3, [r3, #0]
 8015a46:	f806 3b01 	strbpl.w	r3, [r6], #1
 8015a4a:	682a      	ldr	r2, [r5, #0]
 8015a4c:	686b      	ldr	r3, [r5, #4]
 8015a4e:	3201      	adds	r2, #1
 8015a50:	602a      	str	r2, [r5, #0]
 8015a52:	68a2      	ldr	r2, [r4, #8]
 8015a54:	3b01      	subs	r3, #1
 8015a56:	3a01      	subs	r2, #1
 8015a58:	606b      	str	r3, [r5, #4]
 8015a5a:	3701      	adds	r7, #1
 8015a5c:	60a2      	str	r2, [r4, #8]
 8015a5e:	b142      	cbz	r2, 8015a72 <_scanf_chars+0x8e>
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	dcd7      	bgt.n	8015a14 <_scanf_chars+0x30>
 8015a64:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8015a68:	4629      	mov	r1, r5
 8015a6a:	4640      	mov	r0, r8
 8015a6c:	4798      	blx	r3
 8015a6e:	2800      	cmp	r0, #0
 8015a70:	d0d0      	beq.n	8015a14 <_scanf_chars+0x30>
 8015a72:	6823      	ldr	r3, [r4, #0]
 8015a74:	f013 0310 	ands.w	r3, r3, #16
 8015a78:	d105      	bne.n	8015a86 <_scanf_chars+0xa2>
 8015a7a:	68e2      	ldr	r2, [r4, #12]
 8015a7c:	3201      	adds	r2, #1
 8015a7e:	60e2      	str	r2, [r4, #12]
 8015a80:	69a2      	ldr	r2, [r4, #24]
 8015a82:	b102      	cbz	r2, 8015a86 <_scanf_chars+0xa2>
 8015a84:	7033      	strb	r3, [r6, #0]
 8015a86:	6923      	ldr	r3, [r4, #16]
 8015a88:	443b      	add	r3, r7
 8015a8a:	6123      	str	r3, [r4, #16]
 8015a8c:	2000      	movs	r0, #0
 8015a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a92:	bf00      	nop
 8015a94:	080180fb 	.word	0x080180fb

08015a98 <_scanf_i>:
 8015a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a9c:	4698      	mov	r8, r3
 8015a9e:	4b74      	ldr	r3, [pc, #464]	@ (8015c70 <_scanf_i+0x1d8>)
 8015aa0:	460c      	mov	r4, r1
 8015aa2:	4682      	mov	sl, r0
 8015aa4:	4616      	mov	r6, r2
 8015aa6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015aaa:	b087      	sub	sp, #28
 8015aac:	ab03      	add	r3, sp, #12
 8015aae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015ab2:	4b70      	ldr	r3, [pc, #448]	@ (8015c74 <_scanf_i+0x1dc>)
 8015ab4:	69a1      	ldr	r1, [r4, #24]
 8015ab6:	4a70      	ldr	r2, [pc, #448]	@ (8015c78 <_scanf_i+0x1e0>)
 8015ab8:	2903      	cmp	r1, #3
 8015aba:	bf08      	it	eq
 8015abc:	461a      	moveq	r2, r3
 8015abe:	68a3      	ldr	r3, [r4, #8]
 8015ac0:	9201      	str	r2, [sp, #4]
 8015ac2:	1e5a      	subs	r2, r3, #1
 8015ac4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8015ac8:	bf88      	it	hi
 8015aca:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8015ace:	4627      	mov	r7, r4
 8015ad0:	bf82      	ittt	hi
 8015ad2:	eb03 0905 	addhi.w	r9, r3, r5
 8015ad6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8015ada:	60a3      	strhi	r3, [r4, #8]
 8015adc:	f857 3b1c 	ldr.w	r3, [r7], #28
 8015ae0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8015ae4:	bf98      	it	ls
 8015ae6:	f04f 0900 	movls.w	r9, #0
 8015aea:	6023      	str	r3, [r4, #0]
 8015aec:	463d      	mov	r5, r7
 8015aee:	f04f 0b00 	mov.w	fp, #0
 8015af2:	6831      	ldr	r1, [r6, #0]
 8015af4:	ab03      	add	r3, sp, #12
 8015af6:	7809      	ldrb	r1, [r1, #0]
 8015af8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8015afc:	2202      	movs	r2, #2
 8015afe:	f7ea fb7f 	bl	8000200 <memchr>
 8015b02:	b328      	cbz	r0, 8015b50 <_scanf_i+0xb8>
 8015b04:	f1bb 0f01 	cmp.w	fp, #1
 8015b08:	d159      	bne.n	8015bbe <_scanf_i+0x126>
 8015b0a:	6862      	ldr	r2, [r4, #4]
 8015b0c:	b92a      	cbnz	r2, 8015b1a <_scanf_i+0x82>
 8015b0e:	6822      	ldr	r2, [r4, #0]
 8015b10:	2108      	movs	r1, #8
 8015b12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8015b16:	6061      	str	r1, [r4, #4]
 8015b18:	6022      	str	r2, [r4, #0]
 8015b1a:	6822      	ldr	r2, [r4, #0]
 8015b1c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8015b20:	6022      	str	r2, [r4, #0]
 8015b22:	68a2      	ldr	r2, [r4, #8]
 8015b24:	1e51      	subs	r1, r2, #1
 8015b26:	60a1      	str	r1, [r4, #8]
 8015b28:	b192      	cbz	r2, 8015b50 <_scanf_i+0xb8>
 8015b2a:	6832      	ldr	r2, [r6, #0]
 8015b2c:	1c51      	adds	r1, r2, #1
 8015b2e:	6031      	str	r1, [r6, #0]
 8015b30:	7812      	ldrb	r2, [r2, #0]
 8015b32:	f805 2b01 	strb.w	r2, [r5], #1
 8015b36:	6872      	ldr	r2, [r6, #4]
 8015b38:	3a01      	subs	r2, #1
 8015b3a:	2a00      	cmp	r2, #0
 8015b3c:	6072      	str	r2, [r6, #4]
 8015b3e:	dc07      	bgt.n	8015b50 <_scanf_i+0xb8>
 8015b40:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8015b44:	4631      	mov	r1, r6
 8015b46:	4650      	mov	r0, sl
 8015b48:	4790      	blx	r2
 8015b4a:	2800      	cmp	r0, #0
 8015b4c:	f040 8085 	bne.w	8015c5a <_scanf_i+0x1c2>
 8015b50:	f10b 0b01 	add.w	fp, fp, #1
 8015b54:	f1bb 0f03 	cmp.w	fp, #3
 8015b58:	d1cb      	bne.n	8015af2 <_scanf_i+0x5a>
 8015b5a:	6863      	ldr	r3, [r4, #4]
 8015b5c:	b90b      	cbnz	r3, 8015b62 <_scanf_i+0xca>
 8015b5e:	230a      	movs	r3, #10
 8015b60:	6063      	str	r3, [r4, #4]
 8015b62:	6863      	ldr	r3, [r4, #4]
 8015b64:	4945      	ldr	r1, [pc, #276]	@ (8015c7c <_scanf_i+0x1e4>)
 8015b66:	6960      	ldr	r0, [r4, #20]
 8015b68:	1ac9      	subs	r1, r1, r3
 8015b6a:	f000 f997 	bl	8015e9c <__sccl>
 8015b6e:	f04f 0b00 	mov.w	fp, #0
 8015b72:	68a3      	ldr	r3, [r4, #8]
 8015b74:	6822      	ldr	r2, [r4, #0]
 8015b76:	2b00      	cmp	r3, #0
 8015b78:	d03d      	beq.n	8015bf6 <_scanf_i+0x15e>
 8015b7a:	6831      	ldr	r1, [r6, #0]
 8015b7c:	6960      	ldr	r0, [r4, #20]
 8015b7e:	f891 c000 	ldrb.w	ip, [r1]
 8015b82:	f810 000c 	ldrb.w	r0, [r0, ip]
 8015b86:	2800      	cmp	r0, #0
 8015b88:	d035      	beq.n	8015bf6 <_scanf_i+0x15e>
 8015b8a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8015b8e:	d124      	bne.n	8015bda <_scanf_i+0x142>
 8015b90:	0510      	lsls	r0, r2, #20
 8015b92:	d522      	bpl.n	8015bda <_scanf_i+0x142>
 8015b94:	f10b 0b01 	add.w	fp, fp, #1
 8015b98:	f1b9 0f00 	cmp.w	r9, #0
 8015b9c:	d003      	beq.n	8015ba6 <_scanf_i+0x10e>
 8015b9e:	3301      	adds	r3, #1
 8015ba0:	f109 39ff 	add.w	r9, r9, #4294967295
 8015ba4:	60a3      	str	r3, [r4, #8]
 8015ba6:	6873      	ldr	r3, [r6, #4]
 8015ba8:	3b01      	subs	r3, #1
 8015baa:	2b00      	cmp	r3, #0
 8015bac:	6073      	str	r3, [r6, #4]
 8015bae:	dd1b      	ble.n	8015be8 <_scanf_i+0x150>
 8015bb0:	6833      	ldr	r3, [r6, #0]
 8015bb2:	3301      	adds	r3, #1
 8015bb4:	6033      	str	r3, [r6, #0]
 8015bb6:	68a3      	ldr	r3, [r4, #8]
 8015bb8:	3b01      	subs	r3, #1
 8015bba:	60a3      	str	r3, [r4, #8]
 8015bbc:	e7d9      	b.n	8015b72 <_scanf_i+0xda>
 8015bbe:	f1bb 0f02 	cmp.w	fp, #2
 8015bc2:	d1ae      	bne.n	8015b22 <_scanf_i+0x8a>
 8015bc4:	6822      	ldr	r2, [r4, #0]
 8015bc6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8015bca:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8015bce:	d1c4      	bne.n	8015b5a <_scanf_i+0xc2>
 8015bd0:	2110      	movs	r1, #16
 8015bd2:	6061      	str	r1, [r4, #4]
 8015bd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8015bd8:	e7a2      	b.n	8015b20 <_scanf_i+0x88>
 8015bda:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8015bde:	6022      	str	r2, [r4, #0]
 8015be0:	780b      	ldrb	r3, [r1, #0]
 8015be2:	f805 3b01 	strb.w	r3, [r5], #1
 8015be6:	e7de      	b.n	8015ba6 <_scanf_i+0x10e>
 8015be8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8015bec:	4631      	mov	r1, r6
 8015bee:	4650      	mov	r0, sl
 8015bf0:	4798      	blx	r3
 8015bf2:	2800      	cmp	r0, #0
 8015bf4:	d0df      	beq.n	8015bb6 <_scanf_i+0x11e>
 8015bf6:	6823      	ldr	r3, [r4, #0]
 8015bf8:	05d9      	lsls	r1, r3, #23
 8015bfa:	d50d      	bpl.n	8015c18 <_scanf_i+0x180>
 8015bfc:	42bd      	cmp	r5, r7
 8015bfe:	d909      	bls.n	8015c14 <_scanf_i+0x17c>
 8015c00:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015c04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015c08:	4632      	mov	r2, r6
 8015c0a:	4650      	mov	r0, sl
 8015c0c:	4798      	blx	r3
 8015c0e:	f105 39ff 	add.w	r9, r5, #4294967295
 8015c12:	464d      	mov	r5, r9
 8015c14:	42bd      	cmp	r5, r7
 8015c16:	d028      	beq.n	8015c6a <_scanf_i+0x1d2>
 8015c18:	6822      	ldr	r2, [r4, #0]
 8015c1a:	f012 0210 	ands.w	r2, r2, #16
 8015c1e:	d113      	bne.n	8015c48 <_scanf_i+0x1b0>
 8015c20:	702a      	strb	r2, [r5, #0]
 8015c22:	6863      	ldr	r3, [r4, #4]
 8015c24:	9e01      	ldr	r6, [sp, #4]
 8015c26:	4639      	mov	r1, r7
 8015c28:	4650      	mov	r0, sl
 8015c2a:	47b0      	blx	r6
 8015c2c:	f8d8 3000 	ldr.w	r3, [r8]
 8015c30:	6821      	ldr	r1, [r4, #0]
 8015c32:	1d1a      	adds	r2, r3, #4
 8015c34:	f8c8 2000 	str.w	r2, [r8]
 8015c38:	f011 0f20 	tst.w	r1, #32
 8015c3c:	681b      	ldr	r3, [r3, #0]
 8015c3e:	d00f      	beq.n	8015c60 <_scanf_i+0x1c8>
 8015c40:	6018      	str	r0, [r3, #0]
 8015c42:	68e3      	ldr	r3, [r4, #12]
 8015c44:	3301      	adds	r3, #1
 8015c46:	60e3      	str	r3, [r4, #12]
 8015c48:	6923      	ldr	r3, [r4, #16]
 8015c4a:	1bed      	subs	r5, r5, r7
 8015c4c:	445d      	add	r5, fp
 8015c4e:	442b      	add	r3, r5
 8015c50:	6123      	str	r3, [r4, #16]
 8015c52:	2000      	movs	r0, #0
 8015c54:	b007      	add	sp, #28
 8015c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c5a:	f04f 0b00 	mov.w	fp, #0
 8015c5e:	e7ca      	b.n	8015bf6 <_scanf_i+0x15e>
 8015c60:	07ca      	lsls	r2, r1, #31
 8015c62:	bf4c      	ite	mi
 8015c64:	8018      	strhmi	r0, [r3, #0]
 8015c66:	6018      	strpl	r0, [r3, #0]
 8015c68:	e7eb      	b.n	8015c42 <_scanf_i+0x1aa>
 8015c6a:	2001      	movs	r0, #1
 8015c6c:	e7f2      	b.n	8015c54 <_scanf_i+0x1bc>
 8015c6e:	bf00      	nop
 8015c70:	08017bd0 	.word	0x08017bd0
 8015c74:	080161c1 	.word	0x080161c1
 8015c78:	080162a1 	.word	0x080162a1
 8015c7c:	080180ef 	.word	0x080180ef

08015c80 <__sflush_r>:
 8015c80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015c88:	0716      	lsls	r6, r2, #28
 8015c8a:	4605      	mov	r5, r0
 8015c8c:	460c      	mov	r4, r1
 8015c8e:	d454      	bmi.n	8015d3a <__sflush_r+0xba>
 8015c90:	684b      	ldr	r3, [r1, #4]
 8015c92:	2b00      	cmp	r3, #0
 8015c94:	dc02      	bgt.n	8015c9c <__sflush_r+0x1c>
 8015c96:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	dd48      	ble.n	8015d2e <__sflush_r+0xae>
 8015c9c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015c9e:	2e00      	cmp	r6, #0
 8015ca0:	d045      	beq.n	8015d2e <__sflush_r+0xae>
 8015ca2:	2300      	movs	r3, #0
 8015ca4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015ca8:	682f      	ldr	r7, [r5, #0]
 8015caa:	6a21      	ldr	r1, [r4, #32]
 8015cac:	602b      	str	r3, [r5, #0]
 8015cae:	d030      	beq.n	8015d12 <__sflush_r+0x92>
 8015cb0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015cb2:	89a3      	ldrh	r3, [r4, #12]
 8015cb4:	0759      	lsls	r1, r3, #29
 8015cb6:	d505      	bpl.n	8015cc4 <__sflush_r+0x44>
 8015cb8:	6863      	ldr	r3, [r4, #4]
 8015cba:	1ad2      	subs	r2, r2, r3
 8015cbc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015cbe:	b10b      	cbz	r3, 8015cc4 <__sflush_r+0x44>
 8015cc0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015cc2:	1ad2      	subs	r2, r2, r3
 8015cc4:	2300      	movs	r3, #0
 8015cc6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015cc8:	6a21      	ldr	r1, [r4, #32]
 8015cca:	4628      	mov	r0, r5
 8015ccc:	47b0      	blx	r6
 8015cce:	1c43      	adds	r3, r0, #1
 8015cd0:	89a3      	ldrh	r3, [r4, #12]
 8015cd2:	d106      	bne.n	8015ce2 <__sflush_r+0x62>
 8015cd4:	6829      	ldr	r1, [r5, #0]
 8015cd6:	291d      	cmp	r1, #29
 8015cd8:	d82b      	bhi.n	8015d32 <__sflush_r+0xb2>
 8015cda:	4a2a      	ldr	r2, [pc, #168]	@ (8015d84 <__sflush_r+0x104>)
 8015cdc:	40ca      	lsrs	r2, r1
 8015cde:	07d6      	lsls	r6, r2, #31
 8015ce0:	d527      	bpl.n	8015d32 <__sflush_r+0xb2>
 8015ce2:	2200      	movs	r2, #0
 8015ce4:	6062      	str	r2, [r4, #4]
 8015ce6:	04d9      	lsls	r1, r3, #19
 8015ce8:	6922      	ldr	r2, [r4, #16]
 8015cea:	6022      	str	r2, [r4, #0]
 8015cec:	d504      	bpl.n	8015cf8 <__sflush_r+0x78>
 8015cee:	1c42      	adds	r2, r0, #1
 8015cf0:	d101      	bne.n	8015cf6 <__sflush_r+0x76>
 8015cf2:	682b      	ldr	r3, [r5, #0]
 8015cf4:	b903      	cbnz	r3, 8015cf8 <__sflush_r+0x78>
 8015cf6:	6560      	str	r0, [r4, #84]	@ 0x54
 8015cf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015cfa:	602f      	str	r7, [r5, #0]
 8015cfc:	b1b9      	cbz	r1, 8015d2e <__sflush_r+0xae>
 8015cfe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015d02:	4299      	cmp	r1, r3
 8015d04:	d002      	beq.n	8015d0c <__sflush_r+0x8c>
 8015d06:	4628      	mov	r0, r5
 8015d08:	f7fe ff76 	bl	8014bf8 <_free_r>
 8015d0c:	2300      	movs	r3, #0
 8015d0e:	6363      	str	r3, [r4, #52]	@ 0x34
 8015d10:	e00d      	b.n	8015d2e <__sflush_r+0xae>
 8015d12:	2301      	movs	r3, #1
 8015d14:	4628      	mov	r0, r5
 8015d16:	47b0      	blx	r6
 8015d18:	4602      	mov	r2, r0
 8015d1a:	1c50      	adds	r0, r2, #1
 8015d1c:	d1c9      	bne.n	8015cb2 <__sflush_r+0x32>
 8015d1e:	682b      	ldr	r3, [r5, #0]
 8015d20:	2b00      	cmp	r3, #0
 8015d22:	d0c6      	beq.n	8015cb2 <__sflush_r+0x32>
 8015d24:	2b1d      	cmp	r3, #29
 8015d26:	d001      	beq.n	8015d2c <__sflush_r+0xac>
 8015d28:	2b16      	cmp	r3, #22
 8015d2a:	d11e      	bne.n	8015d6a <__sflush_r+0xea>
 8015d2c:	602f      	str	r7, [r5, #0]
 8015d2e:	2000      	movs	r0, #0
 8015d30:	e022      	b.n	8015d78 <__sflush_r+0xf8>
 8015d32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015d36:	b21b      	sxth	r3, r3
 8015d38:	e01b      	b.n	8015d72 <__sflush_r+0xf2>
 8015d3a:	690f      	ldr	r7, [r1, #16]
 8015d3c:	2f00      	cmp	r7, #0
 8015d3e:	d0f6      	beq.n	8015d2e <__sflush_r+0xae>
 8015d40:	0793      	lsls	r3, r2, #30
 8015d42:	680e      	ldr	r6, [r1, #0]
 8015d44:	bf08      	it	eq
 8015d46:	694b      	ldreq	r3, [r1, #20]
 8015d48:	600f      	str	r7, [r1, #0]
 8015d4a:	bf18      	it	ne
 8015d4c:	2300      	movne	r3, #0
 8015d4e:	eba6 0807 	sub.w	r8, r6, r7
 8015d52:	608b      	str	r3, [r1, #8]
 8015d54:	f1b8 0f00 	cmp.w	r8, #0
 8015d58:	dde9      	ble.n	8015d2e <__sflush_r+0xae>
 8015d5a:	6a21      	ldr	r1, [r4, #32]
 8015d5c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015d5e:	4643      	mov	r3, r8
 8015d60:	463a      	mov	r2, r7
 8015d62:	4628      	mov	r0, r5
 8015d64:	47b0      	blx	r6
 8015d66:	2800      	cmp	r0, #0
 8015d68:	dc08      	bgt.n	8015d7c <__sflush_r+0xfc>
 8015d6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015d6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015d72:	81a3      	strh	r3, [r4, #12]
 8015d74:	f04f 30ff 	mov.w	r0, #4294967295
 8015d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015d7c:	4407      	add	r7, r0
 8015d7e:	eba8 0800 	sub.w	r8, r8, r0
 8015d82:	e7e7      	b.n	8015d54 <__sflush_r+0xd4>
 8015d84:	20400001 	.word	0x20400001

08015d88 <_fflush_r>:
 8015d88:	b538      	push	{r3, r4, r5, lr}
 8015d8a:	690b      	ldr	r3, [r1, #16]
 8015d8c:	4605      	mov	r5, r0
 8015d8e:	460c      	mov	r4, r1
 8015d90:	b913      	cbnz	r3, 8015d98 <_fflush_r+0x10>
 8015d92:	2500      	movs	r5, #0
 8015d94:	4628      	mov	r0, r5
 8015d96:	bd38      	pop	{r3, r4, r5, pc}
 8015d98:	b118      	cbz	r0, 8015da2 <_fflush_r+0x1a>
 8015d9a:	6a03      	ldr	r3, [r0, #32]
 8015d9c:	b90b      	cbnz	r3, 8015da2 <_fflush_r+0x1a>
 8015d9e:	f7fe fb65 	bl	801446c <__sinit>
 8015da2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015da6:	2b00      	cmp	r3, #0
 8015da8:	d0f3      	beq.n	8015d92 <_fflush_r+0xa>
 8015daa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015dac:	07d0      	lsls	r0, r2, #31
 8015dae:	d404      	bmi.n	8015dba <_fflush_r+0x32>
 8015db0:	0599      	lsls	r1, r3, #22
 8015db2:	d402      	bmi.n	8015dba <_fflush_r+0x32>
 8015db4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015db6:	f7fe ff08 	bl	8014bca <__retarget_lock_acquire_recursive>
 8015dba:	4628      	mov	r0, r5
 8015dbc:	4621      	mov	r1, r4
 8015dbe:	f7ff ff5f 	bl	8015c80 <__sflush_r>
 8015dc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015dc4:	07da      	lsls	r2, r3, #31
 8015dc6:	4605      	mov	r5, r0
 8015dc8:	d4e4      	bmi.n	8015d94 <_fflush_r+0xc>
 8015dca:	89a3      	ldrh	r3, [r4, #12]
 8015dcc:	059b      	lsls	r3, r3, #22
 8015dce:	d4e1      	bmi.n	8015d94 <_fflush_r+0xc>
 8015dd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015dd2:	f7fe fefb 	bl	8014bcc <__retarget_lock_release_recursive>
 8015dd6:	e7dd      	b.n	8015d94 <_fflush_r+0xc>

08015dd8 <__swhatbuf_r>:
 8015dd8:	b570      	push	{r4, r5, r6, lr}
 8015dda:	460c      	mov	r4, r1
 8015ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015de0:	2900      	cmp	r1, #0
 8015de2:	b096      	sub	sp, #88	@ 0x58
 8015de4:	4615      	mov	r5, r2
 8015de6:	461e      	mov	r6, r3
 8015de8:	da0d      	bge.n	8015e06 <__swhatbuf_r+0x2e>
 8015dea:	89a3      	ldrh	r3, [r4, #12]
 8015dec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015df0:	f04f 0100 	mov.w	r1, #0
 8015df4:	bf14      	ite	ne
 8015df6:	2340      	movne	r3, #64	@ 0x40
 8015df8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015dfc:	2000      	movs	r0, #0
 8015dfe:	6031      	str	r1, [r6, #0]
 8015e00:	602b      	str	r3, [r5, #0]
 8015e02:	b016      	add	sp, #88	@ 0x58
 8015e04:	bd70      	pop	{r4, r5, r6, pc}
 8015e06:	466a      	mov	r2, sp
 8015e08:	f000 f8ec 	bl	8015fe4 <_fstat_r>
 8015e0c:	2800      	cmp	r0, #0
 8015e0e:	dbec      	blt.n	8015dea <__swhatbuf_r+0x12>
 8015e10:	9901      	ldr	r1, [sp, #4]
 8015e12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015e16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015e1a:	4259      	negs	r1, r3
 8015e1c:	4159      	adcs	r1, r3
 8015e1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015e22:	e7eb      	b.n	8015dfc <__swhatbuf_r+0x24>

08015e24 <__smakebuf_r>:
 8015e24:	898b      	ldrh	r3, [r1, #12]
 8015e26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015e28:	079d      	lsls	r5, r3, #30
 8015e2a:	4606      	mov	r6, r0
 8015e2c:	460c      	mov	r4, r1
 8015e2e:	d507      	bpl.n	8015e40 <__smakebuf_r+0x1c>
 8015e30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015e34:	6023      	str	r3, [r4, #0]
 8015e36:	6123      	str	r3, [r4, #16]
 8015e38:	2301      	movs	r3, #1
 8015e3a:	6163      	str	r3, [r4, #20]
 8015e3c:	b003      	add	sp, #12
 8015e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015e40:	ab01      	add	r3, sp, #4
 8015e42:	466a      	mov	r2, sp
 8015e44:	f7ff ffc8 	bl	8015dd8 <__swhatbuf_r>
 8015e48:	9f00      	ldr	r7, [sp, #0]
 8015e4a:	4605      	mov	r5, r0
 8015e4c:	4639      	mov	r1, r7
 8015e4e:	4630      	mov	r0, r6
 8015e50:	f7fe ff46 	bl	8014ce0 <_malloc_r>
 8015e54:	b948      	cbnz	r0, 8015e6a <__smakebuf_r+0x46>
 8015e56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015e5a:	059a      	lsls	r2, r3, #22
 8015e5c:	d4ee      	bmi.n	8015e3c <__smakebuf_r+0x18>
 8015e5e:	f023 0303 	bic.w	r3, r3, #3
 8015e62:	f043 0302 	orr.w	r3, r3, #2
 8015e66:	81a3      	strh	r3, [r4, #12]
 8015e68:	e7e2      	b.n	8015e30 <__smakebuf_r+0xc>
 8015e6a:	89a3      	ldrh	r3, [r4, #12]
 8015e6c:	6020      	str	r0, [r4, #0]
 8015e6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015e72:	81a3      	strh	r3, [r4, #12]
 8015e74:	9b01      	ldr	r3, [sp, #4]
 8015e76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015e7a:	b15b      	cbz	r3, 8015e94 <__smakebuf_r+0x70>
 8015e7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015e80:	4630      	mov	r0, r6
 8015e82:	f000 f8c1 	bl	8016008 <_isatty_r>
 8015e86:	b128      	cbz	r0, 8015e94 <__smakebuf_r+0x70>
 8015e88:	89a3      	ldrh	r3, [r4, #12]
 8015e8a:	f023 0303 	bic.w	r3, r3, #3
 8015e8e:	f043 0301 	orr.w	r3, r3, #1
 8015e92:	81a3      	strh	r3, [r4, #12]
 8015e94:	89a3      	ldrh	r3, [r4, #12]
 8015e96:	431d      	orrs	r5, r3
 8015e98:	81a5      	strh	r5, [r4, #12]
 8015e9a:	e7cf      	b.n	8015e3c <__smakebuf_r+0x18>

08015e9c <__sccl>:
 8015e9c:	b570      	push	{r4, r5, r6, lr}
 8015e9e:	780b      	ldrb	r3, [r1, #0]
 8015ea0:	4604      	mov	r4, r0
 8015ea2:	2b5e      	cmp	r3, #94	@ 0x5e
 8015ea4:	bf0b      	itete	eq
 8015ea6:	784b      	ldrbeq	r3, [r1, #1]
 8015ea8:	1c4a      	addne	r2, r1, #1
 8015eaa:	1c8a      	addeq	r2, r1, #2
 8015eac:	2100      	movne	r1, #0
 8015eae:	bf08      	it	eq
 8015eb0:	2101      	moveq	r1, #1
 8015eb2:	3801      	subs	r0, #1
 8015eb4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8015eb8:	f800 1f01 	strb.w	r1, [r0, #1]!
 8015ebc:	42a8      	cmp	r0, r5
 8015ebe:	d1fb      	bne.n	8015eb8 <__sccl+0x1c>
 8015ec0:	b90b      	cbnz	r3, 8015ec6 <__sccl+0x2a>
 8015ec2:	1e50      	subs	r0, r2, #1
 8015ec4:	bd70      	pop	{r4, r5, r6, pc}
 8015ec6:	f081 0101 	eor.w	r1, r1, #1
 8015eca:	54e1      	strb	r1, [r4, r3]
 8015ecc:	4610      	mov	r0, r2
 8015ece:	4602      	mov	r2, r0
 8015ed0:	f812 5b01 	ldrb.w	r5, [r2], #1
 8015ed4:	2d2d      	cmp	r5, #45	@ 0x2d
 8015ed6:	d005      	beq.n	8015ee4 <__sccl+0x48>
 8015ed8:	2d5d      	cmp	r5, #93	@ 0x5d
 8015eda:	d016      	beq.n	8015f0a <__sccl+0x6e>
 8015edc:	2d00      	cmp	r5, #0
 8015ede:	d0f1      	beq.n	8015ec4 <__sccl+0x28>
 8015ee0:	462b      	mov	r3, r5
 8015ee2:	e7f2      	b.n	8015eca <__sccl+0x2e>
 8015ee4:	7846      	ldrb	r6, [r0, #1]
 8015ee6:	2e5d      	cmp	r6, #93	@ 0x5d
 8015ee8:	d0fa      	beq.n	8015ee0 <__sccl+0x44>
 8015eea:	42b3      	cmp	r3, r6
 8015eec:	dcf8      	bgt.n	8015ee0 <__sccl+0x44>
 8015eee:	3002      	adds	r0, #2
 8015ef0:	461a      	mov	r2, r3
 8015ef2:	3201      	adds	r2, #1
 8015ef4:	4296      	cmp	r6, r2
 8015ef6:	54a1      	strb	r1, [r4, r2]
 8015ef8:	dcfb      	bgt.n	8015ef2 <__sccl+0x56>
 8015efa:	1af2      	subs	r2, r6, r3
 8015efc:	3a01      	subs	r2, #1
 8015efe:	1c5d      	adds	r5, r3, #1
 8015f00:	42b3      	cmp	r3, r6
 8015f02:	bfa8      	it	ge
 8015f04:	2200      	movge	r2, #0
 8015f06:	18ab      	adds	r3, r5, r2
 8015f08:	e7e1      	b.n	8015ece <__sccl+0x32>
 8015f0a:	4610      	mov	r0, r2
 8015f0c:	e7da      	b.n	8015ec4 <__sccl+0x28>

08015f0e <__submore>:
 8015f0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f12:	460c      	mov	r4, r1
 8015f14:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8015f16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015f1a:	4299      	cmp	r1, r3
 8015f1c:	d11d      	bne.n	8015f5a <__submore+0x4c>
 8015f1e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8015f22:	f7fe fedd 	bl	8014ce0 <_malloc_r>
 8015f26:	b918      	cbnz	r0, 8015f30 <__submore+0x22>
 8015f28:	f04f 30ff 	mov.w	r0, #4294967295
 8015f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015f34:	63a3      	str	r3, [r4, #56]	@ 0x38
 8015f36:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8015f3a:	6360      	str	r0, [r4, #52]	@ 0x34
 8015f3c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8015f40:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8015f44:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8015f48:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8015f4c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8015f50:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8015f54:	6020      	str	r0, [r4, #0]
 8015f56:	2000      	movs	r0, #0
 8015f58:	e7e8      	b.n	8015f2c <__submore+0x1e>
 8015f5a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8015f5c:	0077      	lsls	r7, r6, #1
 8015f5e:	463a      	mov	r2, r7
 8015f60:	f000 f886 	bl	8016070 <_realloc_r>
 8015f64:	4605      	mov	r5, r0
 8015f66:	2800      	cmp	r0, #0
 8015f68:	d0de      	beq.n	8015f28 <__submore+0x1a>
 8015f6a:	eb00 0806 	add.w	r8, r0, r6
 8015f6e:	4601      	mov	r1, r0
 8015f70:	4632      	mov	r2, r6
 8015f72:	4640      	mov	r0, r8
 8015f74:	f7fe fe2b 	bl	8014bce <memcpy>
 8015f78:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8015f7c:	f8c4 8000 	str.w	r8, [r4]
 8015f80:	e7e9      	b.n	8015f56 <__submore+0x48>

08015f82 <_raise_r>:
 8015f82:	291f      	cmp	r1, #31
 8015f84:	b538      	push	{r3, r4, r5, lr}
 8015f86:	4605      	mov	r5, r0
 8015f88:	460c      	mov	r4, r1
 8015f8a:	d904      	bls.n	8015f96 <_raise_r+0x14>
 8015f8c:	2316      	movs	r3, #22
 8015f8e:	6003      	str	r3, [r0, #0]
 8015f90:	f04f 30ff 	mov.w	r0, #4294967295
 8015f94:	bd38      	pop	{r3, r4, r5, pc}
 8015f96:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015f98:	b112      	cbz	r2, 8015fa0 <_raise_r+0x1e>
 8015f9a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015f9e:	b94b      	cbnz	r3, 8015fb4 <_raise_r+0x32>
 8015fa0:	4628      	mov	r0, r5
 8015fa2:	f000 f853 	bl	801604c <_getpid_r>
 8015fa6:	4622      	mov	r2, r4
 8015fa8:	4601      	mov	r1, r0
 8015faa:	4628      	mov	r0, r5
 8015fac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015fb0:	f000 b83a 	b.w	8016028 <_kill_r>
 8015fb4:	2b01      	cmp	r3, #1
 8015fb6:	d00a      	beq.n	8015fce <_raise_r+0x4c>
 8015fb8:	1c59      	adds	r1, r3, #1
 8015fba:	d103      	bne.n	8015fc4 <_raise_r+0x42>
 8015fbc:	2316      	movs	r3, #22
 8015fbe:	6003      	str	r3, [r0, #0]
 8015fc0:	2001      	movs	r0, #1
 8015fc2:	e7e7      	b.n	8015f94 <_raise_r+0x12>
 8015fc4:	2100      	movs	r1, #0
 8015fc6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015fca:	4620      	mov	r0, r4
 8015fcc:	4798      	blx	r3
 8015fce:	2000      	movs	r0, #0
 8015fd0:	e7e0      	b.n	8015f94 <_raise_r+0x12>
	...

08015fd4 <raise>:
 8015fd4:	4b02      	ldr	r3, [pc, #8]	@ (8015fe0 <raise+0xc>)
 8015fd6:	4601      	mov	r1, r0
 8015fd8:	6818      	ldr	r0, [r3, #0]
 8015fda:	f7ff bfd2 	b.w	8015f82 <_raise_r>
 8015fde:	bf00      	nop
 8015fe0:	200000e0 	.word	0x200000e0

08015fe4 <_fstat_r>:
 8015fe4:	b538      	push	{r3, r4, r5, lr}
 8015fe6:	4d07      	ldr	r5, [pc, #28]	@ (8016004 <_fstat_r+0x20>)
 8015fe8:	2300      	movs	r3, #0
 8015fea:	4604      	mov	r4, r0
 8015fec:	4608      	mov	r0, r1
 8015fee:	4611      	mov	r1, r2
 8015ff0:	602b      	str	r3, [r5, #0]
 8015ff2:	f7ec fd63 	bl	8002abc <_fstat>
 8015ff6:	1c43      	adds	r3, r0, #1
 8015ff8:	d102      	bne.n	8016000 <_fstat_r+0x1c>
 8015ffa:	682b      	ldr	r3, [r5, #0]
 8015ffc:	b103      	cbz	r3, 8016000 <_fstat_r+0x1c>
 8015ffe:	6023      	str	r3, [r4, #0]
 8016000:	bd38      	pop	{r3, r4, r5, pc}
 8016002:	bf00      	nop
 8016004:	20009238 	.word	0x20009238

08016008 <_isatty_r>:
 8016008:	b538      	push	{r3, r4, r5, lr}
 801600a:	4d06      	ldr	r5, [pc, #24]	@ (8016024 <_isatty_r+0x1c>)
 801600c:	2300      	movs	r3, #0
 801600e:	4604      	mov	r4, r0
 8016010:	4608      	mov	r0, r1
 8016012:	602b      	str	r3, [r5, #0]
 8016014:	f7ec fd62 	bl	8002adc <_isatty>
 8016018:	1c43      	adds	r3, r0, #1
 801601a:	d102      	bne.n	8016022 <_isatty_r+0x1a>
 801601c:	682b      	ldr	r3, [r5, #0]
 801601e:	b103      	cbz	r3, 8016022 <_isatty_r+0x1a>
 8016020:	6023      	str	r3, [r4, #0]
 8016022:	bd38      	pop	{r3, r4, r5, pc}
 8016024:	20009238 	.word	0x20009238

08016028 <_kill_r>:
 8016028:	b538      	push	{r3, r4, r5, lr}
 801602a:	4d07      	ldr	r5, [pc, #28]	@ (8016048 <_kill_r+0x20>)
 801602c:	2300      	movs	r3, #0
 801602e:	4604      	mov	r4, r0
 8016030:	4608      	mov	r0, r1
 8016032:	4611      	mov	r1, r2
 8016034:	602b      	str	r3, [r5, #0]
 8016036:	f7ec fcfd 	bl	8002a34 <_kill>
 801603a:	1c43      	adds	r3, r0, #1
 801603c:	d102      	bne.n	8016044 <_kill_r+0x1c>
 801603e:	682b      	ldr	r3, [r5, #0]
 8016040:	b103      	cbz	r3, 8016044 <_kill_r+0x1c>
 8016042:	6023      	str	r3, [r4, #0]
 8016044:	bd38      	pop	{r3, r4, r5, pc}
 8016046:	bf00      	nop
 8016048:	20009238 	.word	0x20009238

0801604c <_getpid_r>:
 801604c:	f7ec bcea 	b.w	8002a24 <_getpid>

08016050 <_sbrk_r>:
 8016050:	b538      	push	{r3, r4, r5, lr}
 8016052:	4d06      	ldr	r5, [pc, #24]	@ (801606c <_sbrk_r+0x1c>)
 8016054:	2300      	movs	r3, #0
 8016056:	4604      	mov	r4, r0
 8016058:	4608      	mov	r0, r1
 801605a:	602b      	str	r3, [r5, #0]
 801605c:	f7ec fd56 	bl	8002b0c <_sbrk>
 8016060:	1c43      	adds	r3, r0, #1
 8016062:	d102      	bne.n	801606a <_sbrk_r+0x1a>
 8016064:	682b      	ldr	r3, [r5, #0]
 8016066:	b103      	cbz	r3, 801606a <_sbrk_r+0x1a>
 8016068:	6023      	str	r3, [r4, #0]
 801606a:	bd38      	pop	{r3, r4, r5, pc}
 801606c:	20009238 	.word	0x20009238

08016070 <_realloc_r>:
 8016070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016074:	4607      	mov	r7, r0
 8016076:	4614      	mov	r4, r2
 8016078:	460d      	mov	r5, r1
 801607a:	b921      	cbnz	r1, 8016086 <_realloc_r+0x16>
 801607c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016080:	4611      	mov	r1, r2
 8016082:	f7fe be2d 	b.w	8014ce0 <_malloc_r>
 8016086:	b92a      	cbnz	r2, 8016094 <_realloc_r+0x24>
 8016088:	f7fe fdb6 	bl	8014bf8 <_free_r>
 801608c:	4625      	mov	r5, r4
 801608e:	4628      	mov	r0, r5
 8016090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016094:	f000 f906 	bl	80162a4 <_malloc_usable_size_r>
 8016098:	4284      	cmp	r4, r0
 801609a:	4606      	mov	r6, r0
 801609c:	d802      	bhi.n	80160a4 <_realloc_r+0x34>
 801609e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80160a2:	d8f4      	bhi.n	801608e <_realloc_r+0x1e>
 80160a4:	4621      	mov	r1, r4
 80160a6:	4638      	mov	r0, r7
 80160a8:	f7fe fe1a 	bl	8014ce0 <_malloc_r>
 80160ac:	4680      	mov	r8, r0
 80160ae:	b908      	cbnz	r0, 80160b4 <_realloc_r+0x44>
 80160b0:	4645      	mov	r5, r8
 80160b2:	e7ec      	b.n	801608e <_realloc_r+0x1e>
 80160b4:	42b4      	cmp	r4, r6
 80160b6:	4622      	mov	r2, r4
 80160b8:	4629      	mov	r1, r5
 80160ba:	bf28      	it	cs
 80160bc:	4632      	movcs	r2, r6
 80160be:	f7fe fd86 	bl	8014bce <memcpy>
 80160c2:	4629      	mov	r1, r5
 80160c4:	4638      	mov	r0, r7
 80160c6:	f7fe fd97 	bl	8014bf8 <_free_r>
 80160ca:	e7f1      	b.n	80160b0 <_realloc_r+0x40>

080160cc <_strtol_l.isra.0>:
 80160cc:	2b24      	cmp	r3, #36	@ 0x24
 80160ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80160d2:	4686      	mov	lr, r0
 80160d4:	4690      	mov	r8, r2
 80160d6:	d801      	bhi.n	80160dc <_strtol_l.isra.0+0x10>
 80160d8:	2b01      	cmp	r3, #1
 80160da:	d106      	bne.n	80160ea <_strtol_l.isra.0+0x1e>
 80160dc:	f7fe fd4a 	bl	8014b74 <__errno>
 80160e0:	2316      	movs	r3, #22
 80160e2:	6003      	str	r3, [r0, #0]
 80160e4:	2000      	movs	r0, #0
 80160e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80160ea:	4834      	ldr	r0, [pc, #208]	@ (80161bc <_strtol_l.isra.0+0xf0>)
 80160ec:	460d      	mov	r5, r1
 80160ee:	462a      	mov	r2, r5
 80160f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80160f4:	5d06      	ldrb	r6, [r0, r4]
 80160f6:	f016 0608 	ands.w	r6, r6, #8
 80160fa:	d1f8      	bne.n	80160ee <_strtol_l.isra.0+0x22>
 80160fc:	2c2d      	cmp	r4, #45	@ 0x2d
 80160fe:	d110      	bne.n	8016122 <_strtol_l.isra.0+0x56>
 8016100:	782c      	ldrb	r4, [r5, #0]
 8016102:	2601      	movs	r6, #1
 8016104:	1c95      	adds	r5, r2, #2
 8016106:	f033 0210 	bics.w	r2, r3, #16
 801610a:	d115      	bne.n	8016138 <_strtol_l.isra.0+0x6c>
 801610c:	2c30      	cmp	r4, #48	@ 0x30
 801610e:	d10d      	bne.n	801612c <_strtol_l.isra.0+0x60>
 8016110:	782a      	ldrb	r2, [r5, #0]
 8016112:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016116:	2a58      	cmp	r2, #88	@ 0x58
 8016118:	d108      	bne.n	801612c <_strtol_l.isra.0+0x60>
 801611a:	786c      	ldrb	r4, [r5, #1]
 801611c:	3502      	adds	r5, #2
 801611e:	2310      	movs	r3, #16
 8016120:	e00a      	b.n	8016138 <_strtol_l.isra.0+0x6c>
 8016122:	2c2b      	cmp	r4, #43	@ 0x2b
 8016124:	bf04      	itt	eq
 8016126:	782c      	ldrbeq	r4, [r5, #0]
 8016128:	1c95      	addeq	r5, r2, #2
 801612a:	e7ec      	b.n	8016106 <_strtol_l.isra.0+0x3a>
 801612c:	2b00      	cmp	r3, #0
 801612e:	d1f6      	bne.n	801611e <_strtol_l.isra.0+0x52>
 8016130:	2c30      	cmp	r4, #48	@ 0x30
 8016132:	bf14      	ite	ne
 8016134:	230a      	movne	r3, #10
 8016136:	2308      	moveq	r3, #8
 8016138:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801613c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016140:	2200      	movs	r2, #0
 8016142:	fbbc f9f3 	udiv	r9, ip, r3
 8016146:	4610      	mov	r0, r2
 8016148:	fb03 ca19 	mls	sl, r3, r9, ip
 801614c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016150:	2f09      	cmp	r7, #9
 8016152:	d80f      	bhi.n	8016174 <_strtol_l.isra.0+0xa8>
 8016154:	463c      	mov	r4, r7
 8016156:	42a3      	cmp	r3, r4
 8016158:	dd1b      	ble.n	8016192 <_strtol_l.isra.0+0xc6>
 801615a:	1c57      	adds	r7, r2, #1
 801615c:	d007      	beq.n	801616e <_strtol_l.isra.0+0xa2>
 801615e:	4581      	cmp	r9, r0
 8016160:	d314      	bcc.n	801618c <_strtol_l.isra.0+0xc0>
 8016162:	d101      	bne.n	8016168 <_strtol_l.isra.0+0x9c>
 8016164:	45a2      	cmp	sl, r4
 8016166:	db11      	blt.n	801618c <_strtol_l.isra.0+0xc0>
 8016168:	fb00 4003 	mla	r0, r0, r3, r4
 801616c:	2201      	movs	r2, #1
 801616e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016172:	e7eb      	b.n	801614c <_strtol_l.isra.0+0x80>
 8016174:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016178:	2f19      	cmp	r7, #25
 801617a:	d801      	bhi.n	8016180 <_strtol_l.isra.0+0xb4>
 801617c:	3c37      	subs	r4, #55	@ 0x37
 801617e:	e7ea      	b.n	8016156 <_strtol_l.isra.0+0x8a>
 8016180:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8016184:	2f19      	cmp	r7, #25
 8016186:	d804      	bhi.n	8016192 <_strtol_l.isra.0+0xc6>
 8016188:	3c57      	subs	r4, #87	@ 0x57
 801618a:	e7e4      	b.n	8016156 <_strtol_l.isra.0+0x8a>
 801618c:	f04f 32ff 	mov.w	r2, #4294967295
 8016190:	e7ed      	b.n	801616e <_strtol_l.isra.0+0xa2>
 8016192:	1c53      	adds	r3, r2, #1
 8016194:	d108      	bne.n	80161a8 <_strtol_l.isra.0+0xdc>
 8016196:	2322      	movs	r3, #34	@ 0x22
 8016198:	f8ce 3000 	str.w	r3, [lr]
 801619c:	4660      	mov	r0, ip
 801619e:	f1b8 0f00 	cmp.w	r8, #0
 80161a2:	d0a0      	beq.n	80160e6 <_strtol_l.isra.0+0x1a>
 80161a4:	1e69      	subs	r1, r5, #1
 80161a6:	e006      	b.n	80161b6 <_strtol_l.isra.0+0xea>
 80161a8:	b106      	cbz	r6, 80161ac <_strtol_l.isra.0+0xe0>
 80161aa:	4240      	negs	r0, r0
 80161ac:	f1b8 0f00 	cmp.w	r8, #0
 80161b0:	d099      	beq.n	80160e6 <_strtol_l.isra.0+0x1a>
 80161b2:	2a00      	cmp	r2, #0
 80161b4:	d1f6      	bne.n	80161a4 <_strtol_l.isra.0+0xd8>
 80161b6:	f8c8 1000 	str.w	r1, [r8]
 80161ba:	e794      	b.n	80160e6 <_strtol_l.isra.0+0x1a>
 80161bc:	080180fb 	.word	0x080180fb

080161c0 <_strtol_r>:
 80161c0:	f7ff bf84 	b.w	80160cc <_strtol_l.isra.0>

080161c4 <_strtoul_l.isra.0>:
 80161c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80161c8:	4e34      	ldr	r6, [pc, #208]	@ (801629c <_strtoul_l.isra.0+0xd8>)
 80161ca:	4686      	mov	lr, r0
 80161cc:	460d      	mov	r5, r1
 80161ce:	4628      	mov	r0, r5
 80161d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80161d4:	5d37      	ldrb	r7, [r6, r4]
 80161d6:	f017 0708 	ands.w	r7, r7, #8
 80161da:	d1f8      	bne.n	80161ce <_strtoul_l.isra.0+0xa>
 80161dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80161de:	d110      	bne.n	8016202 <_strtoul_l.isra.0+0x3e>
 80161e0:	782c      	ldrb	r4, [r5, #0]
 80161e2:	2701      	movs	r7, #1
 80161e4:	1c85      	adds	r5, r0, #2
 80161e6:	f033 0010 	bics.w	r0, r3, #16
 80161ea:	d115      	bne.n	8016218 <_strtoul_l.isra.0+0x54>
 80161ec:	2c30      	cmp	r4, #48	@ 0x30
 80161ee:	d10d      	bne.n	801620c <_strtoul_l.isra.0+0x48>
 80161f0:	7828      	ldrb	r0, [r5, #0]
 80161f2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80161f6:	2858      	cmp	r0, #88	@ 0x58
 80161f8:	d108      	bne.n	801620c <_strtoul_l.isra.0+0x48>
 80161fa:	786c      	ldrb	r4, [r5, #1]
 80161fc:	3502      	adds	r5, #2
 80161fe:	2310      	movs	r3, #16
 8016200:	e00a      	b.n	8016218 <_strtoul_l.isra.0+0x54>
 8016202:	2c2b      	cmp	r4, #43	@ 0x2b
 8016204:	bf04      	itt	eq
 8016206:	782c      	ldrbeq	r4, [r5, #0]
 8016208:	1c85      	addeq	r5, r0, #2
 801620a:	e7ec      	b.n	80161e6 <_strtoul_l.isra.0+0x22>
 801620c:	2b00      	cmp	r3, #0
 801620e:	d1f6      	bne.n	80161fe <_strtoul_l.isra.0+0x3a>
 8016210:	2c30      	cmp	r4, #48	@ 0x30
 8016212:	bf14      	ite	ne
 8016214:	230a      	movne	r3, #10
 8016216:	2308      	moveq	r3, #8
 8016218:	f04f 38ff 	mov.w	r8, #4294967295
 801621c:	2600      	movs	r6, #0
 801621e:	fbb8 f8f3 	udiv	r8, r8, r3
 8016222:	fb03 f908 	mul.w	r9, r3, r8
 8016226:	ea6f 0909 	mvn.w	r9, r9
 801622a:	4630      	mov	r0, r6
 801622c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8016230:	f1bc 0f09 	cmp.w	ip, #9
 8016234:	d810      	bhi.n	8016258 <_strtoul_l.isra.0+0x94>
 8016236:	4664      	mov	r4, ip
 8016238:	42a3      	cmp	r3, r4
 801623a:	dd1e      	ble.n	801627a <_strtoul_l.isra.0+0xb6>
 801623c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8016240:	d007      	beq.n	8016252 <_strtoul_l.isra.0+0x8e>
 8016242:	4580      	cmp	r8, r0
 8016244:	d316      	bcc.n	8016274 <_strtoul_l.isra.0+0xb0>
 8016246:	d101      	bne.n	801624c <_strtoul_l.isra.0+0x88>
 8016248:	45a1      	cmp	r9, r4
 801624a:	db13      	blt.n	8016274 <_strtoul_l.isra.0+0xb0>
 801624c:	fb00 4003 	mla	r0, r0, r3, r4
 8016250:	2601      	movs	r6, #1
 8016252:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016256:	e7e9      	b.n	801622c <_strtoul_l.isra.0+0x68>
 8016258:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801625c:	f1bc 0f19 	cmp.w	ip, #25
 8016260:	d801      	bhi.n	8016266 <_strtoul_l.isra.0+0xa2>
 8016262:	3c37      	subs	r4, #55	@ 0x37
 8016264:	e7e8      	b.n	8016238 <_strtoul_l.isra.0+0x74>
 8016266:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801626a:	f1bc 0f19 	cmp.w	ip, #25
 801626e:	d804      	bhi.n	801627a <_strtoul_l.isra.0+0xb6>
 8016270:	3c57      	subs	r4, #87	@ 0x57
 8016272:	e7e1      	b.n	8016238 <_strtoul_l.isra.0+0x74>
 8016274:	f04f 36ff 	mov.w	r6, #4294967295
 8016278:	e7eb      	b.n	8016252 <_strtoul_l.isra.0+0x8e>
 801627a:	1c73      	adds	r3, r6, #1
 801627c:	d106      	bne.n	801628c <_strtoul_l.isra.0+0xc8>
 801627e:	2322      	movs	r3, #34	@ 0x22
 8016280:	f8ce 3000 	str.w	r3, [lr]
 8016284:	4630      	mov	r0, r6
 8016286:	b932      	cbnz	r2, 8016296 <_strtoul_l.isra.0+0xd2>
 8016288:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801628c:	b107      	cbz	r7, 8016290 <_strtoul_l.isra.0+0xcc>
 801628e:	4240      	negs	r0, r0
 8016290:	2a00      	cmp	r2, #0
 8016292:	d0f9      	beq.n	8016288 <_strtoul_l.isra.0+0xc4>
 8016294:	b106      	cbz	r6, 8016298 <_strtoul_l.isra.0+0xd4>
 8016296:	1e69      	subs	r1, r5, #1
 8016298:	6011      	str	r1, [r2, #0]
 801629a:	e7f5      	b.n	8016288 <_strtoul_l.isra.0+0xc4>
 801629c:	080180fb 	.word	0x080180fb

080162a0 <_strtoul_r>:
 80162a0:	f7ff bf90 	b.w	80161c4 <_strtoul_l.isra.0>

080162a4 <_malloc_usable_size_r>:
 80162a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80162a8:	1f18      	subs	r0, r3, #4
 80162aa:	2b00      	cmp	r3, #0
 80162ac:	bfbc      	itt	lt
 80162ae:	580b      	ldrlt	r3, [r1, r0]
 80162b0:	18c0      	addlt	r0, r0, r3
 80162b2:	4770      	bx	lr

080162b4 <_init>:
 80162b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162b6:	bf00      	nop
 80162b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80162ba:	bc08      	pop	{r3}
 80162bc:	469e      	mov	lr, r3
 80162be:	4770      	bx	lr

080162c0 <_fini>:
 80162c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162c2:	bf00      	nop
 80162c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80162c6:	bc08      	pop	{r3}
 80162c8:	469e      	mov	lr, r3
 80162ca:	4770      	bx	lr
