#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n11578.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1543.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11578.clk[0] (.latch)                                           1.014     1.014
n11578.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11585.in[0] (.names)                                            1.014     2.070
n11585.out[0] (.names)                                           0.261     2.331
n11590.in[0] (.names)                                            1.014     3.344
n11590.out[0] (.names)                                           0.261     3.605
n11591.in[1] (.names)                                            1.014     4.619
n11591.out[0] (.names)                                           0.261     4.880
n11592.in[2] (.names)                                            1.014     5.894
n11592.out[0] (.names)                                           0.261     6.155
n1596.in[1] (.names)                                             1.014     7.169
n1596.out[0] (.names)                                            0.261     7.430
n11593.in[0] (.names)                                            1.014     8.444
n11593.out[0] (.names)                                           0.261     8.705
n11583.in[0] (.names)                                            1.014     9.719
n11583.out[0] (.names)                                           0.261     9.980
n11579.in[1] (.names)                                            1.014    10.993
n11579.out[0] (.names)                                           0.261    11.254
n11581.in[0] (.names)                                            1.014    12.268
n11581.out[0] (.names)                                           0.261    12.529
n11597.in[2] (.names)                                            1.014    13.543
n11597.out[0] (.names)                                           0.261    13.804
n11598.in[0] (.names)                                            1.014    14.818
n11598.out[0] (.names)                                           0.261    15.079
n11582.in[0] (.names)                                            1.014    16.093
n11582.out[0] (.names)                                           0.261    16.354
n11602.in[1] (.names)                                            1.014    17.367
n11602.out[0] (.names)                                           0.261    17.628
n11603.in[0] (.names)                                            1.014    18.642
n11603.out[0] (.names)                                           0.261    18.903
n1574.in[0] (.names)                                             1.014    19.917
n1574.out[0] (.names)                                            0.261    20.178
n11801.in[1] (.names)                                            1.014    21.192
n11801.out[0] (.names)                                           0.261    21.453
n11802.in[0] (.names)                                            1.014    22.467
n11802.out[0] (.names)                                           0.261    22.728
n11804.in[1] (.names)                                            1.014    23.742
n11804.out[0] (.names)                                           0.261    24.003
n11797.in[0] (.names)                                            1.014    25.016
n11797.out[0] (.names)                                           0.261    25.277
n11805.in[0] (.names)                                            1.014    26.291
n11805.out[0] (.names)                                           0.261    26.552
n11643.in[0] (.names)                                            1.014    27.566
n11643.out[0] (.names)                                           0.261    27.827
n11639.in[3] (.names)                                            1.014    28.841
n11639.out[0] (.names)                                           0.261    29.102
n11640.in[1] (.names)                                            1.014    30.116
n11640.out[0] (.names)                                           0.261    30.377
n11653.in[0] (.names)                                            1.014    31.390
n11653.out[0] (.names)                                           0.261    31.651
n11654.in[0] (.names)                                            1.014    32.665
n11654.out[0] (.names)                                           0.261    32.926
n11658.in[0] (.names)                                            1.014    33.940
n11658.out[0] (.names)                                           0.261    34.201
n11655.in[0] (.names)                                            1.014    35.215
n11655.out[0] (.names)                                           0.261    35.476
n11656.in[1] (.names)                                            1.014    36.490
n11656.out[0] (.names)                                           0.261    36.751
n11657.in[2] (.names)                                            1.014    37.765
n11657.out[0] (.names)                                           0.261    38.026
n9810.in[0] (.names)                                             1.014    39.039
n9810.out[0] (.names)                                            0.261    39.300
n11467.in[0] (.names)                                            1.014    40.314
n11467.out[0] (.names)                                           0.261    40.575
n11660.in[0] (.names)                                            1.014    41.589
n11660.out[0] (.names)                                           0.261    41.850
n1842.in[0] (.names)                                             1.014    42.864
n1842.out[0] (.names)                                            0.261    43.125
n11483.in[2] (.names)                                            1.014    44.139
n11483.out[0] (.names)                                           0.261    44.400
n8372.in[0] (.names)                                             1.014    45.413
n8372.out[0] (.names)                                            0.261    45.674
n11484.in[0] (.names)                                            1.014    46.688
n11484.out[0] (.names)                                           0.261    46.949
n11501.in[0] (.names)                                            1.014    47.963
n11501.out[0] (.names)                                           0.261    48.224
n11502.in[2] (.names)                                            1.014    49.238
n11502.out[0] (.names)                                           0.261    49.499
n1498.in[0] (.names)                                             1.014    50.513
n1498.out[0] (.names)                                            0.261    50.774
n1543.in[0] (.names)                                             1.014    51.787
n1543.out[0] (.names)                                            0.261    52.048
out:n1543.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n2939.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1470.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2939.clk[0] (.latch)                                            1.014     1.014
n2939.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2940.in[0] (.names)                                             1.014     2.070
n2940.out[0] (.names)                                            0.261     2.331
n2938.in[0] (.names)                                             1.014     3.344
n2938.out[0] (.names)                                            0.261     3.605
n2885.in[0] (.names)                                             1.014     4.619
n2885.out[0] (.names)                                            0.261     4.880
n2880.in[2] (.names)                                             1.014     5.894
n2880.out[0] (.names)                                            0.261     6.155
n2886.in[1] (.names)                                             1.014     7.169
n2886.out[0] (.names)                                            0.261     7.430
n2879.in[1] (.names)                                             1.014     8.444
n2879.out[0] (.names)                                            0.261     8.705
n2851.in[0] (.names)                                             1.014     9.719
n2851.out[0] (.names)                                            0.261     9.980
n2852.in[0] (.names)                                             1.014    10.993
n2852.out[0] (.names)                                            0.261    11.254
n2859.in[2] (.names)                                             1.014    12.268
n2859.out[0] (.names)                                            0.261    12.529
n2860.in[0] (.names)                                             1.014    13.543
n2860.out[0] (.names)                                            0.261    13.804
n2861.in[1] (.names)                                             1.014    14.818
n2861.out[0] (.names)                                            0.261    15.079
n2863.in[0] (.names)                                             1.014    16.093
n2863.out[0] (.names)                                            0.261    16.354
n2864.in[0] (.names)                                             1.014    17.367
n2864.out[0] (.names)                                            0.261    17.628
n2084.in[0] (.names)                                             1.014    18.642
n2084.out[0] (.names)                                            0.261    18.903
n2865.in[0] (.names)                                             1.014    19.917
n2865.out[0] (.names)                                            0.261    20.178
n2874.in[0] (.names)                                             1.014    21.192
n2874.out[0] (.names)                                            0.261    21.453
n2875.in[0] (.names)                                             1.014    22.467
n2875.out[0] (.names)                                            0.261    22.728
n3106.in[0] (.names)                                             1.014    23.742
n3106.out[0] (.names)                                            0.261    24.003
n3107.in[1] (.names)                                             1.014    25.016
n3107.out[0] (.names)                                            0.261    25.277
n3108.in[0] (.names)                                             1.014    26.291
n3108.out[0] (.names)                                            0.261    26.552
n3111.in[1] (.names)                                             1.014    27.566
n3111.out[0] (.names)                                            0.261    27.827
n3112.in[0] (.names)                                             1.014    28.841
n3112.out[0] (.names)                                            0.261    29.102
n3136.in[1] (.names)                                             1.014    30.116
n3136.out[0] (.names)                                            0.261    30.377
n3129.in[1] (.names)                                             1.014    31.390
n3129.out[0] (.names)                                            0.261    31.651
n3130.in[1] (.names)                                             1.014    32.665
n3130.out[0] (.names)                                            0.261    32.926
n3153.in[2] (.names)                                             1.014    33.940
n3153.out[0] (.names)                                            0.261    34.201
n3154.in[1] (.names)                                             1.014    35.215
n3154.out[0] (.names)                                            0.261    35.476
n2558.in[1] (.names)                                             1.014    36.490
n2558.out[0] (.names)                                            0.261    36.751
n2803.in[0] (.names)                                             1.014    37.765
n2803.out[0] (.names)                                            0.261    38.026
n3144.in[0] (.names)                                             1.014    39.039
n3144.out[0] (.names)                                            0.261    39.300
n3145.in[3] (.names)                                             1.014    40.314
n3145.out[0] (.names)                                            0.261    40.575
n3152.in[1] (.names)                                             1.014    41.589
n3152.out[0] (.names)                                            0.261    41.850
n3168.in[1] (.names)                                             1.014    42.864
n3168.out[0] (.names)                                            0.261    43.125
n2626.in[0] (.names)                                             1.014    44.139
n2626.out[0] (.names)                                            0.261    44.400
n3283.in[1] (.names)                                             1.014    45.413
n3283.out[0] (.names)                                            0.261    45.674
n3021.in[0] (.names)                                             1.014    46.688
n3021.out[0] (.names)                                            0.261    46.949
n3284.in[0] (.names)                                             1.014    47.963
n3284.out[0] (.names)                                            0.261    48.224
n1384.in[1] (.names)                                             1.014    49.238
n1384.out[0] (.names)                                            0.261    49.499
n3299.in[1] (.names)                                             1.014    50.513
n3299.out[0] (.names)                                            0.261    50.774
n1470.in[0] (.names)                                             1.014    51.787
n1470.out[0] (.names)                                            0.261    52.048
out:n1470.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n1315.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1324.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1315.clk[0] (.latch)                                            1.014     1.014
n1315.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3444.in[0] (.names)                                             1.014     2.070
n3444.out[0] (.names)                                            0.261     2.331
n3445.in[0] (.names)                                             1.014     3.344
n3445.out[0] (.names)                                            0.261     3.605
n3331.in[0] (.names)                                             1.014     4.619
n3331.out[0] (.names)                                            0.261     4.880
n3447.in[0] (.names)                                             1.014     5.894
n3447.out[0] (.names)                                            0.261     6.155
n3448.in[0] (.names)                                             1.014     7.169
n3448.out[0] (.names)                                            0.261     7.430
n3419.in[0] (.names)                                             1.014     8.444
n3419.out[0] (.names)                                            0.261     8.705
n3422.in[0] (.names)                                             1.014     9.719
n3422.out[0] (.names)                                            0.261     9.980
n3555.in[0] (.names)                                             1.014    10.993
n3555.out[0] (.names)                                            0.261    11.254
n3450.in[1] (.names)                                             1.014    12.268
n3450.out[0] (.names)                                            0.261    12.529
n3147.in[1] (.names)                                             1.014    13.543
n3147.out[0] (.names)                                            0.261    13.804
n3525.in[0] (.names)                                             1.014    14.818
n3525.out[0] (.names)                                            0.261    15.079
n2571.in[0] (.names)                                             1.014    16.093
n2571.out[0] (.names)                                            0.261    16.354
n3326.in[0] (.names)                                             1.014    17.367
n3326.out[0] (.names)                                            0.261    17.628
n3327.in[2] (.names)                                             1.014    18.642
n3327.out[0] (.names)                                            0.261    18.903
n3338.in[0] (.names)                                             1.014    19.917
n3338.out[0] (.names)                                            0.261    20.178
n3341.in[2] (.names)                                             1.014    21.192
n3341.out[0] (.names)                                            0.261    21.453
n3345.in[1] (.names)                                             1.014    22.467
n3345.out[0] (.names)                                            0.261    22.728
n3347.in[0] (.names)                                             1.014    23.742
n3347.out[0] (.names)                                            0.261    24.003
n3360.in[1] (.names)                                             1.014    25.016
n3360.out[0] (.names)                                            0.261    25.277
n3361.in[2] (.names)                                             1.014    26.291
n3361.out[0] (.names)                                            0.261    26.552
n3362.in[0] (.names)                                             1.014    27.566
n3362.out[0] (.names)                                            0.261    27.827
n1386.in[0] (.names)                                             1.014    28.841
n1386.out[0] (.names)                                            0.261    29.102
n3363.in[0] (.names)                                             1.014    30.116
n3363.out[0] (.names)                                            0.261    30.377
n1936.in[0] (.names)                                             1.014    31.390
n1936.out[0] (.names)                                            0.261    31.651
n3378.in[1] (.names)                                             1.014    32.665
n3378.out[0] (.names)                                            0.261    32.926
n2024.in[0] (.names)                                             1.014    33.940
n2024.out[0] (.names)                                            0.261    34.201
n3480.in[1] (.names)                                             1.014    35.215
n3480.out[0] (.names)                                            0.261    35.476
n3472.in[0] (.names)                                             1.014    36.490
n3472.out[0] (.names)                                            0.261    36.751
n3280.in[0] (.names)                                             1.014    37.765
n3280.out[0] (.names)                                            0.261    38.026
n3473.in[0] (.names)                                             1.014    39.039
n3473.out[0] (.names)                                            0.261    39.300
n3474.in[0] (.names)                                             1.014    40.314
n3474.out[0] (.names)                                            0.261    40.575
n3477.in[0] (.names)                                             1.014    41.589
n3477.out[0] (.names)                                            0.261    41.850
n3075.in[2] (.names)                                             1.014    42.864
n3075.out[0] (.names)                                            0.261    43.125
n2831.in[0] (.names)                                             1.014    44.139
n2831.out[0] (.names)                                            0.261    44.400
n3482.in[1] (.names)                                             1.014    45.413
n3482.out[0] (.names)                                            0.261    45.674
n1954.in[0] (.names)                                             1.014    46.688
n1954.out[0] (.names)                                            0.261    46.949
n2950.in[0] (.names)                                             1.014    47.963
n2950.out[0] (.names)                                            0.261    48.224
n2951.in[1] (.names)                                             1.014    49.238
n2951.out[0] (.names)                                            0.261    49.499
n2838.in[0] (.names)                                             1.014    50.513
n2838.out[0] (.names)                                            0.261    50.774
n1324.in[0] (.names)                                             1.014    51.787
n1324.out[0] (.names)                                            0.261    52.048
out:n1324.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n1305.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1383.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1305.clk[0] (.latch)                                            1.014     1.014
n1305.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3496.in[0] (.names)                                             1.014     2.070
n3496.out[0] (.names)                                            0.261     2.331
n3889.in[1] (.names)                                             1.014     3.344
n3889.out[0] (.names)                                            0.261     3.605
n1620.in[0] (.names)                                             1.014     4.619
n1620.out[0] (.names)                                            0.261     4.880
n3899.in[1] (.names)                                             1.014     5.894
n3899.out[0] (.names)                                            0.261     6.155
n3900.in[0] (.names)                                             1.014     7.169
n3900.out[0] (.names)                                            0.261     7.430
n3894.in[0] (.names)                                             1.014     8.444
n3894.out[0] (.names)                                            0.261     8.705
n3940.in[0] (.names)                                             1.014     9.719
n3940.out[0] (.names)                                            0.261     9.980
n3907.in[2] (.names)                                             1.014    10.993
n3907.out[0] (.names)                                            0.261    11.254
n3941.in[1] (.names)                                             1.014    12.268
n3941.out[0] (.names)                                            0.261    12.529
n3943.in[0] (.names)                                             1.014    13.543
n3943.out[0] (.names)                                            0.261    13.804
n3923.in[0] (.names)                                             1.014    14.818
n3923.out[0] (.names)                                            0.261    15.079
n3924.in[0] (.names)                                             1.014    16.093
n3924.out[0] (.names)                                            0.261    16.354
n3925.in[2] (.names)                                             1.014    17.367
n3925.out[0] (.names)                                            0.261    17.628
n3926.in[0] (.names)                                             1.014    18.642
n3926.out[0] (.names)                                            0.261    18.903
n3931.in[1] (.names)                                             1.014    19.917
n3931.out[0] (.names)                                            0.261    20.178
n3955.in[1] (.names)                                             1.014    21.192
n3955.out[0] (.names)                                            0.261    21.453
n3951.in[0] (.names)                                             1.014    22.467
n3951.out[0] (.names)                                            0.261    22.728
n3952.in[0] (.names)                                             1.014    23.742
n3952.out[0] (.names)                                            0.261    24.003
n3718.in[0] (.names)                                             1.014    25.016
n3718.out[0] (.names)                                            0.261    25.277
n2567.in[2] (.names)                                             1.014    26.291
n2567.out[0] (.names)                                            0.261    26.552
n4143.in[0] (.names)                                             1.014    27.566
n4143.out[0] (.names)                                            0.261    27.827
n4145.in[1] (.names)                                             1.014    28.841
n4145.out[0] (.names)                                            0.261    29.102
n4129.in[1] (.names)                                             1.014    30.116
n4129.out[0] (.names)                                            0.261    30.377
n4148.in[0] (.names)                                             1.014    31.390
n4148.out[0] (.names)                                            0.261    31.651
n3805.in[0] (.names)                                             1.014    32.665
n3805.out[0] (.names)                                            0.261    32.926
n4142.in[1] (.names)                                             1.014    33.940
n4142.out[0] (.names)                                            0.261    34.201
n3753.in[2] (.names)                                             1.014    35.215
n3753.out[0] (.names)                                            0.261    35.476
n3754.in[0] (.names)                                             1.014    36.490
n3754.out[0] (.names)                                            0.261    36.751
n3757.in[1] (.names)                                             1.014    37.765
n3757.out[0] (.names)                                            0.261    38.026
n3865.in[2] (.names)                                             1.014    39.039
n3865.out[0] (.names)                                            0.261    39.300
n3870.in[0] (.names)                                             1.014    40.314
n3870.out[0] (.names)                                            0.261    40.575
n3871.in[0] (.names)                                             1.014    41.589
n3871.out[0] (.names)                                            0.261    41.850
n2574.in[0] (.names)                                             1.014    42.864
n2574.out[0] (.names)                                            0.261    43.125
n3856.in[0] (.names)                                             1.014    44.139
n3856.out[0] (.names)                                            0.261    44.400
n3858.in[0] (.names)                                             1.014    45.413
n3858.out[0] (.names)                                            0.261    45.674
n3861.in[0] (.names)                                             1.014    46.688
n3861.out[0] (.names)                                            0.261    46.949
n2614.in[0] (.names)                                             1.014    47.963
n2614.out[0] (.names)                                            0.261    48.224
n1771.in[2] (.names)                                             1.014    49.238
n1771.out[0] (.names)                                            0.261    49.499
n2684.in[2] (.names)                                             1.014    50.513
n2684.out[0] (.names)                                            0.261    50.774
n1383.in[1] (.names)                                             1.014    51.787
n1383.out[0] (.names)                                            0.261    52.048
out:n1383.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n1305.Q[0] (.latch clocked by pclk)
Endpoint  : n4053.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1305.clk[0] (.latch)                                            1.014     1.014
n1305.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3496.in[0] (.names)                                             1.014     2.070
n3496.out[0] (.names)                                            0.261     2.331
n3889.in[1] (.names)                                             1.014     3.344
n3889.out[0] (.names)                                            0.261     3.605
n2065.in[0] (.names)                                             1.014     4.619
n2065.out[0] (.names)                                            0.261     4.880
n3768.in[1] (.names)                                             1.014     5.894
n3768.out[0] (.names)                                            0.261     6.155
n3774.in[3] (.names)                                             1.014     7.169
n3774.out[0] (.names)                                            0.261     7.430
n3780.in[0] (.names)                                             1.014     8.444
n3780.out[0] (.names)                                            0.261     8.705
n3787.in[0] (.names)                                             1.014     9.719
n3787.out[0] (.names)                                            0.261     9.980
n3775.in[0] (.names)                                             1.014    10.993
n3775.out[0] (.names)                                            0.261    11.254
n3776.in[0] (.names)                                             1.014    12.268
n3776.out[0] (.names)                                            0.261    12.529
n3779.in[2] (.names)                                             1.014    13.543
n3779.out[0] (.names)                                            0.261    13.804
n3714.in[0] (.names)                                             1.014    14.818
n3714.out[0] (.names)                                            0.261    15.079
n3716.in[0] (.names)                                             1.014    16.093
n3716.out[0] (.names)                                            0.261    16.354
n3707.in[2] (.names)                                             1.014    17.367
n3707.out[0] (.names)                                            0.261    17.628
n3708.in[2] (.names)                                             1.014    18.642
n3708.out[0] (.names)                                            0.261    18.903
n3694.in[1] (.names)                                             1.014    19.917
n3694.out[0] (.names)                                            0.261    20.178
n3710.in[1] (.names)                                             1.014    21.192
n3710.out[0] (.names)                                            0.261    21.453
n3678.in[0] (.names)                                             1.014    22.467
n3678.out[0] (.names)                                            0.261    22.728
n2575.in[2] (.names)                                             1.014    23.742
n2575.out[0] (.names)                                            0.261    24.003
n3680.in[2] (.names)                                             1.014    25.016
n3680.out[0] (.names)                                            0.261    25.277
n3681.in[1] (.names)                                             1.014    26.291
n3681.out[0] (.names)                                            0.261    26.552
n3682.in[0] (.names)                                             1.014    27.566
n3682.out[0] (.names)                                            0.261    27.827
n3683.in[0] (.names)                                             1.014    28.841
n3683.out[0] (.names)                                            0.261    29.102
n3684.in[0] (.names)                                             1.014    30.116
n3684.out[0] (.names)                                            0.261    30.377
n1877.in[0] (.names)                                             1.014    31.390
n1877.out[0] (.names)                                            0.261    31.651
n3646.in[0] (.names)                                             1.014    32.665
n3646.out[0] (.names)                                            0.261    32.926
n3647.in[0] (.names)                                             1.014    33.940
n3647.out[0] (.names)                                            0.261    34.201
n3657.in[1] (.names)                                             1.014    35.215
n3657.out[0] (.names)                                            0.261    35.476
n3625.in[3] (.names)                                             1.014    36.490
n3625.out[0] (.names)                                            0.261    36.751
n3676.in[0] (.names)                                             1.014    37.765
n3676.out[0] (.names)                                            0.261    38.026
n4200.in[1] (.names)                                             1.014    39.039
n4200.out[0] (.names)                                            0.261    39.300
n2586.in[0] (.names)                                             1.014    40.314
n2586.out[0] (.names)                                            0.261    40.575
n4203.in[0] (.names)                                             1.014    41.589
n4203.out[0] (.names)                                            0.261    41.850
n4204.in[0] (.names)                                             1.014    42.864
n4204.out[0] (.names)                                            0.261    43.125
n4205.in[0] (.names)                                             1.014    44.139
n4205.out[0] (.names)                                            0.261    44.400
n4042.in[0] (.names)                                             1.014    45.413
n4042.out[0] (.names)                                            0.261    45.674
n4044.in[0] (.names)                                             1.014    46.688
n4044.out[0] (.names)                                            0.261    46.949
n4062.in[1] (.names)                                             1.014    47.963
n4062.out[0] (.names)                                            0.261    48.224
n4069.in[0] (.names)                                             1.014    49.238
n4069.out[0] (.names)                                            0.261    49.499
n4064.in[1] (.names)                                             1.014    50.513
n4064.out[0] (.names)                                            0.261    50.774
n2615.in[0] (.names)                                             1.014    51.787
n2615.out[0] (.names)                                            0.261    52.048
n4053.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4053.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n5589.Q[0] (.latch clocked by pclk)
Endpoint  : n7230.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5589.clk[0] (.latch)                                            1.014     1.014
n5589.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5590.in[0] (.names)                                             1.014     2.070
n5590.out[0] (.names)                                            0.261     2.331
n5596.in[0] (.names)                                             1.014     3.344
n5596.out[0] (.names)                                            0.261     3.605
n5824.in[2] (.names)                                             1.014     4.619
n5824.out[0] (.names)                                            0.261     4.880
n5827.in[0] (.names)                                             1.014     5.894
n5827.out[0] (.names)                                            0.261     6.155
n5842.in[2] (.names)                                             1.014     7.169
n5842.out[0] (.names)                                            0.261     7.430
n5843.in[0] (.names)                                             1.014     8.444
n5843.out[0] (.names)                                            0.261     8.705
n5851.in[0] (.names)                                             1.014     9.719
n5851.out[0] (.names)                                            0.261     9.980
n5848.in[0] (.names)                                             1.014    10.993
n5848.out[0] (.names)                                            0.261    11.254
n5849.in[0] (.names)                                             1.014    12.268
n5849.out[0] (.names)                                            0.261    12.529
n5847.in[1] (.names)                                             1.014    13.543
n5847.out[0] (.names)                                            0.261    13.804
n5850.in[0] (.names)                                             1.014    14.818
n5850.out[0] (.names)                                            0.261    15.079
n5854.in[1] (.names)                                             1.014    16.093
n5854.out[0] (.names)                                            0.261    16.354
n5855.in[1] (.names)                                             1.014    17.367
n5855.out[0] (.names)                                            0.261    17.628
n5856.in[1] (.names)                                             1.014    18.642
n5856.out[0] (.names)                                            0.261    18.903
n8273.in[0] (.names)                                             1.014    19.917
n8273.out[0] (.names)                                            0.261    20.178
n8274.in[1] (.names)                                             1.014    21.192
n8274.out[0] (.names)                                            0.261    21.453
n8299.in[1] (.names)                                             1.014    22.467
n8299.out[0] (.names)                                            0.261    22.728
n8302.in[0] (.names)                                             1.014    23.742
n8302.out[0] (.names)                                            0.261    24.003
n8313.in[1] (.names)                                             1.014    25.016
n8313.out[0] (.names)                                            0.261    25.277
n8314.in[0] (.names)                                             1.014    26.291
n8314.out[0] (.names)                                            0.261    26.552
n8284.in[1] (.names)                                             1.014    27.566
n8284.out[0] (.names)                                            0.261    27.827
n8315.in[1] (.names)                                             1.014    28.841
n8315.out[0] (.names)                                            0.261    29.102
n8316.in[0] (.names)                                             1.014    30.116
n8316.out[0] (.names)                                            0.261    30.377
n8317.in[0] (.names)                                             1.014    31.390
n8317.out[0] (.names)                                            0.261    31.651
n8318.in[0] (.names)                                             1.014    32.665
n8318.out[0] (.names)                                            0.261    32.926
n8319.in[0] (.names)                                             1.014    33.940
n8319.out[0] (.names)                                            0.261    34.201
n8324.in[0] (.names)                                             1.014    35.215
n8324.out[0] (.names)                                            0.261    35.476
n8321.in[0] (.names)                                             1.014    36.490
n8321.out[0] (.names)                                            0.261    36.751
n8213.in[0] (.names)                                             1.014    37.765
n8213.out[0] (.names)                                            0.261    38.026
n8327.in[0] (.names)                                             1.014    39.039
n8327.out[0] (.names)                                            0.261    39.300
n8218.in[0] (.names)                                             1.014    40.314
n8218.out[0] (.names)                                            0.261    40.575
n8328.in[0] (.names)                                             1.014    41.589
n8328.out[0] (.names)                                            0.261    41.850
n8323.in[1] (.names)                                             1.014    42.864
n8323.out[0] (.names)                                            0.261    43.125
n6179.in[2] (.names)                                             1.014    44.139
n6179.out[0] (.names)                                            0.261    44.400
n1466.in[3] (.names)                                             1.014    45.413
n1466.out[0] (.names)                                            0.261    45.674
n7680.in[1] (.names)                                             1.014    46.688
n7680.out[0] (.names)                                            0.261    46.949
n7681.in[1] (.names)                                             1.014    47.963
n7681.out[0] (.names)                                            0.261    48.224
n7682.in[2] (.names)                                             1.014    49.238
n7682.out[0] (.names)                                            0.261    49.499
n7235.in[1] (.names)                                             1.014    50.513
n7235.out[0] (.names)                                            0.261    50.774
n7229.in[0] (.names)                                             1.014    51.787
n7229.out[0] (.names)                                            0.261    52.048
n7230.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7230.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n6238.Q[0] (.latch clocked by pclk)
Endpoint  : n7802.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6238.clk[0] (.latch)                                            1.014     1.014
n6238.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7697.in[1] (.names)                                             1.014     2.070
n7697.out[0] (.names)                                            0.261     2.331
n7698.in[0] (.names)                                             1.014     3.344
n7698.out[0] (.names)                                            0.261     3.605
n7699.in[0] (.names)                                             1.014     4.619
n7699.out[0] (.names)                                            0.261     4.880
n7700.in[0] (.names)                                             1.014     5.894
n7700.out[0] (.names)                                            0.261     6.155
n7701.in[0] (.names)                                             1.014     7.169
n7701.out[0] (.names)                                            0.261     7.430
n7719.in[1] (.names)                                             1.014     8.444
n7719.out[0] (.names)                                            0.261     8.705
n7721.in[2] (.names)                                             1.014     9.719
n7721.out[0] (.names)                                            0.261     9.980
n7722.in[0] (.names)                                             1.014    10.993
n7722.out[0] (.names)                                            0.261    11.254
n7723.in[0] (.names)                                             1.014    12.268
n7723.out[0] (.names)                                            0.261    12.529
n7724.in[0] (.names)                                             1.014    13.543
n7724.out[0] (.names)                                            0.261    13.804
n7728.in[2] (.names)                                             1.014    14.818
n7728.out[0] (.names)                                            0.261    15.079
n7729.in[2] (.names)                                             1.014    16.093
n7729.out[0] (.names)                                            0.261    16.354
n7731.in[0] (.names)                                             1.014    17.367
n7731.out[0] (.names)                                            0.261    17.628
n1629.in[0] (.names)                                             1.014    18.642
n1629.out[0] (.names)                                            0.261    18.903
n7655.in[0] (.names)                                             1.014    19.917
n7655.out[0] (.names)                                            0.261    20.178
n7667.in[0] (.names)                                             1.014    21.192
n7667.out[0] (.names)                                            0.261    21.453
n7669.in[1] (.names)                                             1.014    22.467
n7669.out[0] (.names)                                            0.261    22.728
n7671.in[1] (.names)                                             1.014    23.742
n7671.out[0] (.names)                                            0.261    24.003
n7672.in[0] (.names)                                             1.014    25.016
n7672.out[0] (.names)                                            0.261    25.277
n7673.in[1] (.names)                                             1.014    26.291
n7673.out[0] (.names)                                            0.261    26.552
n7674.in[1] (.names)                                             1.014    27.566
n7674.out[0] (.names)                                            0.261    27.827
n7675.in[2] (.names)                                             1.014    28.841
n7675.out[0] (.names)                                            0.261    29.102
n7714.in[0] (.names)                                             1.014    30.116
n7714.out[0] (.names)                                            0.261    30.377
n7636.in[0] (.names)                                             1.014    31.390
n7636.out[0] (.names)                                            0.261    31.651
n7370.in[1] (.names)                                             1.014    32.665
n7370.out[0] (.names)                                            0.261    32.926
n7715.in[0] (.names)                                             1.014    33.940
n7715.out[0] (.names)                                            0.261    34.201
n7576.in[0] (.names)                                             1.014    35.215
n7576.out[0] (.names)                                            0.261    35.476
n7578.in[2] (.names)                                             1.014    36.490
n7578.out[0] (.names)                                            0.261    36.751
n7573.in[1] (.names)                                             1.014    37.765
n7573.out[0] (.names)                                            0.261    38.026
n6239.in[0] (.names)                                             1.014    39.039
n6239.out[0] (.names)                                            0.261    39.300
n7586.in[0] (.names)                                             1.014    40.314
n7586.out[0] (.names)                                            0.261    40.575
n7560.in[0] (.names)                                             1.014    41.589
n7560.out[0] (.names)                                            0.261    41.850
n7555.in[0] (.names)                                             1.014    42.864
n7555.out[0] (.names)                                            0.261    43.125
n7556.in[0] (.names)                                             1.014    44.139
n7556.out[0] (.names)                                            0.261    44.400
n7558.in[1] (.names)                                             1.014    45.413
n7558.out[0] (.names)                                            0.261    45.674
n7489.in[1] (.names)                                             1.014    46.688
n7489.out[0] (.names)                                            0.261    46.949
n7494.in[0] (.names)                                             1.014    47.963
n7494.out[0] (.names)                                            0.261    48.224
n7625.in[0] (.names)                                             1.014    49.238
n7625.out[0] (.names)                                            0.261    49.499
n7791.in[1] (.names)                                             1.014    50.513
n7791.out[0] (.names)                                            0.261    50.774
n7801.in[1] (.names)                                             1.014    51.787
n7801.out[0] (.names)                                            0.261    52.048
n7802.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7802.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n2108.Q[0] (.latch clocked by pclk)
Endpoint  : n5801.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2108.clk[0] (.latch)                                            1.014     1.014
n2108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7945.in[1] (.names)                                             1.014     2.070
n7945.out[0] (.names)                                            0.261     2.331
n7950.in[0] (.names)                                             1.014     3.344
n7950.out[0] (.names)                                            0.261     3.605
n7951.in[0] (.names)                                             1.014     4.619
n7951.out[0] (.names)                                            0.261     4.880
n2757.in[0] (.names)                                             1.014     5.894
n2757.out[0] (.names)                                            0.261     6.155
n7354.in[0] (.names)                                             1.014     7.169
n7354.out[0] (.names)                                            0.261     7.430
n7332.in[1] (.names)                                             1.014     8.444
n7332.out[0] (.names)                                            0.261     8.705
n7359.in[0] (.names)                                             1.014     9.719
n7359.out[0] (.names)                                            0.261     9.980
n1534.in[1] (.names)                                             1.014    10.993
n1534.out[0] (.names)                                            0.261    11.254
n7360.in[0] (.names)                                             1.014    12.268
n7360.out[0] (.names)                                            0.261    12.529
n7267.in[0] (.names)                                             1.014    13.543
n7267.out[0] (.names)                                            0.261    13.804
n7330.in[0] (.names)                                             1.014    14.818
n7330.out[0] (.names)                                            0.261    15.079
n7333.in[0] (.names)                                             1.014    16.093
n7333.out[0] (.names)                                            0.261    16.354
n7334.in[0] (.names)                                             1.014    17.367
n7334.out[0] (.names)                                            0.261    17.628
n7336.in[1] (.names)                                             1.014    18.642
n7336.out[0] (.names)                                            0.261    18.903
n7338.in[1] (.names)                                             1.014    19.917
n7338.out[0] (.names)                                            0.261    20.178
n6244.in[0] (.names)                                             1.014    21.192
n6244.out[0] (.names)                                            0.261    21.453
n7375.in[0] (.names)                                             1.014    22.467
n7375.out[0] (.names)                                            0.261    22.728
n7439.in[0] (.names)                                             1.014    23.742
n7439.out[0] (.names)                                            0.261    24.003
n7440.in[2] (.names)                                             1.014    25.016
n7440.out[0] (.names)                                            0.261    25.277
n6251.in[1] (.names)                                             1.014    26.291
n6251.out[0] (.names)                                            0.261    26.552
n7597.in[0] (.names)                                             1.014    27.566
n7597.out[0] (.names)                                            0.261    27.827
n7510.in[0] (.names)                                             1.014    28.841
n7510.out[0] (.names)                                            0.261    29.102
n7540.in[1] (.names)                                             1.014    30.116
n7540.out[0] (.names)                                            0.261    30.377
n7541.in[0] (.names)                                             1.014    31.390
n7541.out[0] (.names)                                            0.261    31.651
n7542.in[1] (.names)                                             1.014    32.665
n7542.out[0] (.names)                                            0.261    32.926
n7543.in[0] (.names)                                             1.014    33.940
n7543.out[0] (.names)                                            0.261    34.201
n6268.in[0] (.names)                                             1.014    35.215
n6268.out[0] (.names)                                            0.261    35.476
n7685.in[2] (.names)                                             1.014    36.490
n7685.out[0] (.names)                                            0.261    36.751
n7686.in[0] (.names)                                             1.014    37.765
n7686.out[0] (.names)                                            0.261    38.026
n7688.in[0] (.names)                                             1.014    39.039
n7688.out[0] (.names)                                            0.261    39.300
n7689.in[0] (.names)                                             1.014    40.314
n7689.out[0] (.names)                                            0.261    40.575
n7690.in[0] (.names)                                             1.014    41.589
n7690.out[0] (.names)                                            0.261    41.850
n7228.in[0] (.names)                                             1.014    42.864
n7228.out[0] (.names)                                            0.261    43.125
n7691.in[0] (.names)                                             1.014    44.139
n7691.out[0] (.names)                                            0.261    44.400
n7693.in[0] (.names)                                             1.014    45.413
n7693.out[0] (.names)                                            0.261    45.674
n7694.in[0] (.names)                                             1.014    46.688
n7694.out[0] (.names)                                            0.261    46.949
n7222.in[1] (.names)                                             1.014    47.963
n7222.out[0] (.names)                                            0.261    48.224
n7905.in[0] (.names)                                             1.014    49.238
n7905.out[0] (.names)                                            0.261    49.499
n7906.in[0] (.names)                                             1.014    50.513
n7906.out[0] (.names)                                            0.261    50.774
n6163.in[0] (.names)                                             1.014    51.787
n6163.out[0] (.names)                                            0.261    52.048
n5801.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5801.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n2108.Q[0] (.latch clocked by pclk)
Endpoint  : n7894.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2108.clk[0] (.latch)                                            1.014     1.014
n2108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7945.in[1] (.names)                                             1.014     2.070
n7945.out[0] (.names)                                            0.261     2.331
n7950.in[0] (.names)                                             1.014     3.344
n7950.out[0] (.names)                                            0.261     3.605
n7951.in[0] (.names)                                             1.014     4.619
n7951.out[0] (.names)                                            0.261     4.880
n2757.in[0] (.names)                                             1.014     5.894
n2757.out[0] (.names)                                            0.261     6.155
n7354.in[0] (.names)                                             1.014     7.169
n7354.out[0] (.names)                                            0.261     7.430
n7332.in[1] (.names)                                             1.014     8.444
n7332.out[0] (.names)                                            0.261     8.705
n7359.in[0] (.names)                                             1.014     9.719
n7359.out[0] (.names)                                            0.261     9.980
n1534.in[1] (.names)                                             1.014    10.993
n1534.out[0] (.names)                                            0.261    11.254
n7360.in[0] (.names)                                             1.014    12.268
n7360.out[0] (.names)                                            0.261    12.529
n7267.in[0] (.names)                                             1.014    13.543
n7267.out[0] (.names)                                            0.261    13.804
n7330.in[0] (.names)                                             1.014    14.818
n7330.out[0] (.names)                                            0.261    15.079
n7333.in[0] (.names)                                             1.014    16.093
n7333.out[0] (.names)                                            0.261    16.354
n7334.in[0] (.names)                                             1.014    17.367
n7334.out[0] (.names)                                            0.261    17.628
n7336.in[1] (.names)                                             1.014    18.642
n7336.out[0] (.names)                                            0.261    18.903
n7338.in[1] (.names)                                             1.014    19.917
n7338.out[0] (.names)                                            0.261    20.178
n6244.in[0] (.names)                                             1.014    21.192
n6244.out[0] (.names)                                            0.261    21.453
n7375.in[0] (.names)                                             1.014    22.467
n7375.out[0] (.names)                                            0.261    22.728
n7439.in[0] (.names)                                             1.014    23.742
n7439.out[0] (.names)                                            0.261    24.003
n7440.in[2] (.names)                                             1.014    25.016
n7440.out[0] (.names)                                            0.261    25.277
n6251.in[1] (.names)                                             1.014    26.291
n6251.out[0] (.names)                                            0.261    26.552
n7597.in[0] (.names)                                             1.014    27.566
n7597.out[0] (.names)                                            0.261    27.827
n7510.in[0] (.names)                                             1.014    28.841
n7510.out[0] (.names)                                            0.261    29.102
n7540.in[1] (.names)                                             1.014    30.116
n7540.out[0] (.names)                                            0.261    30.377
n7541.in[0] (.names)                                             1.014    31.390
n7541.out[0] (.names)                                            0.261    31.651
n7542.in[1] (.names)                                             1.014    32.665
n7542.out[0] (.names)                                            0.261    32.926
n7543.in[0] (.names)                                             1.014    33.940
n7543.out[0] (.names)                                            0.261    34.201
n6268.in[0] (.names)                                             1.014    35.215
n6268.out[0] (.names)                                            0.261    35.476
n7685.in[2] (.names)                                             1.014    36.490
n7685.out[0] (.names)                                            0.261    36.751
n7686.in[0] (.names)                                             1.014    37.765
n7686.out[0] (.names)                                            0.261    38.026
n7688.in[0] (.names)                                             1.014    39.039
n7688.out[0] (.names)                                            0.261    39.300
n7689.in[0] (.names)                                             1.014    40.314
n7689.out[0] (.names)                                            0.261    40.575
n7690.in[0] (.names)                                             1.014    41.589
n7690.out[0] (.names)                                            0.261    41.850
n7228.in[0] (.names)                                             1.014    42.864
n7228.out[0] (.names)                                            0.261    43.125
n7691.in[0] (.names)                                             1.014    44.139
n7691.out[0] (.names)                                            0.261    44.400
n7693.in[0] (.names)                                             1.014    45.413
n7693.out[0] (.names)                                            0.261    45.674
n7694.in[0] (.names)                                             1.014    46.688
n7694.out[0] (.names)                                            0.261    46.949
n7222.in[1] (.names)                                             1.014    47.963
n7222.out[0] (.names)                                            0.261    48.224
n7905.in[0] (.names)                                             1.014    49.238
n7905.out[0] (.names)                                            0.261    49.499
n7906.in[0] (.names)                                             1.014    50.513
n7906.out[0] (.names)                                            0.261    50.774
n6163.in[0] (.names)                                             1.014    51.787
n6163.out[0] (.names)                                            0.261    52.048
n7894.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7894.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n6238.Q[0] (.latch clocked by pclk)
Endpoint  : n7928.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6238.clk[0] (.latch)                                            1.014     1.014
n6238.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7697.in[1] (.names)                                             1.014     2.070
n7697.out[0] (.names)                                            0.261     2.331
n7698.in[0] (.names)                                             1.014     3.344
n7698.out[0] (.names)                                            0.261     3.605
n7699.in[0] (.names)                                             1.014     4.619
n7699.out[0] (.names)                                            0.261     4.880
n7700.in[0] (.names)                                             1.014     5.894
n7700.out[0] (.names)                                            0.261     6.155
n7701.in[0] (.names)                                             1.014     7.169
n7701.out[0] (.names)                                            0.261     7.430
n7719.in[1] (.names)                                             1.014     8.444
n7719.out[0] (.names)                                            0.261     8.705
n7721.in[2] (.names)                                             1.014     9.719
n7721.out[0] (.names)                                            0.261     9.980
n7722.in[0] (.names)                                             1.014    10.993
n7722.out[0] (.names)                                            0.261    11.254
n7723.in[0] (.names)                                             1.014    12.268
n7723.out[0] (.names)                                            0.261    12.529
n8059.in[2] (.names)                                             1.014    13.543
n8059.out[0] (.names)                                            0.261    13.804
n8089.in[0] (.names)                                             1.014    14.818
n8089.out[0] (.names)                                            0.261    15.079
n8067.in[0] (.names)                                             1.014    16.093
n8067.out[0] (.names)                                            0.261    16.354
n8090.in[0] (.names)                                             1.014    17.367
n8090.out[0] (.names)                                            0.261    17.628
n8118.in[1] (.names)                                             1.014    18.642
n8118.out[0] (.names)                                            0.261    18.903
n8139.in[0] (.names)                                             1.014    19.917
n8139.out[0] (.names)                                            0.261    20.178
n8177.in[1] (.names)                                             1.014    21.192
n8177.out[0] (.names)                                            0.261    21.453
n6193.in[1] (.names)                                             1.014    22.467
n6193.out[0] (.names)                                            0.261    22.728
n8028.in[2] (.names)                                             1.014    23.742
n8028.out[0] (.names)                                            0.261    24.003
n8029.in[0] (.names)                                             1.014    25.016
n8029.out[0] (.names)                                            0.261    25.277
n8048.in[1] (.names)                                             1.014    26.291
n8048.out[0] (.names)                                            0.261    26.552
n8051.in[1] (.names)                                             1.014    27.566
n8051.out[0] (.names)                                            0.261    27.827
n8045.in[0] (.names)                                             1.014    28.841
n8045.out[0] (.names)                                            0.261    29.102
n8009.in[0] (.names)                                             1.014    30.116
n8009.out[0] (.names)                                            0.261    30.377
n8010.in[2] (.names)                                             1.014    31.390
n8010.out[0] (.names)                                            0.261    31.651
n8013.in[0] (.names)                                             1.014    32.665
n8013.out[0] (.names)                                            0.261    32.926
n7916.in[0] (.names)                                             1.014    33.940
n7916.out[0] (.names)                                            0.261    34.201
n8014.in[0] (.names)                                             1.014    35.215
n8014.out[0] (.names)                                            0.261    35.476
n8019.in[2] (.names)                                             1.014    36.490
n8019.out[0] (.names)                                            0.261    36.751
n8022.in[3] (.names)                                             1.014    37.765
n8022.out[0] (.names)                                            0.261    38.026
n8025.in[0] (.names)                                             1.014    39.039
n8025.out[0] (.names)                                            0.261    39.300
n7989.in[0] (.names)                                             1.014    40.314
n7989.out[0] (.names)                                            0.261    40.575
n7990.in[0] (.names)                                             1.014    41.589
n7990.out[0] (.names)                                            0.261    41.850
n7991.in[1] (.names)                                             1.014    42.864
n7991.out[0] (.names)                                            0.261    43.125
n7992.in[0] (.names)                                             1.014    44.139
n7992.out[0] (.names)                                            0.261    44.400
n7995.in[1] (.names)                                             1.014    45.413
n7995.out[0] (.names)                                            0.261    45.674
n7998.in[1] (.names)                                             1.014    46.688
n7998.out[0] (.names)                                            0.261    46.949
n7999.in[0] (.names)                                             1.014    47.963
n7999.out[0] (.names)                                            0.261    48.224
n8042.in[0] (.names)                                             1.014    49.238
n8042.out[0] (.names)                                            0.261    49.499
n8044.in[2] (.names)                                             1.014    50.513
n8044.out[0] (.names)                                            0.261    50.774
n8046.in[2] (.names)                                             1.014    51.787
n8046.out[0] (.names)                                            0.261    52.048
n7928.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7928.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n6238.Q[0] (.latch clocked by pclk)
Endpoint  : n4329.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6238.clk[0] (.latch)                                            1.014     1.014
n6238.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7697.in[1] (.names)                                             1.014     2.070
n7697.out[0] (.names)                                            0.261     2.331
n7698.in[0] (.names)                                             1.014     3.344
n7698.out[0] (.names)                                            0.261     3.605
n7699.in[0] (.names)                                             1.014     4.619
n7699.out[0] (.names)                                            0.261     4.880
n7700.in[0] (.names)                                             1.014     5.894
n7700.out[0] (.names)                                            0.261     6.155
n7701.in[0] (.names)                                             1.014     7.169
n7701.out[0] (.names)                                            0.261     7.430
n7719.in[1] (.names)                                             1.014     8.444
n7719.out[0] (.names)                                            0.261     8.705
n7721.in[2] (.names)                                             1.014     9.719
n7721.out[0] (.names)                                            0.261     9.980
n7722.in[0] (.names)                                             1.014    10.993
n7722.out[0] (.names)                                            0.261    11.254
n7723.in[0] (.names)                                             1.014    12.268
n7723.out[0] (.names)                                            0.261    12.529
n8059.in[2] (.names)                                             1.014    13.543
n8059.out[0] (.names)                                            0.261    13.804
n8089.in[0] (.names)                                             1.014    14.818
n8089.out[0] (.names)                                            0.261    15.079
n8067.in[0] (.names)                                             1.014    16.093
n8067.out[0] (.names)                                            0.261    16.354
n8090.in[0] (.names)                                             1.014    17.367
n8090.out[0] (.names)                                            0.261    17.628
n8118.in[1] (.names)                                             1.014    18.642
n8118.out[0] (.names)                                            0.261    18.903
n8139.in[0] (.names)                                             1.014    19.917
n8139.out[0] (.names)                                            0.261    20.178
n8177.in[1] (.names)                                             1.014    21.192
n8177.out[0] (.names)                                            0.261    21.453
n6193.in[1] (.names)                                             1.014    22.467
n6193.out[0] (.names)                                            0.261    22.728
n8028.in[2] (.names)                                             1.014    23.742
n8028.out[0] (.names)                                            0.261    24.003
n8029.in[0] (.names)                                             1.014    25.016
n8029.out[0] (.names)                                            0.261    25.277
n8048.in[1] (.names)                                             1.014    26.291
n8048.out[0] (.names)                                            0.261    26.552
n8051.in[1] (.names)                                             1.014    27.566
n8051.out[0] (.names)                                            0.261    27.827
n8045.in[0] (.names)                                             1.014    28.841
n8045.out[0] (.names)                                            0.261    29.102
n8009.in[0] (.names)                                             1.014    30.116
n8009.out[0] (.names)                                            0.261    30.377
n8010.in[2] (.names)                                             1.014    31.390
n8010.out[0] (.names)                                            0.261    31.651
n8013.in[0] (.names)                                             1.014    32.665
n8013.out[0] (.names)                                            0.261    32.926
n7916.in[0] (.names)                                             1.014    33.940
n7916.out[0] (.names)                                            0.261    34.201
n8014.in[0] (.names)                                             1.014    35.215
n8014.out[0] (.names)                                            0.261    35.476
n8019.in[2] (.names)                                             1.014    36.490
n8019.out[0] (.names)                                            0.261    36.751
n8022.in[3] (.names)                                             1.014    37.765
n8022.out[0] (.names)                                            0.261    38.026
n8025.in[0] (.names)                                             1.014    39.039
n8025.out[0] (.names)                                            0.261    39.300
n7989.in[0] (.names)                                             1.014    40.314
n7989.out[0] (.names)                                            0.261    40.575
n7990.in[0] (.names)                                             1.014    41.589
n7990.out[0] (.names)                                            0.261    41.850
n7991.in[1] (.names)                                             1.014    42.864
n7991.out[0] (.names)                                            0.261    43.125
n7992.in[0] (.names)                                             1.014    44.139
n7992.out[0] (.names)                                            0.261    44.400
n7995.in[1] (.names)                                             1.014    45.413
n7995.out[0] (.names)                                            0.261    45.674
n7998.in[1] (.names)                                             1.014    46.688
n7998.out[0] (.names)                                            0.261    46.949
n7999.in[0] (.names)                                             1.014    47.963
n7999.out[0] (.names)                                            0.261    48.224
n8042.in[0] (.names)                                             1.014    49.238
n8042.out[0] (.names)                                            0.261    49.499
n8044.in[2] (.names)                                             1.014    50.513
n8044.out[0] (.names)                                            0.261    50.774
n4328.in[1] (.names)                                             1.014    51.787
n4328.out[0] (.names)                                            0.261    52.048
n4329.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4329.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n4094.Q[0] (.latch clocked by pclk)
Endpoint  : n6869.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4094.clk[0] (.latch)                                            1.014     1.014
n4094.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4027.in[0] (.names)                                             1.014     2.070
n4027.out[0] (.names)                                            0.261     2.331
n4065.in[1] (.names)                                             1.014     3.344
n4065.out[0] (.names)                                            0.261     3.605
n4067.in[0] (.names)                                             1.014     4.619
n4067.out[0] (.names)                                            0.261     4.880
n4057.in[0] (.names)                                             1.014     5.894
n4057.out[0] (.names)                                            0.261     6.155
n4007.in[0] (.names)                                             1.014     7.169
n4007.out[0] (.names)                                            0.261     7.430
n4008.in[0] (.names)                                             1.014     8.444
n4008.out[0] (.names)                                            0.261     8.705
n4009.in[1] (.names)                                             1.014     9.719
n4009.out[0] (.names)                                            0.261     9.980
n4010.in[2] (.names)                                             1.014    10.993
n4010.out[0] (.names)                                            0.261    11.254
n4011.in[0] (.names)                                             1.014    12.268
n4011.out[0] (.names)                                            0.261    12.529
n4012.in[1] (.names)                                             1.014    13.543
n4012.out[0] (.names)                                            0.261    13.804
n3998.in[0] (.names)                                             1.014    14.818
n3998.out[0] (.names)                                            0.261    15.079
n4014.in[0] (.names)                                             1.014    16.093
n4014.out[0] (.names)                                            0.261    16.354
n4015.in[0] (.names)                                             1.014    17.367
n4015.out[0] (.names)                                            0.261    17.628
n4016.in[0] (.names)                                             1.014    18.642
n4016.out[0] (.names)                                            0.261    18.903
n4017.in[0] (.names)                                             1.014    19.917
n4017.out[0] (.names)                                            0.261    20.178
n4018.in[0] (.names)                                             1.014    21.192
n4018.out[0] (.names)                                            0.261    21.453
n4022.in[1] (.names)                                             1.014    22.467
n4022.out[0] (.names)                                            0.261    22.728
n3969.in[0] (.names)                                             1.014    23.742
n3969.out[0] (.names)                                            0.261    24.003
n1572.in[1] (.names)                                             1.014    25.016
n1572.out[0] (.names)                                            0.261    25.277
n2504.in[2] (.names)                                             1.014    26.291
n2504.out[0] (.names)                                            0.261    26.552
n2506.in[1] (.names)                                             1.014    27.566
n2506.out[0] (.names)                                            0.261    27.827
n2516.in[3] (.names)                                             1.014    28.841
n2516.out[0] (.names)                                            0.261    29.102
n2527.in[1] (.names)                                             1.014    30.116
n2527.out[0] (.names)                                            0.261    30.377
n2523.in[0] (.names)                                             1.014    31.390
n2523.out[0] (.names)                                            0.261    31.651
n2517.in[1] (.names)                                             1.014    32.665
n2517.out[0] (.names)                                            0.261    32.926
n2524.in[0] (.names)                                             1.014    33.940
n2524.out[0] (.names)                                            0.261    34.201
n2265.in[0] (.names)                                             1.014    35.215
n2265.out[0] (.names)                                            0.261    35.476
n2266.in[1] (.names)                                             1.014    36.490
n2266.out[0] (.names)                                            0.261    36.751
n2257.in[1] (.names)                                             1.014    37.765
n2257.out[0] (.names)                                            0.261    38.026
n2259.in[1] (.names)                                             1.014    39.039
n2259.out[0] (.names)                                            0.261    39.300
n2216.in[0] (.names)                                             1.014    40.314
n2216.out[0] (.names)                                            0.261    40.575
n2261.in[0] (.names)                                             1.014    41.589
n2261.out[0] (.names)                                            0.261    41.850
n2220.in[1] (.names)                                             1.014    42.864
n2220.out[0] (.names)                                            0.261    43.125
n2530.in[2] (.names)                                             1.014    44.139
n2530.out[0] (.names)                                            0.261    44.400
n2451.in[1] (.names)                                             1.014    45.413
n2451.out[0] (.names)                                            0.261    45.674
n1430.in[0] (.names)                                             1.014    46.688
n1430.out[0] (.names)                                            0.261    46.949
n6838.in[2] (.names)                                             1.014    47.963
n6838.out[0] (.names)                                            0.261    48.224
n6840.in[1] (.names)                                             1.014    49.238
n6840.out[0] (.names)                                            0.261    49.499
n6843.in[0] (.names)                                             1.014    50.513
n6843.out[0] (.names)                                            0.261    50.774
n6865.in[1] (.names)                                             1.014    51.787
n6865.out[0] (.names)                                            0.261    52.048
n6869.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6869.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n4094.Q[0] (.latch clocked by pclk)
Endpoint  : n2340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4094.clk[0] (.latch)                                            1.014     1.014
n4094.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4027.in[0] (.names)                                             1.014     2.070
n4027.out[0] (.names)                                            0.261     2.331
n4065.in[1] (.names)                                             1.014     3.344
n4065.out[0] (.names)                                            0.261     3.605
n4067.in[0] (.names)                                             1.014     4.619
n4067.out[0] (.names)                                            0.261     4.880
n4057.in[0] (.names)                                             1.014     5.894
n4057.out[0] (.names)                                            0.261     6.155
n4007.in[0] (.names)                                             1.014     7.169
n4007.out[0] (.names)                                            0.261     7.430
n4008.in[0] (.names)                                             1.014     8.444
n4008.out[0] (.names)                                            0.261     8.705
n4009.in[1] (.names)                                             1.014     9.719
n4009.out[0] (.names)                                            0.261     9.980
n4010.in[2] (.names)                                             1.014    10.993
n4010.out[0] (.names)                                            0.261    11.254
n4011.in[0] (.names)                                             1.014    12.268
n4011.out[0] (.names)                                            0.261    12.529
n4012.in[1] (.names)                                             1.014    13.543
n4012.out[0] (.names)                                            0.261    13.804
n3998.in[0] (.names)                                             1.014    14.818
n3998.out[0] (.names)                                            0.261    15.079
n4014.in[0] (.names)                                             1.014    16.093
n4014.out[0] (.names)                                            0.261    16.354
n4015.in[0] (.names)                                             1.014    17.367
n4015.out[0] (.names)                                            0.261    17.628
n4016.in[0] (.names)                                             1.014    18.642
n4016.out[0] (.names)                                            0.261    18.903
n4017.in[0] (.names)                                             1.014    19.917
n4017.out[0] (.names)                                            0.261    20.178
n4018.in[0] (.names)                                             1.014    21.192
n4018.out[0] (.names)                                            0.261    21.453
n4022.in[1] (.names)                                             1.014    22.467
n4022.out[0] (.names)                                            0.261    22.728
n3969.in[0] (.names)                                             1.014    23.742
n3969.out[0] (.names)                                            0.261    24.003
n1572.in[1] (.names)                                             1.014    25.016
n1572.out[0] (.names)                                            0.261    25.277
n2504.in[2] (.names)                                             1.014    26.291
n2504.out[0] (.names)                                            0.261    26.552
n2506.in[1] (.names)                                             1.014    27.566
n2506.out[0] (.names)                                            0.261    27.827
n2516.in[3] (.names)                                             1.014    28.841
n2516.out[0] (.names)                                            0.261    29.102
n2527.in[1] (.names)                                             1.014    30.116
n2527.out[0] (.names)                                            0.261    30.377
n2523.in[0] (.names)                                             1.014    31.390
n2523.out[0] (.names)                                            0.261    31.651
n2546.in[1] (.names)                                             1.014    32.665
n2546.out[0] (.names)                                            0.261    32.926
n2550.in[2] (.names)                                             1.014    33.940
n2550.out[0] (.names)                                            0.261    34.201
n2552.in[0] (.names)                                             1.014    35.215
n2552.out[0] (.names)                                            0.261    35.476
n1859.in[1] (.names)                                             1.014    36.490
n1859.out[0] (.names)                                            0.261    36.751
n2132.in[0] (.names)                                             1.014    37.765
n2132.out[0] (.names)                                            0.261    38.026
n2133.in[1] (.names)                                             1.014    39.039
n2133.out[0] (.names)                                            0.261    39.300
n2134.in[1] (.names)                                             1.014    40.314
n2134.out[0] (.names)                                            0.261    40.575
n2483.in[1] (.names)                                             1.014    41.589
n2483.out[0] (.names)                                            0.261    41.850
n2444.in[0] (.names)                                             1.014    42.864
n2444.out[0] (.names)                                            0.261    43.125
n2445.in[1] (.names)                                             1.014    44.139
n2445.out[0] (.names)                                            0.261    44.400
n2446.in[0] (.names)                                             1.014    45.413
n2446.out[0] (.names)                                            0.261    45.674
n2403.in[0] (.names)                                             1.014    46.688
n2403.out[0] (.names)                                            0.261    46.949
n2404.in[1] (.names)                                             1.014    47.963
n2404.out[0] (.names)                                            0.261    48.224
n2405.in[0] (.names)                                             1.014    49.238
n2405.out[0] (.names)                                            0.261    49.499
n1637.in[3] (.names)                                             1.014    50.513
n1637.out[0] (.names)                                            0.261    50.774
n2406.in[2] (.names)                                             1.014    51.787
n2406.out[0] (.names)                                            0.261    52.048
n2340.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2340.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n1305.Q[0] (.latch clocked by pclk)
Endpoint  : n7328.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1305.clk[0] (.latch)                                            1.014     1.014
n1305.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3496.in[0] (.names)                                             1.014     2.070
n3496.out[0] (.names)                                            0.261     2.331
n3889.in[1] (.names)                                             1.014     3.344
n3889.out[0] (.names)                                            0.261     3.605
n1620.in[0] (.names)                                             1.014     4.619
n1620.out[0] (.names)                                            0.261     4.880
n3899.in[1] (.names)                                             1.014     5.894
n3899.out[0] (.names)                                            0.261     6.155
n3900.in[0] (.names)                                             1.014     7.169
n3900.out[0] (.names)                                            0.261     7.430
n3894.in[0] (.names)                                             1.014     8.444
n3894.out[0] (.names)                                            0.261     8.705
n3940.in[0] (.names)                                             1.014     9.719
n3940.out[0] (.names)                                            0.261     9.980
n3907.in[2] (.names)                                             1.014    10.993
n3907.out[0] (.names)                                            0.261    11.254
n3941.in[1] (.names)                                             1.014    12.268
n3941.out[0] (.names)                                            0.261    12.529
n3943.in[0] (.names)                                             1.014    13.543
n3943.out[0] (.names)                                            0.261    13.804
n3923.in[0] (.names)                                             1.014    14.818
n3923.out[0] (.names)                                            0.261    15.079
n3924.in[0] (.names)                                             1.014    16.093
n3924.out[0] (.names)                                            0.261    16.354
n3925.in[2] (.names)                                             1.014    17.367
n3925.out[0] (.names)                                            0.261    17.628
n3926.in[0] (.names)                                             1.014    18.642
n3926.out[0] (.names)                                            0.261    18.903
n3931.in[1] (.names)                                             1.014    19.917
n3931.out[0] (.names)                                            0.261    20.178
n3955.in[1] (.names)                                             1.014    21.192
n3955.out[0] (.names)                                            0.261    21.453
n3951.in[0] (.names)                                             1.014    22.467
n3951.out[0] (.names)                                            0.261    22.728
n3952.in[0] (.names)                                             1.014    23.742
n3952.out[0] (.names)                                            0.261    24.003
n3718.in[0] (.names)                                             1.014    25.016
n3718.out[0] (.names)                                            0.261    25.277
n2567.in[2] (.names)                                             1.014    26.291
n2567.out[0] (.names)                                            0.261    26.552
n4143.in[0] (.names)                                             1.014    27.566
n4143.out[0] (.names)                                            0.261    27.827
n4145.in[1] (.names)                                             1.014    28.841
n4145.out[0] (.names)                                            0.261    29.102
n4129.in[1] (.names)                                             1.014    30.116
n4129.out[0] (.names)                                            0.261    30.377
n4148.in[0] (.names)                                             1.014    31.390
n4148.out[0] (.names)                                            0.261    31.651
n3805.in[0] (.names)                                             1.014    32.665
n3805.out[0] (.names)                                            0.261    32.926
n4142.in[1] (.names)                                             1.014    33.940
n4142.out[0] (.names)                                            0.261    34.201
n3753.in[2] (.names)                                             1.014    35.215
n3753.out[0] (.names)                                            0.261    35.476
n3754.in[0] (.names)                                             1.014    36.490
n3754.out[0] (.names)                                            0.261    36.751
n3757.in[1] (.names)                                             1.014    37.765
n3757.out[0] (.names)                                            0.261    38.026
n3865.in[2] (.names)                                             1.014    39.039
n3865.out[0] (.names)                                            0.261    39.300
n3870.in[0] (.names)                                             1.014    40.314
n3870.out[0] (.names)                                            0.261    40.575
n3871.in[0] (.names)                                             1.014    41.589
n3871.out[0] (.names)                                            0.261    41.850
n2574.in[0] (.names)                                             1.014    42.864
n2574.out[0] (.names)                                            0.261    43.125
n3856.in[0] (.names)                                             1.014    44.139
n3856.out[0] (.names)                                            0.261    44.400
n3858.in[0] (.names)                                             1.014    45.413
n3858.out[0] (.names)                                            0.261    45.674
n3861.in[0] (.names)                                             1.014    46.688
n3861.out[0] (.names)                                            0.261    46.949
n2614.in[0] (.names)                                             1.014    47.963
n2614.out[0] (.names)                                            0.261    48.224
n1771.in[2] (.names)                                             1.014    49.238
n1771.out[0] (.names)                                            0.261    49.499
n7326.in[1] (.names)                                             1.014    50.513
n7326.out[0] (.names)                                            0.261    50.774
n7327.in[0] (.names)                                             1.014    51.787
n7327.out[0] (.names)                                            0.261    52.048
n7328.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7328.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n1546.Q[0] (.latch clocked by pclk)
Endpoint  : n5525.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1546.clk[0] (.latch)                                            1.014     1.014
n1546.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5068.in[0] (.names)                                             1.014     3.344
n5068.out[0] (.names)                                            0.261     3.605
n5075.in[0] (.names)                                             1.014     4.619
n5075.out[0] (.names)                                            0.261     4.880
n5082.in[2] (.names)                                             1.014     5.894
n5082.out[0] (.names)                                            0.261     6.155
n5078.in[2] (.names)                                             1.014     7.169
n5078.out[0] (.names)                                            0.261     7.430
n5079.in[0] (.names)                                             1.014     8.444
n5079.out[0] (.names)                                            0.261     8.705
n5080.in[2] (.names)                                             1.014     9.719
n5080.out[0] (.names)                                            0.261     9.980
n5340.in[0] (.names)                                             1.014    10.993
n5340.out[0] (.names)                                            0.261    11.254
n5383.in[0] (.names)                                             1.014    12.268
n5383.out[0] (.names)                                            0.261    12.529
n5384.in[0] (.names)                                             1.014    13.543
n5384.out[0] (.names)                                            0.261    13.804
n5389.in[2] (.names)                                             1.014    14.818
n5389.out[0] (.names)                                            0.261    15.079
n5386.in[1] (.names)                                             1.014    16.093
n5386.out[0] (.names)                                            0.261    16.354
n5390.in[0] (.names)                                             1.014    17.367
n5390.out[0] (.names)                                            0.261    17.628
n5395.in[0] (.names)                                             1.014    18.642
n5395.out[0] (.names)                                            0.261    18.903
n5392.in[0] (.names)                                             1.014    19.917
n5392.out[0] (.names)                                            0.261    20.178
n5393.in[0] (.names)                                             1.014    21.192
n5393.out[0] (.names)                                            0.261    21.453
n5396.in[0] (.names)                                             1.014    22.467
n5396.out[0] (.names)                                            0.261    22.728
n5397.in[0] (.names)                                             1.014    23.742
n5397.out[0] (.names)                                            0.261    24.003
n5495.in[2] (.names)                                             1.014    25.016
n5495.out[0] (.names)                                            0.261    25.277
n4963.in[1] (.names)                                             1.014    26.291
n4963.out[0] (.names)                                            0.261    26.552
n5496.in[0] (.names)                                             1.014    27.566
n5496.out[0] (.names)                                            0.261    27.827
n5501.in[0] (.names)                                             1.014    28.841
n5501.out[0] (.names)                                            0.261    29.102
n5497.in[0] (.names)                                             1.014    30.116
n5497.out[0] (.names)                                            0.261    30.377
n5498.in[0] (.names)                                             1.014    31.390
n5498.out[0] (.names)                                            0.261    31.651
n5499.in[0] (.names)                                             1.014    32.665
n5499.out[0] (.names)                                            0.261    32.926
n5500.in[0] (.names)                                             1.014    33.940
n5500.out[0] (.names)                                            0.261    34.201
n5503.in[1] (.names)                                             1.014    35.215
n5503.out[0] (.names)                                            0.261    35.476
n4970.in[1] (.names)                                             1.014    36.490
n4970.out[0] (.names)                                            0.261    36.751
n5535.in[1] (.names)                                             1.014    37.765
n5535.out[0] (.names)                                            0.261    38.026
n5536.in[0] (.names)                                             1.014    39.039
n5536.out[0] (.names)                                            0.261    39.300
n4895.in[0] (.names)                                             1.014    40.314
n4895.out[0] (.names)                                            0.261    40.575
n4967.in[0] (.names)                                             1.014    41.589
n4967.out[0] (.names)                                            0.261    41.850
n5608.in[2] (.names)                                             1.014    42.864
n5608.out[0] (.names)                                            0.261    43.125
n4981.in[2] (.names)                                             1.014    44.139
n4981.out[0] (.names)                                            0.261    44.400
n5591.in[1] (.names)                                             1.014    45.413
n5591.out[0] (.names)                                            0.261    45.674
n5592.in[0] (.names)                                             1.014    46.688
n5592.out[0] (.names)                                            0.261    46.949
n5598.in[1] (.names)                                             1.014    47.963
n5598.out[0] (.names)                                            0.261    48.224
n5506.in[0] (.names)                                             1.014    49.238
n5506.out[0] (.names)                                            0.261    49.499
n5508.in[0] (.names)                                             1.014    50.513
n5508.out[0] (.names)                                            0.261    50.774
n5523.in[1] (.names)                                             1.014    51.787
n5523.out[0] (.names)                                            0.261    52.048
n5525.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5525.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n1305.Q[0] (.latch clocked by pclk)
Endpoint  : n2099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1305.clk[0] (.latch)                                            1.014     1.014
n1305.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3496.in[0] (.names)                                             1.014     2.070
n3496.out[0] (.names)                                            0.261     2.331
n3889.in[1] (.names)                                             1.014     3.344
n3889.out[0] (.names)                                            0.261     3.605
n2065.in[0] (.names)                                             1.014     4.619
n2065.out[0] (.names)                                            0.261     4.880
n3768.in[1] (.names)                                             1.014     5.894
n3768.out[0] (.names)                                            0.261     6.155
n3774.in[3] (.names)                                             1.014     7.169
n3774.out[0] (.names)                                            0.261     7.430
n3780.in[0] (.names)                                             1.014     8.444
n3780.out[0] (.names)                                            0.261     8.705
n3787.in[0] (.names)                                             1.014     9.719
n3787.out[0] (.names)                                            0.261     9.980
n3775.in[0] (.names)                                             1.014    10.993
n3775.out[0] (.names)                                            0.261    11.254
n3776.in[0] (.names)                                             1.014    12.268
n3776.out[0] (.names)                                            0.261    12.529
n3779.in[2] (.names)                                             1.014    13.543
n3779.out[0] (.names)                                            0.261    13.804
n3714.in[0] (.names)                                             1.014    14.818
n3714.out[0] (.names)                                            0.261    15.079
n3716.in[0] (.names)                                             1.014    16.093
n3716.out[0] (.names)                                            0.261    16.354
n3707.in[2] (.names)                                             1.014    17.367
n3707.out[0] (.names)                                            0.261    17.628
n3708.in[2] (.names)                                             1.014    18.642
n3708.out[0] (.names)                                            0.261    18.903
n3694.in[1] (.names)                                             1.014    19.917
n3694.out[0] (.names)                                            0.261    20.178
n3710.in[1] (.names)                                             1.014    21.192
n3710.out[0] (.names)                                            0.261    21.453
n3678.in[0] (.names)                                             1.014    22.467
n3678.out[0] (.names)                                            0.261    22.728
n2575.in[2] (.names)                                             1.014    23.742
n2575.out[0] (.names)                                            0.261    24.003
n3680.in[2] (.names)                                             1.014    25.016
n3680.out[0] (.names)                                            0.261    25.277
n3681.in[1] (.names)                                             1.014    26.291
n3681.out[0] (.names)                                            0.261    26.552
n3682.in[0] (.names)                                             1.014    27.566
n3682.out[0] (.names)                                            0.261    27.827
n3683.in[0] (.names)                                             1.014    28.841
n3683.out[0] (.names)                                            0.261    29.102
n3684.in[0] (.names)                                             1.014    30.116
n3684.out[0] (.names)                                            0.261    30.377
n1877.in[0] (.names)                                             1.014    31.390
n1877.out[0] (.names)                                            0.261    31.651
n3646.in[0] (.names)                                             1.014    32.665
n3646.out[0] (.names)                                            0.261    32.926
n3647.in[0] (.names)                                             1.014    33.940
n3647.out[0] (.names)                                            0.261    34.201
n3657.in[1] (.names)                                             1.014    35.215
n3657.out[0] (.names)                                            0.261    35.476
n3625.in[3] (.names)                                             1.014    36.490
n3625.out[0] (.names)                                            0.261    36.751
n3676.in[0] (.names)                                             1.014    37.765
n3676.out[0] (.names)                                            0.261    38.026
n4200.in[1] (.names)                                             1.014    39.039
n4200.out[0] (.names)                                            0.261    39.300
n2586.in[0] (.names)                                             1.014    40.314
n2586.out[0] (.names)                                            0.261    40.575
n4203.in[0] (.names)                                             1.014    41.589
n4203.out[0] (.names)                                            0.261    41.850
n4204.in[0] (.names)                                             1.014    42.864
n4204.out[0] (.names)                                            0.261    43.125
n4205.in[0] (.names)                                             1.014    44.139
n4205.out[0] (.names)                                            0.261    44.400
n4042.in[0] (.names)                                             1.014    45.413
n4042.out[0] (.names)                                            0.261    45.674
n4044.in[0] (.names)                                             1.014    46.688
n4044.out[0] (.names)                                            0.261    46.949
n4062.in[1] (.names)                                             1.014    47.963
n4062.out[0] (.names)                                            0.261    48.224
n4069.in[0] (.names)                                             1.014    49.238
n4069.out[0] (.names)                                            0.261    49.499
n4064.in[1] (.names)                                             1.014    50.513
n4064.out[0] (.names)                                            0.261    50.774
n2615.in[0] (.names)                                             1.014    51.787
n2615.out[0] (.names)                                            0.261    52.048
n2099.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2099.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n5589.Q[0] (.latch clocked by pclk)
Endpoint  : n1721.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5589.clk[0] (.latch)                                            1.014     1.014
n5589.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5590.in[0] (.names)                                             1.014     2.070
n5590.out[0] (.names)                                            0.261     2.331
n5596.in[0] (.names)                                             1.014     3.344
n5596.out[0] (.names)                                            0.261     3.605
n5824.in[2] (.names)                                             1.014     4.619
n5824.out[0] (.names)                                            0.261     4.880
n5827.in[0] (.names)                                             1.014     5.894
n5827.out[0] (.names)                                            0.261     6.155
n5828.in[0] (.names)                                             1.014     7.169
n5828.out[0] (.names)                                            0.261     7.430
n5830.in[0] (.names)                                             1.014     8.444
n5830.out[0] (.names)                                            0.261     8.705
n5831.in[0] (.names)                                             1.014     9.719
n5831.out[0] (.names)                                            0.261     9.980
n5890.in[0] (.names)                                             1.014    10.993
n5890.out[0] (.names)                                            0.261    11.254
n5891.in[1] (.names)                                             1.014    12.268
n5891.out[0] (.names)                                            0.261    12.529
n5899.in[3] (.names)                                             1.014    13.543
n5899.out[0] (.names)                                            0.261    13.804
n2179.in[0] (.names)                                             1.014    14.818
n2179.out[0] (.names)                                            0.261    15.079
n5715.in[3] (.names)                                             1.014    16.093
n5715.out[0] (.names)                                            0.261    16.354
n5977.in[0] (.names)                                             1.014    17.367
n5977.out[0] (.names)                                            0.261    17.628
n5979.in[3] (.names)                                             1.014    18.642
n5979.out[0] (.names)                                            0.261    18.903
n5980.in[3] (.names)                                             1.014    19.917
n5980.out[0] (.names)                                            0.261    20.178
n5902.in[0] (.names)                                             1.014    21.192
n5902.out[0] (.names)                                            0.261    21.453
n5970.in[1] (.names)                                             1.014    22.467
n5970.out[0] (.names)                                            0.261    22.728
n2902.in[0] (.names)                                             1.014    23.742
n2902.out[0] (.names)                                            0.261    24.003
n1276.in[0] (.names)                                             1.014    25.016
n1276.out[0] (.names)                                            0.261    25.277
n4332.in[1] (.names)                                             1.014    26.291
n4332.out[0] (.names)                                            0.261    26.552
n5933.in[0] (.names)                                             1.014    27.566
n5933.out[0] (.names)                                            0.261    27.827
n5934.in[0] (.names)                                             1.014    28.841
n5934.out[0] (.names)                                            0.261    29.102
n5936.in[3] (.names)                                             1.014    30.116
n5936.out[0] (.names)                                            0.261    30.377
n5937.in[0] (.names)                                             1.014    31.390
n5937.out[0] (.names)                                            0.261    31.651
n5938.in[0] (.names)                                             1.014    32.665
n5938.out[0] (.names)                                            0.261    32.926
n5942.in[0] (.names)                                             1.014    33.940
n5942.out[0] (.names)                                            0.261    34.201
n5905.in[2] (.names)                                             1.014    35.215
n5905.out[0] (.names)                                            0.261    35.476
n4313.in[2] (.names)                                             1.014    36.490
n4313.out[0] (.names)                                            0.261    36.751
n5945.in[0] (.names)                                             1.014    37.765
n5945.out[0] (.names)                                            0.261    38.026
n5946.in[0] (.names)                                             1.014    39.039
n5946.out[0] (.names)                                            0.261    39.300
n1896.in[0] (.names)                                             1.014    40.314
n1896.out[0] (.names)                                            0.261    40.575
n5868.in[0] (.names)                                             1.014    41.589
n5868.out[0] (.names)                                            0.261    41.850
n5869.in[0] (.names)                                             1.014    42.864
n5869.out[0] (.names)                                            0.261    43.125
n4951.in[3] (.names)                                             1.014    44.139
n4951.out[0] (.names)                                            0.261    44.400
n6134.in[1] (.names)                                             1.014    45.413
n6134.out[0] (.names)                                            0.261    45.674
n4929.in[1] (.names)                                             1.014    46.688
n4929.out[0] (.names)                                            0.261    46.949
n5769.in[1] (.names)                                             1.014    47.963
n5769.out[0] (.names)                                            0.261    48.224
n5775.in[0] (.names)                                             1.014    49.238
n5775.out[0] (.names)                                            0.261    49.499
n4923.in[2] (.names)                                             1.014    50.513
n4923.out[0] (.names)                                            0.261    50.774
n4312.in[1] (.names)                                             1.014    51.787
n4312.out[0] (.names)                                            0.261    52.048
n1721.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1721.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n1546.Q[0] (.latch clocked by pclk)
Endpoint  : n5639.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1546.clk[0] (.latch)                                            1.014     1.014
n1546.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5068.in[0] (.names)                                             1.014     3.344
n5068.out[0] (.names)                                            0.261     3.605
n5075.in[0] (.names)                                             1.014     4.619
n5075.out[0] (.names)                                            0.261     4.880
n5082.in[2] (.names)                                             1.014     5.894
n5082.out[0] (.names)                                            0.261     6.155
n5078.in[2] (.names)                                             1.014     7.169
n5078.out[0] (.names)                                            0.261     7.430
n5079.in[0] (.names)                                             1.014     8.444
n5079.out[0] (.names)                                            0.261     8.705
n5080.in[2] (.names)                                             1.014     9.719
n5080.out[0] (.names)                                            0.261     9.980
n5340.in[0] (.names)                                             1.014    10.993
n5340.out[0] (.names)                                            0.261    11.254
n5383.in[0] (.names)                                             1.014    12.268
n5383.out[0] (.names)                                            0.261    12.529
n5384.in[0] (.names)                                             1.014    13.543
n5384.out[0] (.names)                                            0.261    13.804
n5389.in[2] (.names)                                             1.014    14.818
n5389.out[0] (.names)                                            0.261    15.079
n5386.in[1] (.names)                                             1.014    16.093
n5386.out[0] (.names)                                            0.261    16.354
n5390.in[0] (.names)                                             1.014    17.367
n5390.out[0] (.names)                                            0.261    17.628
n5395.in[0] (.names)                                             1.014    18.642
n5395.out[0] (.names)                                            0.261    18.903
n5392.in[0] (.names)                                             1.014    19.917
n5392.out[0] (.names)                                            0.261    20.178
n5393.in[0] (.names)                                             1.014    21.192
n5393.out[0] (.names)                                            0.261    21.453
n5396.in[0] (.names)                                             1.014    22.467
n5396.out[0] (.names)                                            0.261    22.728
n4888.in[2] (.names)                                             1.014    23.742
n4888.out[0] (.names)                                            0.261    24.003
n5167.in[0] (.names)                                             1.014    25.016
n5167.out[0] (.names)                                            0.261    25.277
n5169.in[2] (.names)                                             1.014    26.291
n5169.out[0] (.names)                                            0.261    26.552
n5174.in[1] (.names)                                             1.014    27.566
n5174.out[0] (.names)                                            0.261    27.827
n5175.in[0] (.names)                                             1.014    28.841
n5175.out[0] (.names)                                            0.261    29.102
n5176.in[0] (.names)                                             1.014    30.116
n5176.out[0] (.names)                                            0.261    30.377
n5177.in[0] (.names)                                             1.014    31.390
n5177.out[0] (.names)                                            0.261    31.651
n5178.in[0] (.names)                                             1.014    32.665
n5178.out[0] (.names)                                            0.261    32.926
n5226.in[0] (.names)                                             1.014    33.940
n5226.out[0] (.names)                                            0.261    34.201
n5228.in[1] (.names)                                             1.014    35.215
n5228.out[0] (.names)                                            0.261    35.476
n5229.in[1] (.names)                                             1.014    36.490
n5229.out[0] (.names)                                            0.261    36.751
n5122.in[0] (.names)                                             1.014    37.765
n5122.out[0] (.names)                                            0.261    38.026
n5123.in[1] (.names)                                             1.014    39.039
n5123.out[0] (.names)                                            0.261    39.300
n5128.in[0] (.names)                                             1.014    40.314
n5128.out[0] (.names)                                            0.261    40.575
n5129.in[1] (.names)                                             1.014    41.589
n5129.out[0] (.names)                                            0.261    41.850
n4927.in[0] (.names)                                             1.014    42.864
n4927.out[0] (.names)                                            0.261    43.125
n4979.in[0] (.names)                                             1.014    44.139
n4979.out[0] (.names)                                            0.261    44.400
n1563.in[0] (.names)                                             1.014    45.413
n1563.out[0] (.names)                                            0.261    45.674
n5318.in[0] (.names)                                             1.014    46.688
n5318.out[0] (.names)                                            0.261    46.949
n4965.in[2] (.names)                                             1.014    47.963
n4965.out[0] (.names)                                            0.261    48.224
n4914.in[0] (.names)                                             1.014    49.238
n4914.out[0] (.names)                                            0.261    49.499
n5633.in[2] (.names)                                             1.014    50.513
n5633.out[0] (.names)                                            0.261    50.774
n5637.in[1] (.names)                                             1.014    51.787
n5637.out[0] (.names)                                            0.261    52.048
n5639.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5639.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n9153.Q[0] (.latch clocked by pclk)
Endpoint  : n9585.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9153.clk[0] (.latch)                                            1.014     1.014
n9153.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9092.in[0] (.names)                                             1.014     2.070
n9092.out[0] (.names)                                            0.261     2.331
n9094.in[0] (.names)                                             1.014     3.344
n9094.out[0] (.names)                                            0.261     3.605
n9097.in[3] (.names)                                             1.014     4.619
n9097.out[0] (.names)                                            0.261     4.880
n9099.in[2] (.names)                                             1.014     5.894
n9099.out[0] (.names)                                            0.261     6.155
n9029.in[0] (.names)                                             1.014     7.169
n9029.out[0] (.names)                                            0.261     7.430
n9103.in[0] (.names)                                             1.014     8.444
n9103.out[0] (.names)                                            0.261     8.705
n9023.in[0] (.names)                                             1.014     9.719
n9023.out[0] (.names)                                            0.261     9.980
n9024.in[0] (.names)                                             1.014    10.993
n9024.out[0] (.names)                                            0.261    11.254
n9020.in[0] (.names)                                             1.014    12.268
n9020.out[0] (.names)                                            0.261    12.529
n1687.in[0] (.names)                                             1.014    13.543
n1687.out[0] (.names)                                            0.261    13.804
n9106.in[1] (.names)                                             1.014    14.818
n9106.out[0] (.names)                                            0.261    15.079
n9124.in[2] (.names)                                             1.014    16.093
n9124.out[0] (.names)                                            0.261    16.354
n9006.in[0] (.names)                                             1.014    17.367
n9006.out[0] (.names)                                            0.261    17.628
n9125.in[0] (.names)                                             1.014    18.642
n9125.out[0] (.names)                                            0.261    18.903
n9130.in[0] (.names)                                             1.014    19.917
n9130.out[0] (.names)                                            0.261    20.178
n9131.in[0] (.names)                                             1.014    21.192
n9131.out[0] (.names)                                            0.261    21.453
n9134.in[0] (.names)                                             1.014    22.467
n9134.out[0] (.names)                                            0.261    22.728
n9136.in[1] (.names)                                             1.014    23.742
n9136.out[0] (.names)                                            0.261    24.003
n9137.in[0] (.names)                                             1.014    25.016
n9137.out[0] (.names)                                            0.261    25.277
n9177.in[0] (.names)                                             1.014    26.291
n9177.out[0] (.names)                                            0.261    26.552
n9178.in[1] (.names)                                             1.014    27.566
n9178.out[0] (.names)                                            0.261    27.827
n9179.in[0] (.names)                                             1.014    28.841
n9179.out[0] (.names)                                            0.261    29.102
n9417.in[1] (.names)                                             1.014    30.116
n9417.out[0] (.names)                                            0.261    30.377
n9418.in[0] (.names)                                             1.014    31.390
n9418.out[0] (.names)                                            0.261    31.651
n9420.in[1] (.names)                                             1.014    32.665
n9420.out[0] (.names)                                            0.261    32.926
n9421.in[0] (.names)                                             1.014    33.940
n9421.out[0] (.names)                                            0.261    34.201
n9422.in[0] (.names)                                             1.014    35.215
n9422.out[0] (.names)                                            0.261    35.476
n8980.in[1] (.names)                                             1.014    36.490
n8980.out[0] (.names)                                            0.261    36.751
n9408.in[0] (.names)                                             1.014    37.765
n9408.out[0] (.names)                                            0.261    38.026
n9423.in[0] (.names)                                             1.014    39.039
n9423.out[0] (.names)                                            0.261    39.300
n9447.in[0] (.names)                                             1.014    40.314
n9447.out[0] (.names)                                            0.261    40.575
n8408.in[0] (.names)                                             1.014    41.589
n8408.out[0] (.names)                                            0.261    41.850
n9446.in[0] (.names)                                             1.014    42.864
n9446.out[0] (.names)                                            0.261    43.125
n9507.in[2] (.names)                                             1.014    44.139
n9507.out[0] (.names)                                            0.261    44.400
n9508.in[1] (.names)                                             1.014    45.413
n9508.out[0] (.names)                                            0.261    45.674
n9512.in[0] (.names)                                             1.014    46.688
n9512.out[0] (.names)                                            0.261    46.949
n9458.in[0] (.names)                                             1.014    47.963
n9458.out[0] (.names)                                            0.261    48.224
n9509.in[0] (.names)                                             1.014    49.238
n9509.out[0] (.names)                                            0.261    49.499
n9510.in[1] (.names)                                             1.014    50.513
n9510.out[0] (.names)                                            0.261    50.774
n9511.in[0] (.names)                                             1.014    51.787
n9511.out[0] (.names)                                            0.261    52.048
n9585.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9585.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n9153.Q[0] (.latch clocked by pclk)
Endpoint  : n6309.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9153.clk[0] (.latch)                                            1.014     1.014
n9153.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9092.in[0] (.names)                                             1.014     2.070
n9092.out[0] (.names)                                            0.261     2.331
n9094.in[0] (.names)                                             1.014     3.344
n9094.out[0] (.names)                                            0.261     3.605
n9097.in[3] (.names)                                             1.014     4.619
n9097.out[0] (.names)                                            0.261     4.880
n9099.in[2] (.names)                                             1.014     5.894
n9099.out[0] (.names)                                            0.261     6.155
n9029.in[0] (.names)                                             1.014     7.169
n9029.out[0] (.names)                                            0.261     7.430
n9103.in[0] (.names)                                             1.014     8.444
n9103.out[0] (.names)                                            0.261     8.705
n9023.in[0] (.names)                                             1.014     9.719
n9023.out[0] (.names)                                            0.261     9.980
n9024.in[0] (.names)                                             1.014    10.993
n9024.out[0] (.names)                                            0.261    11.254
n9020.in[0] (.names)                                             1.014    12.268
n9020.out[0] (.names)                                            0.261    12.529
n1687.in[0] (.names)                                             1.014    13.543
n1687.out[0] (.names)                                            0.261    13.804
n9106.in[1] (.names)                                             1.014    14.818
n9106.out[0] (.names)                                            0.261    15.079
n9124.in[2] (.names)                                             1.014    16.093
n9124.out[0] (.names)                                            0.261    16.354
n9006.in[0] (.names)                                             1.014    17.367
n9006.out[0] (.names)                                            0.261    17.628
n9125.in[0] (.names)                                             1.014    18.642
n9125.out[0] (.names)                                            0.261    18.903
n9130.in[0] (.names)                                             1.014    19.917
n9130.out[0] (.names)                                            0.261    20.178
n9131.in[0] (.names)                                             1.014    21.192
n9131.out[0] (.names)                                            0.261    21.453
n9134.in[0] (.names)                                             1.014    22.467
n9134.out[0] (.names)                                            0.261    22.728
n9136.in[1] (.names)                                             1.014    23.742
n9136.out[0] (.names)                                            0.261    24.003
n9137.in[0] (.names)                                             1.014    25.016
n9137.out[0] (.names)                                            0.261    25.277
n9177.in[0] (.names)                                             1.014    26.291
n9177.out[0] (.names)                                            0.261    26.552
n9178.in[1] (.names)                                             1.014    27.566
n9178.out[0] (.names)                                            0.261    27.827
n9179.in[0] (.names)                                             1.014    28.841
n9179.out[0] (.names)                                            0.261    29.102
n9417.in[1] (.names)                                             1.014    30.116
n9417.out[0] (.names)                                            0.261    30.377
n9418.in[0] (.names)                                             1.014    31.390
n9418.out[0] (.names)                                            0.261    31.651
n9420.in[1] (.names)                                             1.014    32.665
n9420.out[0] (.names)                                            0.261    32.926
n9421.in[0] (.names)                                             1.014    33.940
n9421.out[0] (.names)                                            0.261    34.201
n9422.in[0] (.names)                                             1.014    35.215
n9422.out[0] (.names)                                            0.261    35.476
n8980.in[1] (.names)                                             1.014    36.490
n8980.out[0] (.names)                                            0.261    36.751
n9408.in[0] (.names)                                             1.014    37.765
n9408.out[0] (.names)                                            0.261    38.026
n9423.in[0] (.names)                                             1.014    39.039
n9423.out[0] (.names)                                            0.261    39.300
n9447.in[0] (.names)                                             1.014    40.314
n9447.out[0] (.names)                                            0.261    40.575
n8408.in[0] (.names)                                             1.014    41.589
n8408.out[0] (.names)                                            0.261    41.850
n9446.in[0] (.names)                                             1.014    42.864
n9446.out[0] (.names)                                            0.261    43.125
n9507.in[2] (.names)                                             1.014    44.139
n9507.out[0] (.names)                                            0.261    44.400
n9508.in[1] (.names)                                             1.014    45.413
n9508.out[0] (.names)                                            0.261    45.674
n9512.in[0] (.names)                                             1.014    46.688
n9512.out[0] (.names)                                            0.261    46.949
n9458.in[0] (.names)                                             1.014    47.963
n9458.out[0] (.names)                                            0.261    48.224
n9509.in[0] (.names)                                             1.014    49.238
n9509.out[0] (.names)                                            0.261    49.499
n9510.in[1] (.names)                                             1.014    50.513
n9510.out[0] (.names)                                            0.261    50.774
n8964.in[2] (.names)                                             1.014    51.787
n8964.out[0] (.names)                                            0.261    52.048
n6309.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6309.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n9153.Q[0] (.latch clocked by pclk)
Endpoint  : n9516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9153.clk[0] (.latch)                                            1.014     1.014
n9153.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9092.in[0] (.names)                                             1.014     2.070
n9092.out[0] (.names)                                            0.261     2.331
n9094.in[0] (.names)                                             1.014     3.344
n9094.out[0] (.names)                                            0.261     3.605
n9097.in[3] (.names)                                             1.014     4.619
n9097.out[0] (.names)                                            0.261     4.880
n9099.in[2] (.names)                                             1.014     5.894
n9099.out[0] (.names)                                            0.261     6.155
n9029.in[0] (.names)                                             1.014     7.169
n9029.out[0] (.names)                                            0.261     7.430
n9103.in[0] (.names)                                             1.014     8.444
n9103.out[0] (.names)                                            0.261     8.705
n9023.in[0] (.names)                                             1.014     9.719
n9023.out[0] (.names)                                            0.261     9.980
n9024.in[0] (.names)                                             1.014    10.993
n9024.out[0] (.names)                                            0.261    11.254
n9020.in[0] (.names)                                             1.014    12.268
n9020.out[0] (.names)                                            0.261    12.529
n1687.in[0] (.names)                                             1.014    13.543
n1687.out[0] (.names)                                            0.261    13.804
n9106.in[1] (.names)                                             1.014    14.818
n9106.out[0] (.names)                                            0.261    15.079
n9124.in[2] (.names)                                             1.014    16.093
n9124.out[0] (.names)                                            0.261    16.354
n9006.in[0] (.names)                                             1.014    17.367
n9006.out[0] (.names)                                            0.261    17.628
n9125.in[0] (.names)                                             1.014    18.642
n9125.out[0] (.names)                                            0.261    18.903
n9130.in[0] (.names)                                             1.014    19.917
n9130.out[0] (.names)                                            0.261    20.178
n9131.in[0] (.names)                                             1.014    21.192
n9131.out[0] (.names)                                            0.261    21.453
n9134.in[0] (.names)                                             1.014    22.467
n9134.out[0] (.names)                                            0.261    22.728
n9136.in[1] (.names)                                             1.014    23.742
n9136.out[0] (.names)                                            0.261    24.003
n9137.in[0] (.names)                                             1.014    25.016
n9137.out[0] (.names)                                            0.261    25.277
n9177.in[0] (.names)                                             1.014    26.291
n9177.out[0] (.names)                                            0.261    26.552
n9178.in[1] (.names)                                             1.014    27.566
n9178.out[0] (.names)                                            0.261    27.827
n9179.in[0] (.names)                                             1.014    28.841
n9179.out[0] (.names)                                            0.261    29.102
n9417.in[1] (.names)                                             1.014    30.116
n9417.out[0] (.names)                                            0.261    30.377
n9418.in[0] (.names)                                             1.014    31.390
n9418.out[0] (.names)                                            0.261    31.651
n9420.in[1] (.names)                                             1.014    32.665
n9420.out[0] (.names)                                            0.261    32.926
n9421.in[0] (.names)                                             1.014    33.940
n9421.out[0] (.names)                                            0.261    34.201
n9422.in[0] (.names)                                             1.014    35.215
n9422.out[0] (.names)                                            0.261    35.476
n8980.in[1] (.names)                                             1.014    36.490
n8980.out[0] (.names)                                            0.261    36.751
n9408.in[0] (.names)                                             1.014    37.765
n9408.out[0] (.names)                                            0.261    38.026
n9423.in[0] (.names)                                             1.014    39.039
n9423.out[0] (.names)                                            0.261    39.300
n9447.in[0] (.names)                                             1.014    40.314
n9447.out[0] (.names)                                            0.261    40.575
n8408.in[0] (.names)                                             1.014    41.589
n8408.out[0] (.names)                                            0.261    41.850
n9446.in[0] (.names)                                             1.014    42.864
n9446.out[0] (.names)                                            0.261    43.125
n9507.in[2] (.names)                                             1.014    44.139
n9507.out[0] (.names)                                            0.261    44.400
n9508.in[1] (.names)                                             1.014    45.413
n9508.out[0] (.names)                                            0.261    45.674
n9512.in[0] (.names)                                             1.014    46.688
n9512.out[0] (.names)                                            0.261    46.949
n9458.in[0] (.names)                                             1.014    47.963
n9458.out[0] (.names)                                            0.261    48.224
n9509.in[0] (.names)                                             1.014    49.238
n9509.out[0] (.names)                                            0.261    49.499
n9510.in[1] (.names)                                             1.014    50.513
n9510.out[0] (.names)                                            0.261    50.774
n8964.in[2] (.names)                                             1.014    51.787
n8964.out[0] (.names)                                            0.261    52.048
n9516.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9516.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n9820.Q[0] (.latch clocked by pclk)
Endpoint  : n9641.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9820.clk[0] (.latch)                                            1.014     1.014
n9820.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11737.in[1] (.names)                                            1.014     2.070
n11737.out[0] (.names)                                           0.261     2.331
n11739.in[0] (.names)                                            1.014     3.344
n11739.out[0] (.names)                                           0.261     3.605
n11740.in[0] (.names)                                            1.014     4.619
n11740.out[0] (.names)                                           0.261     4.880
n11741.in[0] (.names)                                            1.014     5.894
n11741.out[0] (.names)                                           0.261     6.155
n11685.in[0] (.names)                                            1.014     7.169
n11685.out[0] (.names)                                           0.261     7.430
n11686.in[1] (.names)                                            1.014     8.444
n11686.out[0] (.names)                                           0.261     8.705
n11687.in[0] (.names)                                            1.014     9.719
n11687.out[0] (.names)                                           0.261     9.980
n11688.in[0] (.names)                                            1.014    10.993
n11688.out[0] (.names)                                           0.261    11.254
n11689.in[0] (.names)                                            1.014    12.268
n11689.out[0] (.names)                                           0.261    12.529
n11678.in[2] (.names)                                            1.014    13.543
n11678.out[0] (.names)                                           0.261    13.804
n11667.in[0] (.names)                                            1.014    14.818
n11667.out[0] (.names)                                           0.261    15.079
n11669.in[1] (.names)                                            1.014    16.093
n11669.out[0] (.names)                                           0.261    16.354
n11692.in[0] (.names)                                            1.014    17.367
n11692.out[0] (.names)                                           0.261    17.628
n11693.in[0] (.names)                                            1.014    18.642
n11693.out[0] (.names)                                           0.261    18.903
n1901.in[0] (.names)                                             1.014    19.917
n1901.out[0] (.names)                                            0.261    20.178
n9892.in[0] (.names)                                             1.014    21.192
n9892.out[0] (.names)                                            0.261    21.453
n1608.in[1] (.names)                                             1.014    22.467
n1608.out[0] (.names)                                            0.261    22.728
n9893.in[1] (.names)                                             1.014    23.742
n9893.out[0] (.names)                                            0.261    24.003
n9932.in[0] (.names)                                             1.014    25.016
n9932.out[0] (.names)                                            0.261    25.277
n9937.in[0] (.names)                                             1.014    26.291
n9937.out[0] (.names)                                            0.261    26.552
n9940.in[0] (.names)                                             1.014    27.566
n9940.out[0] (.names)                                            0.261    27.827
n9941.in[0] (.names)                                             1.014    28.841
n9941.out[0] (.names)                                            0.261    29.102
n9919.in[0] (.names)                                             1.014    30.116
n9919.out[0] (.names)                                            0.261    30.377
n1761.in[0] (.names)                                             1.014    31.390
n1761.out[0] (.names)                                            0.261    31.651
n9943.in[0] (.names)                                             1.014    32.665
n9943.out[0] (.names)                                            0.261    32.926
n9710.in[0] (.names)                                             1.014    33.940
n9710.out[0] (.names)                                            0.261    34.201
n9711.in[2] (.names)                                             1.014    35.215
n9711.out[0] (.names)                                            0.261    35.476
n9713.in[0] (.names)                                             1.014    36.490
n9713.out[0] (.names)                                            0.261    36.751
n9723.in[1] (.names)                                             1.014    37.765
n9723.out[0] (.names)                                            0.261    38.026
n9725.in[0] (.names)                                             1.014    39.039
n9725.out[0] (.names)                                            0.261    39.300
n9726.in[0] (.names)                                             1.014    40.314
n9726.out[0] (.names)                                            0.261    40.575
n9727.in[0] (.names)                                             1.014    41.589
n9727.out[0] (.names)                                            0.261    41.850
n1812.in[1] (.names)                                             1.014    42.864
n1812.out[0] (.names)                                            0.261    43.125
n9729.in[0] (.names)                                             1.014    44.139
n9729.out[0] (.names)                                            0.261    44.400
n9627.in[0] (.names)                                             1.014    45.413
n9627.out[0] (.names)                                            0.261    45.674
n9628.in[0] (.names)                                             1.014    46.688
n9628.out[0] (.names)                                            0.261    46.949
n1810.in[0] (.names)                                             1.014    47.963
n1810.out[0] (.names)                                            0.261    48.224
n9632.in[0] (.names)                                             1.014    49.238
n9632.out[0] (.names)                                            0.261    49.499
n9637.in[0] (.names)                                             1.014    50.513
n9637.out[0] (.names)                                            0.261    50.774
n9640.in[0] (.names)                                             1.014    51.787
n9640.out[0] (.names)                                            0.261    52.048
n9641.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9641.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n9820.Q[0] (.latch clocked by pclk)
Endpoint  : n8946.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9820.clk[0] (.latch)                                            1.014     1.014
n9820.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11737.in[1] (.names)                                            1.014     2.070
n11737.out[0] (.names)                                           0.261     2.331
n11739.in[0] (.names)                                            1.014     3.344
n11739.out[0] (.names)                                           0.261     3.605
n11740.in[0] (.names)                                            1.014     4.619
n11740.out[0] (.names)                                           0.261     4.880
n11741.in[0] (.names)                                            1.014     5.894
n11741.out[0] (.names)                                           0.261     6.155
n11685.in[0] (.names)                                            1.014     7.169
n11685.out[0] (.names)                                           0.261     7.430
n11686.in[1] (.names)                                            1.014     8.444
n11686.out[0] (.names)                                           0.261     8.705
n11687.in[0] (.names)                                            1.014     9.719
n11687.out[0] (.names)                                           0.261     9.980
n11688.in[0] (.names)                                            1.014    10.993
n11688.out[0] (.names)                                           0.261    11.254
n11689.in[0] (.names)                                            1.014    12.268
n11689.out[0] (.names)                                           0.261    12.529
n11678.in[2] (.names)                                            1.014    13.543
n11678.out[0] (.names)                                           0.261    13.804
n11667.in[0] (.names)                                            1.014    14.818
n11667.out[0] (.names)                                           0.261    15.079
n11669.in[1] (.names)                                            1.014    16.093
n11669.out[0] (.names)                                           0.261    16.354
n11692.in[0] (.names)                                            1.014    17.367
n11692.out[0] (.names)                                           0.261    17.628
n11693.in[0] (.names)                                            1.014    18.642
n11693.out[0] (.names)                                           0.261    18.903
n1901.in[0] (.names)                                             1.014    19.917
n1901.out[0] (.names)                                            0.261    20.178
n9892.in[0] (.names)                                             1.014    21.192
n9892.out[0] (.names)                                            0.261    21.453
n1608.in[1] (.names)                                             1.014    22.467
n1608.out[0] (.names)                                            0.261    22.728
n9893.in[1] (.names)                                             1.014    23.742
n9893.out[0] (.names)                                            0.261    24.003
n9932.in[0] (.names)                                             1.014    25.016
n9932.out[0] (.names)                                            0.261    25.277
n9937.in[0] (.names)                                             1.014    26.291
n9937.out[0] (.names)                                            0.261    26.552
n9940.in[0] (.names)                                             1.014    27.566
n9940.out[0] (.names)                                            0.261    27.827
n9941.in[0] (.names)                                             1.014    28.841
n9941.out[0] (.names)                                            0.261    29.102
n9919.in[0] (.names)                                             1.014    30.116
n9919.out[0] (.names)                                            0.261    30.377
n1761.in[0] (.names)                                             1.014    31.390
n1761.out[0] (.names)                                            0.261    31.651
n9943.in[0] (.names)                                             1.014    32.665
n9943.out[0] (.names)                                            0.261    32.926
n9710.in[0] (.names)                                             1.014    33.940
n9710.out[0] (.names)                                            0.261    34.201
n9711.in[2] (.names)                                             1.014    35.215
n9711.out[0] (.names)                                            0.261    35.476
n9713.in[0] (.names)                                             1.014    36.490
n9713.out[0] (.names)                                            0.261    36.751
n9723.in[1] (.names)                                             1.014    37.765
n9723.out[0] (.names)                                            0.261    38.026
n9725.in[0] (.names)                                             1.014    39.039
n9725.out[0] (.names)                                            0.261    39.300
n9726.in[0] (.names)                                             1.014    40.314
n9726.out[0] (.names)                                            0.261    40.575
n9727.in[0] (.names)                                             1.014    41.589
n9727.out[0] (.names)                                            0.261    41.850
n1812.in[1] (.names)                                             1.014    42.864
n1812.out[0] (.names)                                            0.261    43.125
n9729.in[0] (.names)                                             1.014    44.139
n9729.out[0] (.names)                                            0.261    44.400
n9751.in[0] (.names)                                             1.014    45.413
n9751.out[0] (.names)                                            0.261    45.674
n9753.in[2] (.names)                                             1.014    46.688
n9753.out[0] (.names)                                            0.261    46.949
n8940.in[0] (.names)                                             1.014    47.963
n8940.out[0] (.names)                                            0.261    48.224
n9702.in[2] (.names)                                             1.014    49.238
n9702.out[0] (.names)                                            0.261    49.499
n1861.in[1] (.names)                                             1.014    50.513
n1861.out[0] (.names)                                            0.261    50.774
n8945.in[0] (.names)                                             1.014    51.787
n8945.out[0] (.names)                                            0.261    52.048
n8946.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8946.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n9820.Q[0] (.latch clocked by pclk)
Endpoint  : n9754.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9820.clk[0] (.latch)                                            1.014     1.014
n9820.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11737.in[1] (.names)                                            1.014     2.070
n11737.out[0] (.names)                                           0.261     2.331
n11739.in[0] (.names)                                            1.014     3.344
n11739.out[0] (.names)                                           0.261     3.605
n11740.in[0] (.names)                                            1.014     4.619
n11740.out[0] (.names)                                           0.261     4.880
n11741.in[0] (.names)                                            1.014     5.894
n11741.out[0] (.names)                                           0.261     6.155
n11685.in[0] (.names)                                            1.014     7.169
n11685.out[0] (.names)                                           0.261     7.430
n11686.in[1] (.names)                                            1.014     8.444
n11686.out[0] (.names)                                           0.261     8.705
n11687.in[0] (.names)                                            1.014     9.719
n11687.out[0] (.names)                                           0.261     9.980
n11688.in[0] (.names)                                            1.014    10.993
n11688.out[0] (.names)                                           0.261    11.254
n11689.in[0] (.names)                                            1.014    12.268
n11689.out[0] (.names)                                           0.261    12.529
n11678.in[2] (.names)                                            1.014    13.543
n11678.out[0] (.names)                                           0.261    13.804
n11667.in[0] (.names)                                            1.014    14.818
n11667.out[0] (.names)                                           0.261    15.079
n11669.in[1] (.names)                                            1.014    16.093
n11669.out[0] (.names)                                           0.261    16.354
n11692.in[0] (.names)                                            1.014    17.367
n11692.out[0] (.names)                                           0.261    17.628
n11693.in[0] (.names)                                            1.014    18.642
n11693.out[0] (.names)                                           0.261    18.903
n1901.in[0] (.names)                                             1.014    19.917
n1901.out[0] (.names)                                            0.261    20.178
n9892.in[0] (.names)                                             1.014    21.192
n9892.out[0] (.names)                                            0.261    21.453
n1608.in[1] (.names)                                             1.014    22.467
n1608.out[0] (.names)                                            0.261    22.728
n9893.in[1] (.names)                                             1.014    23.742
n9893.out[0] (.names)                                            0.261    24.003
n9932.in[0] (.names)                                             1.014    25.016
n9932.out[0] (.names)                                            0.261    25.277
n9937.in[0] (.names)                                             1.014    26.291
n9937.out[0] (.names)                                            0.261    26.552
n9940.in[0] (.names)                                             1.014    27.566
n9940.out[0] (.names)                                            0.261    27.827
n9941.in[0] (.names)                                             1.014    28.841
n9941.out[0] (.names)                                            0.261    29.102
n9919.in[0] (.names)                                             1.014    30.116
n9919.out[0] (.names)                                            0.261    30.377
n1761.in[0] (.names)                                             1.014    31.390
n1761.out[0] (.names)                                            0.261    31.651
n9943.in[0] (.names)                                             1.014    32.665
n9943.out[0] (.names)                                            0.261    32.926
n9710.in[0] (.names)                                             1.014    33.940
n9710.out[0] (.names)                                            0.261    34.201
n9711.in[2] (.names)                                             1.014    35.215
n9711.out[0] (.names)                                            0.261    35.476
n9713.in[0] (.names)                                             1.014    36.490
n9713.out[0] (.names)                                            0.261    36.751
n9723.in[1] (.names)                                             1.014    37.765
n9723.out[0] (.names)                                            0.261    38.026
n9725.in[0] (.names)                                             1.014    39.039
n9725.out[0] (.names)                                            0.261    39.300
n9726.in[0] (.names)                                             1.014    40.314
n9726.out[0] (.names)                                            0.261    40.575
n9727.in[0] (.names)                                             1.014    41.589
n9727.out[0] (.names)                                            0.261    41.850
n1812.in[1] (.names)                                             1.014    42.864
n1812.out[0] (.names)                                            0.261    43.125
n9729.in[0] (.names)                                             1.014    44.139
n9729.out[0] (.names)                                            0.261    44.400
n9751.in[0] (.names)                                             1.014    45.413
n9751.out[0] (.names)                                            0.261    45.674
n9753.in[2] (.names)                                             1.014    46.688
n9753.out[0] (.names)                                            0.261    46.949
n8940.in[0] (.names)                                             1.014    47.963
n8940.out[0] (.names)                                            0.261    48.224
n9702.in[2] (.names)                                             1.014    49.238
n9702.out[0] (.names)                                            0.261    49.499
n1861.in[1] (.names)                                             1.014    50.513
n1861.out[0] (.names)                                            0.261    50.774
n8945.in[0] (.names)                                             1.014    51.787
n8945.out[0] (.names)                                            0.261    52.048
n9754.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9754.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n1632.Q[0] (.latch clocked by pclk)
Endpoint  : n10083.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1632.clk[0] (.latch)                                            1.014     1.014
n1632.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11207.in[0] (.names)                                            1.014     2.070
n11207.out[0] (.names)                                           0.261     2.331
n11208.in[0] (.names)                                            1.014     3.344
n11208.out[0] (.names)                                           0.261     3.605
n10914.in[2] (.names)                                            1.014     4.619
n10914.out[0] (.names)                                           0.261     4.880
n10915.in[0] (.names)                                            1.014     5.894
n10915.out[0] (.names)                                           0.261     6.155
n11009.in[1] (.names)                                            1.014     7.169
n11009.out[0] (.names)                                           0.261     7.430
n11010.in[0] (.names)                                            1.014     8.444
n11010.out[0] (.names)                                           0.261     8.705
n11012.in[0] (.names)                                            1.014     9.719
n11012.out[0] (.names)                                           0.261     9.980
n10972.in[2] (.names)                                            1.014    10.993
n10972.out[0] (.names)                                           0.261    11.254
n10996.in[0] (.names)                                            1.014    12.268
n10996.out[0] (.names)                                           0.261    12.529
n11013.in[0] (.names)                                            1.014    13.543
n11013.out[0] (.names)                                           0.261    13.804
n10954.in[2] (.names)                                            1.014    14.818
n10954.out[0] (.names)                                           0.261    15.079
n10969.in[0] (.names)                                            1.014    16.093
n10969.out[0] (.names)                                           0.261    16.354
n10590.in[0] (.names)                                            1.014    17.367
n10590.out[0] (.names)                                           0.261    17.628
n11030.in[2] (.names)                                            1.014    18.642
n11030.out[0] (.names)                                           0.261    18.903
n11028.in[0] (.names)                                            1.014    19.917
n11028.out[0] (.names)                                           0.261    20.178
n11024.in[0] (.names)                                            1.014    21.192
n11024.out[0] (.names)                                           0.261    21.453
n11029.in[0] (.names)                                            1.014    22.467
n11029.out[0] (.names)                                           0.261    22.728
n1711.in[1] (.names)                                             1.014    23.742
n1711.out[0] (.names)                                            0.261    24.003
n11031.in[0] (.names)                                            1.014    25.016
n11031.out[0] (.names)                                           0.261    25.277
n11073.in[1] (.names)                                            1.014    26.291
n11073.out[0] (.names)                                           0.261    26.552
n11081.in[0] (.names)                                            1.014    27.566
n11081.out[0] (.names)                                           0.261    27.827
n11078.in[0] (.names)                                            1.014    28.841
n11078.out[0] (.names)                                           0.261    29.102
n10306.in[0] (.names)                                            1.014    30.116
n10306.out[0] (.names)                                           0.261    30.377
n11092.in[1] (.names)                                            1.014    31.390
n11092.out[0] (.names)                                           0.261    31.651
n11093.in[0] (.names)                                            1.014    32.665
n11093.out[0] (.names)                                           0.261    32.926
n11094.in[0] (.names)                                            1.014    33.940
n11094.out[0] (.names)                                           0.261    34.201
n11086.in[0] (.names)                                            1.014    35.215
n11086.out[0] (.names)                                           0.261    35.476
n11087.in[2] (.names)                                            1.014    36.490
n11087.out[0] (.names)                                           0.261    36.751
n11088.in[0] (.names)                                            1.014    37.765
n11088.out[0] (.names)                                           0.261    38.026
n11035.in[0] (.names)                                            1.014    39.039
n11035.out[0] (.names)                                           0.261    39.300
n11036.in[2] (.names)                                            1.014    40.314
n11036.out[0] (.names)                                           0.261    40.575
n11051.in[2] (.names)                                            1.014    41.589
n11051.out[0] (.names)                                           0.261    41.850
n11050.in[0] (.names)                                            1.014    42.864
n11050.out[0] (.names)                                           0.261    43.125
n11049.in[0] (.names)                                            1.014    44.139
n11049.out[0] (.names)                                           0.261    44.400
n1573.in[0] (.names)                                             1.014    45.413
n1573.out[0] (.names)                                            0.261    45.674
n11055.in[0] (.names)                                            1.014    46.688
n11055.out[0] (.names)                                           0.261    46.949
n10767.in[1] (.names)                                            1.014    47.963
n10767.out[0] (.names)                                           0.261    48.224
n10768.in[1] (.names)                                            1.014    49.238
n10768.out[0] (.names)                                           0.261    49.499
n10771.in[1] (.names)                                            1.014    50.513
n10771.out[0] (.names)                                           0.261    50.774
n10082.in[1] (.names)                                            1.014    51.787
n10082.out[0] (.names)                                           0.261    52.048
n10083.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10083.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n7182.Q[0] (.latch clocked by pclk)
Endpoint  : n1689.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7182.clk[0] (.latch)                                            1.014     1.014
n7182.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7183.in[0] (.names)                                             1.014     2.070
n7183.out[0] (.names)                                            0.261     2.331
n7157.in[0] (.names)                                             1.014     3.344
n7157.out[0] (.names)                                            0.261     3.605
n7103.in[0] (.names)                                             1.014     4.619
n7103.out[0] (.names)                                            0.261     4.880
n7104.in[1] (.names)                                             1.014     5.894
n7104.out[0] (.names)                                            0.261     6.155
n7106.in[1] (.names)                                             1.014     7.169
n7106.out[0] (.names)                                            0.261     7.430
n7107.in[1] (.names)                                             1.014     8.444
n7107.out[0] (.names)                                            0.261     8.705
n7127.in[0] (.names)                                             1.014     9.719
n7127.out[0] (.names)                                            0.261     9.980
n6999.in[0] (.names)                                             1.014    10.993
n6999.out[0] (.names)                                            0.261    11.254
n8347.in[3] (.names)                                             1.014    12.268
n8347.out[0] (.names)                                            0.261    12.529
n8322.in[0] (.names)                                             1.014    13.543
n8322.out[0] (.names)                                            0.261    13.804
n8349.in[1] (.names)                                             1.014    14.818
n8349.out[0] (.names)                                            0.261    15.079
n8351.in[0] (.names)                                             1.014    16.093
n8351.out[0] (.names)                                            0.261    16.354
n4581.in[0] (.names)                                             1.014    17.367
n4581.out[0] (.names)                                            0.261    17.628
n4582.in[0] (.names)                                             1.014    18.642
n4582.out[0] (.names)                                            0.261    18.903
n4583.in[0] (.names)                                             1.014    19.917
n4583.out[0] (.names)                                            0.261    20.178
n4600.in[2] (.names)                                             1.014    21.192
n4600.out[0] (.names)                                            0.261    21.453
n1891.in[0] (.names)                                             1.014    22.467
n1891.out[0] (.names)                                            0.261    22.728
n4562.in[0] (.names)                                             1.014    23.742
n4562.out[0] (.names)                                            0.261    24.003
n4563.in[0] (.names)                                             1.014    25.016
n4563.out[0] (.names)                                            0.261    25.277
n4554.in[0] (.names)                                             1.014    26.291
n4554.out[0] (.names)                                            0.261    26.552
n4556.in[1] (.names)                                             1.014    27.566
n4556.out[0] (.names)                                            0.261    27.827
n4472.in[0] (.names)                                             1.014    28.841
n4472.out[0] (.names)                                            0.261    29.102
n4561.in[0] (.names)                                             1.014    30.116
n4561.out[0] (.names)                                            0.261    30.377
n4417.in[1] (.names)                                             1.014    31.390
n4417.out[0] (.names)                                            0.261    31.651
n4564.in[0] (.names)                                             1.014    32.665
n4564.out[0] (.names)                                            0.261    32.926
n4618.in[0] (.names)                                             1.014    33.940
n4618.out[0] (.names)                                            0.261    34.201
n4420.in[1] (.names)                                             1.014    35.215
n4420.out[0] (.names)                                            0.261    35.476
n4286.in[0] (.names)                                             1.014    36.490
n4286.out[0] (.names)                                            0.261    36.751
n4393.in[1] (.names)                                             1.014    37.765
n4393.out[0] (.names)                                            0.261    38.026
n4395.in[1] (.names)                                             1.014    39.039
n4395.out[0] (.names)                                            0.261    39.300
n4396.in[0] (.names)                                             1.014    40.314
n4396.out[0] (.names)                                            0.261    40.575
n4401.in[1] (.names)                                             1.014    41.589
n4401.out[0] (.names)                                            0.261    41.850
n4404.in[0] (.names)                                             1.014    42.864
n4404.out[0] (.names)                                            0.261    43.125
n4426.in[0] (.names)                                             1.014    44.139
n4426.out[0] (.names)                                            0.261    44.400
n1785.in[0] (.names)                                             1.014    45.413
n1785.out[0] (.names)                                            0.261    45.674
n4299.in[0] (.names)                                             1.014    46.688
n4299.out[0] (.names)                                            0.261    46.949
n4837.in[3] (.names)                                             1.014    47.963
n4837.out[0] (.names)                                            0.261    48.224
n4853.in[1] (.names)                                             1.014    49.238
n4853.out[0] (.names)                                            0.261    49.499
n4309.in[0] (.names)                                             1.014    50.513
n4309.out[0] (.names)                                            0.261    50.774
n4293.in[1] (.names)                                             1.014    51.787
n4293.out[0] (.names)                                            0.261    52.048
n1689.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1689.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n1305.Q[0] (.latch clocked by pclk)
Endpoint  : n1291.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1305.clk[0] (.latch)                                            1.014     1.014
n1305.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3496.in[0] (.names)                                             1.014     2.070
n3496.out[0] (.names)                                            0.261     2.331
n3889.in[1] (.names)                                             1.014     3.344
n3889.out[0] (.names)                                            0.261     3.605
n1620.in[0] (.names)                                             1.014     4.619
n1620.out[0] (.names)                                            0.261     4.880
n3899.in[1] (.names)                                             1.014     5.894
n3899.out[0] (.names)                                            0.261     6.155
n3900.in[0] (.names)                                             1.014     7.169
n3900.out[0] (.names)                                            0.261     7.430
n3894.in[0] (.names)                                             1.014     8.444
n3894.out[0] (.names)                                            0.261     8.705
n3940.in[0] (.names)                                             1.014     9.719
n3940.out[0] (.names)                                            0.261     9.980
n3907.in[2] (.names)                                             1.014    10.993
n3907.out[0] (.names)                                            0.261    11.254
n3941.in[1] (.names)                                             1.014    12.268
n3941.out[0] (.names)                                            0.261    12.529
n3943.in[0] (.names)                                             1.014    13.543
n3943.out[0] (.names)                                            0.261    13.804
n3923.in[0] (.names)                                             1.014    14.818
n3923.out[0] (.names)                                            0.261    15.079
n3924.in[0] (.names)                                             1.014    16.093
n3924.out[0] (.names)                                            0.261    16.354
n3925.in[2] (.names)                                             1.014    17.367
n3925.out[0] (.names)                                            0.261    17.628
n3926.in[0] (.names)                                             1.014    18.642
n3926.out[0] (.names)                                            0.261    18.903
n3931.in[1] (.names)                                             1.014    19.917
n3931.out[0] (.names)                                            0.261    20.178
n3955.in[1] (.names)                                             1.014    21.192
n3955.out[0] (.names)                                            0.261    21.453
n3951.in[0] (.names)                                             1.014    22.467
n3951.out[0] (.names)                                            0.261    22.728
n3952.in[0] (.names)                                             1.014    23.742
n3952.out[0] (.names)                                            0.261    24.003
n3718.in[0] (.names)                                             1.014    25.016
n3718.out[0] (.names)                                            0.261    25.277
n2567.in[2] (.names)                                             1.014    26.291
n2567.out[0] (.names)                                            0.261    26.552
n4143.in[0] (.names)                                             1.014    27.566
n4143.out[0] (.names)                                            0.261    27.827
n4145.in[1] (.names)                                             1.014    28.841
n4145.out[0] (.names)                                            0.261    29.102
n4129.in[1] (.names)                                             1.014    30.116
n4129.out[0] (.names)                                            0.261    30.377
n4148.in[0] (.names)                                             1.014    31.390
n4148.out[0] (.names)                                            0.261    31.651
n3805.in[0] (.names)                                             1.014    32.665
n3805.out[0] (.names)                                            0.261    32.926
n4142.in[1] (.names)                                             1.014    33.940
n4142.out[0] (.names)                                            0.261    34.201
n3753.in[2] (.names)                                             1.014    35.215
n3753.out[0] (.names)                                            0.261    35.476
n3754.in[0] (.names)                                             1.014    36.490
n3754.out[0] (.names)                                            0.261    36.751
n3755.in[0] (.names)                                             1.014    37.765
n3755.out[0] (.names)                                            0.261    38.026
n3758.in[0] (.names)                                             1.014    39.039
n3758.out[0] (.names)                                            0.261    39.300
n3759.in[0] (.names)                                             1.014    40.314
n3759.out[0] (.names)                                            0.261    40.575
n3760.in[0] (.names)                                             1.014    41.589
n3760.out[0] (.names)                                            0.261    41.850
n3772.in[0] (.names)                                             1.014    42.864
n3772.out[0] (.names)                                            0.261    43.125
n3773.in[0] (.names)                                             1.014    44.139
n3773.out[0] (.names)                                            0.261    44.400
n4276.in[0] (.names)                                             1.014    45.413
n4276.out[0] (.names)                                            0.261    45.674
n3628.in[0] (.names)                                             1.014    46.688
n3628.out[0] (.names)                                            0.261    46.949
n4254.in[1] (.names)                                             1.014    47.963
n4254.out[0] (.names)                                            0.261    48.224
n4255.in[0] (.names)                                             1.014    49.238
n4255.out[0] (.names)                                            0.261    49.499
n3617.in[1] (.names)                                             1.014    50.513
n3617.out[0] (.names)                                            0.261    50.774
n1988.in[1] (.names)                                             1.014    51.787
n1988.out[0] (.names)                                            0.261    52.048
n1291.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1291.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n1305.Q[0] (.latch clocked by pclk)
Endpoint  : n2325.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1305.clk[0] (.latch)                                            1.014     1.014
n1305.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3496.in[0] (.names)                                             1.014     2.070
n3496.out[0] (.names)                                            0.261     2.331
n3889.in[1] (.names)                                             1.014     3.344
n3889.out[0] (.names)                                            0.261     3.605
n1620.in[0] (.names)                                             1.014     4.619
n1620.out[0] (.names)                                            0.261     4.880
n3899.in[1] (.names)                                             1.014     5.894
n3899.out[0] (.names)                                            0.261     6.155
n3900.in[0] (.names)                                             1.014     7.169
n3900.out[0] (.names)                                            0.261     7.430
n3894.in[0] (.names)                                             1.014     8.444
n3894.out[0] (.names)                                            0.261     8.705
n3940.in[0] (.names)                                             1.014     9.719
n3940.out[0] (.names)                                            0.261     9.980
n3907.in[2] (.names)                                             1.014    10.993
n3907.out[0] (.names)                                            0.261    11.254
n3941.in[1] (.names)                                             1.014    12.268
n3941.out[0] (.names)                                            0.261    12.529
n3943.in[0] (.names)                                             1.014    13.543
n3943.out[0] (.names)                                            0.261    13.804
n3923.in[0] (.names)                                             1.014    14.818
n3923.out[0] (.names)                                            0.261    15.079
n3924.in[0] (.names)                                             1.014    16.093
n3924.out[0] (.names)                                            0.261    16.354
n3925.in[2] (.names)                                             1.014    17.367
n3925.out[0] (.names)                                            0.261    17.628
n3926.in[0] (.names)                                             1.014    18.642
n3926.out[0] (.names)                                            0.261    18.903
n3931.in[1] (.names)                                             1.014    19.917
n3931.out[0] (.names)                                            0.261    20.178
n3955.in[1] (.names)                                             1.014    21.192
n3955.out[0] (.names)                                            0.261    21.453
n3951.in[0] (.names)                                             1.014    22.467
n3951.out[0] (.names)                                            0.261    22.728
n3952.in[0] (.names)                                             1.014    23.742
n3952.out[0] (.names)                                            0.261    24.003
n3718.in[0] (.names)                                             1.014    25.016
n3718.out[0] (.names)                                            0.261    25.277
n2567.in[2] (.names)                                             1.014    26.291
n2567.out[0] (.names)                                            0.261    26.552
n4143.in[0] (.names)                                             1.014    27.566
n4143.out[0] (.names)                                            0.261    27.827
n4145.in[1] (.names)                                             1.014    28.841
n4145.out[0] (.names)                                            0.261    29.102
n4129.in[1] (.names)                                             1.014    30.116
n4129.out[0] (.names)                                            0.261    30.377
n4148.in[0] (.names)                                             1.014    31.390
n4148.out[0] (.names)                                            0.261    31.651
n3805.in[0] (.names)                                             1.014    32.665
n3805.out[0] (.names)                                            0.261    32.926
n4142.in[1] (.names)                                             1.014    33.940
n4142.out[0] (.names)                                            0.261    34.201
n3753.in[2] (.names)                                             1.014    35.215
n3753.out[0] (.names)                                            0.261    35.476
n3754.in[0] (.names)                                             1.014    36.490
n3754.out[0] (.names)                                            0.261    36.751
n3755.in[0] (.names)                                             1.014    37.765
n3755.out[0] (.names)                                            0.261    38.026
n3758.in[0] (.names)                                             1.014    39.039
n3758.out[0] (.names)                                            0.261    39.300
n3762.in[1] (.names)                                             1.014    40.314
n3762.out[0] (.names)                                            0.261    40.575
n3763.in[0] (.names)                                             1.014    41.589
n3763.out[0] (.names)                                            0.261    41.850
n3785.in[1] (.names)                                             1.014    42.864
n3785.out[0] (.names)                                            0.261    43.125
n3769.in[0] (.names)                                             1.014    44.139
n3769.out[0] (.names)                                            0.261    44.400
n3793.in[1] (.names)                                             1.014    45.413
n3793.out[0] (.names)                                            0.261    45.674
n1979.in[0] (.names)                                             1.014    46.688
n1979.out[0] (.names)                                            0.261    46.949
n2610.in[0] (.names)                                             1.014    47.963
n2610.out[0] (.names)                                            0.261    48.224
n3794.in[0] (.names)                                             1.014    49.238
n3794.out[0] (.names)                                            0.261    49.499
n2017.in[2] (.names)                                             1.014    50.513
n2017.out[0] (.names)                                            0.261    50.774
n2589.in[1] (.names)                                             1.014    51.787
n2589.out[0] (.names)                                            0.261    52.048
n2325.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2325.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n1305.Q[0] (.latch clocked by pclk)
Endpoint  : n3996.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1305.clk[0] (.latch)                                            1.014     1.014
n1305.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3496.in[0] (.names)                                             1.014     2.070
n3496.out[0] (.names)                                            0.261     2.331
n3889.in[1] (.names)                                             1.014     3.344
n3889.out[0] (.names)                                            0.261     3.605
n1620.in[0] (.names)                                             1.014     4.619
n1620.out[0] (.names)                                            0.261     4.880
n3899.in[1] (.names)                                             1.014     5.894
n3899.out[0] (.names)                                            0.261     6.155
n3900.in[0] (.names)                                             1.014     7.169
n3900.out[0] (.names)                                            0.261     7.430
n3894.in[0] (.names)                                             1.014     8.444
n3894.out[0] (.names)                                            0.261     8.705
n3940.in[0] (.names)                                             1.014     9.719
n3940.out[0] (.names)                                            0.261     9.980
n3907.in[2] (.names)                                             1.014    10.993
n3907.out[0] (.names)                                            0.261    11.254
n3941.in[1] (.names)                                             1.014    12.268
n3941.out[0] (.names)                                            0.261    12.529
n3943.in[0] (.names)                                             1.014    13.543
n3943.out[0] (.names)                                            0.261    13.804
n3923.in[0] (.names)                                             1.014    14.818
n3923.out[0] (.names)                                            0.261    15.079
n3924.in[0] (.names)                                             1.014    16.093
n3924.out[0] (.names)                                            0.261    16.354
n3925.in[2] (.names)                                             1.014    17.367
n3925.out[0] (.names)                                            0.261    17.628
n3926.in[0] (.names)                                             1.014    18.642
n3926.out[0] (.names)                                            0.261    18.903
n3931.in[1] (.names)                                             1.014    19.917
n3931.out[0] (.names)                                            0.261    20.178
n3955.in[1] (.names)                                             1.014    21.192
n3955.out[0] (.names)                                            0.261    21.453
n3951.in[0] (.names)                                             1.014    22.467
n3951.out[0] (.names)                                            0.261    22.728
n3952.in[0] (.names)                                             1.014    23.742
n3952.out[0] (.names)                                            0.261    24.003
n3718.in[0] (.names)                                             1.014    25.016
n3718.out[0] (.names)                                            0.261    25.277
n2567.in[2] (.names)                                             1.014    26.291
n2567.out[0] (.names)                                            0.261    26.552
n4143.in[0] (.names)                                             1.014    27.566
n4143.out[0] (.names)                                            0.261    27.827
n4145.in[1] (.names)                                             1.014    28.841
n4145.out[0] (.names)                                            0.261    29.102
n4129.in[1] (.names)                                             1.014    30.116
n4129.out[0] (.names)                                            0.261    30.377
n4148.in[0] (.names)                                             1.014    31.390
n4148.out[0] (.names)                                            0.261    31.651
n3805.in[0] (.names)                                             1.014    32.665
n3805.out[0] (.names)                                            0.261    32.926
n4142.in[1] (.names)                                             1.014    33.940
n4142.out[0] (.names)                                            0.261    34.201
n3753.in[2] (.names)                                             1.014    35.215
n3753.out[0] (.names)                                            0.261    35.476
n3754.in[0] (.names)                                             1.014    36.490
n3754.out[0] (.names)                                            0.261    36.751
n3755.in[0] (.names)                                             1.014    37.765
n3755.out[0] (.names)                                            0.261    38.026
n3758.in[0] (.names)                                             1.014    39.039
n3758.out[0] (.names)                                            0.261    39.300
n3762.in[1] (.names)                                             1.014    40.314
n3762.out[0] (.names)                                            0.261    40.575
n3763.in[0] (.names)                                             1.014    41.589
n3763.out[0] (.names)                                            0.261    41.850
n3785.in[1] (.names)                                             1.014    42.864
n3785.out[0] (.names)                                            0.261    43.125
n3769.in[0] (.names)                                             1.014    44.139
n3769.out[0] (.names)                                            0.261    44.400
n3793.in[1] (.names)                                             1.014    45.413
n3793.out[0] (.names)                                            0.261    45.674
n1979.in[0] (.names)                                             1.014    46.688
n1979.out[0] (.names)                                            0.261    46.949
n2610.in[0] (.names)                                             1.014    47.963
n2610.out[0] (.names)                                            0.261    48.224
n3794.in[0] (.names)                                             1.014    49.238
n3794.out[0] (.names)                                            0.261    49.499
n2017.in[2] (.names)                                             1.014    50.513
n2017.out[0] (.names)                                            0.261    50.774
n2589.in[1] (.names)                                             1.014    51.787
n2589.out[0] (.names)                                            0.261    52.048
n3996.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3996.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n1305.Q[0] (.latch clocked by pclk)
Endpoint  : n4225.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1305.clk[0] (.latch)                                            1.014     1.014
n1305.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3496.in[0] (.names)                                             1.014     2.070
n3496.out[0] (.names)                                            0.261     2.331
n3889.in[1] (.names)                                             1.014     3.344
n3889.out[0] (.names)                                            0.261     3.605
n1620.in[0] (.names)                                             1.014     4.619
n1620.out[0] (.names)                                            0.261     4.880
n3899.in[1] (.names)                                             1.014     5.894
n3899.out[0] (.names)                                            0.261     6.155
n3900.in[0] (.names)                                             1.014     7.169
n3900.out[0] (.names)                                            0.261     7.430
n3894.in[0] (.names)                                             1.014     8.444
n3894.out[0] (.names)                                            0.261     8.705
n3940.in[0] (.names)                                             1.014     9.719
n3940.out[0] (.names)                                            0.261     9.980
n3907.in[2] (.names)                                             1.014    10.993
n3907.out[0] (.names)                                            0.261    11.254
n3941.in[1] (.names)                                             1.014    12.268
n3941.out[0] (.names)                                            0.261    12.529
n3943.in[0] (.names)                                             1.014    13.543
n3943.out[0] (.names)                                            0.261    13.804
n3923.in[0] (.names)                                             1.014    14.818
n3923.out[0] (.names)                                            0.261    15.079
n3924.in[0] (.names)                                             1.014    16.093
n3924.out[0] (.names)                                            0.261    16.354
n3925.in[2] (.names)                                             1.014    17.367
n3925.out[0] (.names)                                            0.261    17.628
n3926.in[0] (.names)                                             1.014    18.642
n3926.out[0] (.names)                                            0.261    18.903
n3931.in[1] (.names)                                             1.014    19.917
n3931.out[0] (.names)                                            0.261    20.178
n3955.in[1] (.names)                                             1.014    21.192
n3955.out[0] (.names)                                            0.261    21.453
n3951.in[0] (.names)                                             1.014    22.467
n3951.out[0] (.names)                                            0.261    22.728
n3952.in[0] (.names)                                             1.014    23.742
n3952.out[0] (.names)                                            0.261    24.003
n3718.in[0] (.names)                                             1.014    25.016
n3718.out[0] (.names)                                            0.261    25.277
n2567.in[2] (.names)                                             1.014    26.291
n2567.out[0] (.names)                                            0.261    26.552
n4143.in[0] (.names)                                             1.014    27.566
n4143.out[0] (.names)                                            0.261    27.827
n4145.in[1] (.names)                                             1.014    28.841
n4145.out[0] (.names)                                            0.261    29.102
n4129.in[1] (.names)                                             1.014    30.116
n4129.out[0] (.names)                                            0.261    30.377
n4148.in[0] (.names)                                             1.014    31.390
n4148.out[0] (.names)                                            0.261    31.651
n3805.in[0] (.names)                                             1.014    32.665
n3805.out[0] (.names)                                            0.261    32.926
n4142.in[1] (.names)                                             1.014    33.940
n4142.out[0] (.names)                                            0.261    34.201
n3753.in[2] (.names)                                             1.014    35.215
n3753.out[0] (.names)                                            0.261    35.476
n3754.in[0] (.names)                                             1.014    36.490
n3754.out[0] (.names)                                            0.261    36.751
n3757.in[1] (.names)                                             1.014    37.765
n3757.out[0] (.names)                                            0.261    38.026
n3865.in[2] (.names)                                             1.014    39.039
n3865.out[0] (.names)                                            0.261    39.300
n3870.in[0] (.names)                                             1.014    40.314
n3870.out[0] (.names)                                            0.261    40.575
n3871.in[0] (.names)                                             1.014    41.589
n3871.out[0] (.names)                                            0.261    41.850
n2574.in[0] (.names)                                             1.014    42.864
n2574.out[0] (.names)                                            0.261    43.125
n3856.in[0] (.names)                                             1.014    44.139
n3856.out[0] (.names)                                            0.261    44.400
n1819.in[0] (.names)                                             1.014    45.413
n1819.out[0] (.names)                                            0.261    45.674
n4241.in[0] (.names)                                             1.014    46.688
n4241.out[0] (.names)                                            0.261    46.949
n4242.in[2] (.names)                                             1.014    47.963
n4242.out[0] (.names)                                            0.261    48.224
n1984.in[2] (.names)                                             1.014    49.238
n1984.out[0] (.names)                                            0.261    49.499
n4244.in[1] (.names)                                             1.014    50.513
n4244.out[0] (.names)                                            0.261    50.774
n4224.in[0] (.names)                                             1.014    51.787
n4224.out[0] (.names)                                            0.261    52.048
n4225.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4225.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n4855.Q[0] (.latch clocked by pclk)
Endpoint  : n1327.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4855.clk[0] (.latch)                                            1.014     1.014
n4855.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4702.in[0] (.names)                                             1.014     2.070
n4702.out[0] (.names)                                            0.261     2.331
n4703.in[2] (.names)                                             1.014     3.344
n4703.out[0] (.names)                                            0.261     3.605
n4738.in[2] (.names)                                             1.014     4.619
n4738.out[0] (.names)                                            0.261     4.880
n4741.in[0] (.names)                                             1.014     5.894
n4741.out[0] (.names)                                            0.261     6.155
n4684.in[0] (.names)                                             1.014     7.169
n4684.out[0] (.names)                                            0.261     7.430
n4729.in[0] (.names)                                             1.014     8.444
n4729.out[0] (.names)                                            0.261     8.705
n4709.in[3] (.names)                                             1.014     9.719
n4709.out[0] (.names)                                            0.261     9.980
n4723.in[0] (.names)                                             1.014    10.993
n4723.out[0] (.names)                                            0.261    11.254
n4726.in[0] (.names)                                             1.014    12.268
n4726.out[0] (.names)                                            0.261    12.529
n4727.in[0] (.names)                                             1.014    13.543
n4727.out[0] (.names)                                            0.261    13.804
n4604.in[0] (.names)                                             1.014    14.818
n4604.out[0] (.names)                                            0.261    15.079
n4640.in[2] (.names)                                             1.014    16.093
n4640.out[0] (.names)                                            0.261    16.354
n4641.in[1] (.names)                                             1.014    17.367
n4641.out[0] (.names)                                            0.261    17.628
n4642.in[0] (.names)                                             1.014    18.642
n4642.out[0] (.names)                                            0.261    18.903
n4643.in[0] (.names)                                             1.014    19.917
n4643.out[0] (.names)                                            0.261    20.178
n4644.in[0] (.names)                                             1.014    21.192
n4644.out[0] (.names)                                            0.261    21.453
n4653.in[3] (.names)                                             1.014    22.467
n4653.out[0] (.names)                                            0.261    22.728
n4656.in[1] (.names)                                             1.014    23.742
n4656.out[0] (.names)                                            0.261    24.003
n4664.in[1] (.names)                                             1.014    25.016
n4664.out[0] (.names)                                            0.261    25.277
n4657.in[0] (.names)                                             1.014    26.291
n4657.out[0] (.names)                                            0.261    26.552
n4648.in[0] (.names)                                             1.014    27.566
n4648.out[0] (.names)                                            0.261    27.827
n4625.in[1] (.names)                                             1.014    28.841
n4625.out[0] (.names)                                            0.261    29.102
n4660.in[1] (.names)                                             1.014    30.116
n4660.out[0] (.names)                                            0.261    30.377
n4662.in[1] (.names)                                             1.014    31.390
n4662.out[0] (.names)                                            0.261    31.651
n6582.in[0] (.names)                                             1.014    32.665
n6582.out[0] (.names)                                            0.261    32.926
n6584.in[0] (.names)                                             1.014    33.940
n6584.out[0] (.names)                                            0.261    34.201
n6585.in[0] (.names)                                             1.014    35.215
n6585.out[0] (.names)                                            0.261    35.476
n6586.in[0] (.names)                                             1.014    36.490
n6586.out[0] (.names)                                            0.261    36.751
n6587.in[0] (.names)                                             1.014    37.765
n6587.out[0] (.names)                                            0.261    38.026
n6589.in[0] (.names)                                             1.014    39.039
n6589.out[0] (.names)                                            0.261    39.300
n6690.in[0] (.names)                                             1.014    40.314
n6690.out[0] (.names)                                            0.261    40.575
n6695.in[0] (.names)                                             1.014    41.589
n6695.out[0] (.names)                                            0.261    41.850
n6697.in[0] (.names)                                             1.014    42.864
n6697.out[0] (.names)                                            0.261    43.125
n6698.in[0] (.names)                                             1.014    44.139
n6698.out[0] (.names)                                            0.261    44.400
n6699.in[0] (.names)                                             1.014    45.413
n6699.out[0] (.names)                                            0.261    45.674
n1795.in[0] (.names)                                             1.014    46.688
n1795.out[0] (.names)                                            0.261    46.949
n6979.in[2] (.names)                                             1.014    47.963
n6979.out[0] (.names)                                            0.261    48.224
n4920.in[0] (.names)                                             1.014    49.238
n4920.out[0] (.names)                                            0.261    49.499
n6491.in[1] (.names)                                             1.014    50.513
n6491.out[0] (.names)                                            0.261    50.774
n1919.in[1] (.names)                                             1.014    51.787
n1919.out[0] (.names)                                            0.261    52.048
n1327.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1327.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n2939.Q[0] (.latch clocked by pclk)
Endpoint  : n3300.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2939.clk[0] (.latch)                                            1.014     1.014
n2939.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2940.in[0] (.names)                                             1.014     2.070
n2940.out[0] (.names)                                            0.261     2.331
n2938.in[0] (.names)                                             1.014     3.344
n2938.out[0] (.names)                                            0.261     3.605
n2885.in[0] (.names)                                             1.014     4.619
n2885.out[0] (.names)                                            0.261     4.880
n2880.in[2] (.names)                                             1.014     5.894
n2880.out[0] (.names)                                            0.261     6.155
n2886.in[1] (.names)                                             1.014     7.169
n2886.out[0] (.names)                                            0.261     7.430
n2879.in[1] (.names)                                             1.014     8.444
n2879.out[0] (.names)                                            0.261     8.705
n2851.in[0] (.names)                                             1.014     9.719
n2851.out[0] (.names)                                            0.261     9.980
n2852.in[0] (.names)                                             1.014    10.993
n2852.out[0] (.names)                                            0.261    11.254
n2859.in[2] (.names)                                             1.014    12.268
n2859.out[0] (.names)                                            0.261    12.529
n2860.in[0] (.names)                                             1.014    13.543
n2860.out[0] (.names)                                            0.261    13.804
n2861.in[1] (.names)                                             1.014    14.818
n2861.out[0] (.names)                                            0.261    15.079
n2863.in[0] (.names)                                             1.014    16.093
n2863.out[0] (.names)                                            0.261    16.354
n2864.in[0] (.names)                                             1.014    17.367
n2864.out[0] (.names)                                            0.261    17.628
n2084.in[0] (.names)                                             1.014    18.642
n2084.out[0] (.names)                                            0.261    18.903
n2865.in[0] (.names)                                             1.014    19.917
n2865.out[0] (.names)                                            0.261    20.178
n2874.in[0] (.names)                                             1.014    21.192
n2874.out[0] (.names)                                            0.261    21.453
n2875.in[0] (.names)                                             1.014    22.467
n2875.out[0] (.names)                                            0.261    22.728
n3106.in[0] (.names)                                             1.014    23.742
n3106.out[0] (.names)                                            0.261    24.003
n3107.in[1] (.names)                                             1.014    25.016
n3107.out[0] (.names)                                            0.261    25.277
n3108.in[0] (.names)                                             1.014    26.291
n3108.out[0] (.names)                                            0.261    26.552
n3111.in[1] (.names)                                             1.014    27.566
n3111.out[0] (.names)                                            0.261    27.827
n3112.in[0] (.names)                                             1.014    28.841
n3112.out[0] (.names)                                            0.261    29.102
n3136.in[1] (.names)                                             1.014    30.116
n3136.out[0] (.names)                                            0.261    30.377
n3129.in[1] (.names)                                             1.014    31.390
n3129.out[0] (.names)                                            0.261    31.651
n3130.in[1] (.names)                                             1.014    32.665
n3130.out[0] (.names)                                            0.261    32.926
n3153.in[2] (.names)                                             1.014    33.940
n3153.out[0] (.names)                                            0.261    34.201
n3154.in[1] (.names)                                             1.014    35.215
n3154.out[0] (.names)                                            0.261    35.476
n2558.in[1] (.names)                                             1.014    36.490
n2558.out[0] (.names)                                            0.261    36.751
n2803.in[0] (.names)                                             1.014    37.765
n2803.out[0] (.names)                                            0.261    38.026
n3144.in[0] (.names)                                             1.014    39.039
n3144.out[0] (.names)                                            0.261    39.300
n3145.in[3] (.names)                                             1.014    40.314
n3145.out[0] (.names)                                            0.261    40.575
n3152.in[1] (.names)                                             1.014    41.589
n3152.out[0] (.names)                                            0.261    41.850
n3168.in[1] (.names)                                             1.014    42.864
n3168.out[0] (.names)                                            0.261    43.125
n2626.in[0] (.names)                                             1.014    44.139
n2626.out[0] (.names)                                            0.261    44.400
n3283.in[1] (.names)                                             1.014    45.413
n3283.out[0] (.names)                                            0.261    45.674
n3021.in[0] (.names)                                             1.014    46.688
n3021.out[0] (.names)                                            0.261    46.949
n3284.in[0] (.names)                                             1.014    47.963
n3284.out[0] (.names)                                            0.261    48.224
n1384.in[1] (.names)                                             1.014    49.238
n1384.out[0] (.names)                                            0.261    49.499
n3299.in[1] (.names)                                             1.014    50.513
n3299.out[0] (.names)                                            0.261    50.774
n1470.in[0] (.names)                                             1.014    51.787
n1470.out[0] (.names)                                            0.261    52.048
n3300.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3300.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n1315.Q[0] (.latch clocked by pclk)
Endpoint  : n3024.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1315.clk[0] (.latch)                                            1.014     1.014
n1315.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3444.in[0] (.names)                                             1.014     2.070
n3444.out[0] (.names)                                            0.261     2.331
n3445.in[0] (.names)                                             1.014     3.344
n3445.out[0] (.names)                                            0.261     3.605
n3331.in[0] (.names)                                             1.014     4.619
n3331.out[0] (.names)                                            0.261     4.880
n3447.in[0] (.names)                                             1.014     5.894
n3447.out[0] (.names)                                            0.261     6.155
n3448.in[0] (.names)                                             1.014     7.169
n3448.out[0] (.names)                                            0.261     7.430
n3419.in[0] (.names)                                             1.014     8.444
n3419.out[0] (.names)                                            0.261     8.705
n3422.in[0] (.names)                                             1.014     9.719
n3422.out[0] (.names)                                            0.261     9.980
n3555.in[0] (.names)                                             1.014    10.993
n3555.out[0] (.names)                                            0.261    11.254
n3450.in[1] (.names)                                             1.014    12.268
n3450.out[0] (.names)                                            0.261    12.529
n3147.in[1] (.names)                                             1.014    13.543
n3147.out[0] (.names)                                            0.261    13.804
n3525.in[0] (.names)                                             1.014    14.818
n3525.out[0] (.names)                                            0.261    15.079
n2571.in[0] (.names)                                             1.014    16.093
n2571.out[0] (.names)                                            0.261    16.354
n3326.in[0] (.names)                                             1.014    17.367
n3326.out[0] (.names)                                            0.261    17.628
n3327.in[2] (.names)                                             1.014    18.642
n3327.out[0] (.names)                                            0.261    18.903
n3338.in[0] (.names)                                             1.014    19.917
n3338.out[0] (.names)                                            0.261    20.178
n3341.in[2] (.names)                                             1.014    21.192
n3341.out[0] (.names)                                            0.261    21.453
n3345.in[1] (.names)                                             1.014    22.467
n3345.out[0] (.names)                                            0.261    22.728
n3347.in[0] (.names)                                             1.014    23.742
n3347.out[0] (.names)                                            0.261    24.003
n3360.in[1] (.names)                                             1.014    25.016
n3360.out[0] (.names)                                            0.261    25.277
n3361.in[2] (.names)                                             1.014    26.291
n3361.out[0] (.names)                                            0.261    26.552
n3362.in[0] (.names)                                             1.014    27.566
n3362.out[0] (.names)                                            0.261    27.827
n1386.in[0] (.names)                                             1.014    28.841
n1386.out[0] (.names)                                            0.261    29.102
n3363.in[0] (.names)                                             1.014    30.116
n3363.out[0] (.names)                                            0.261    30.377
n1936.in[0] (.names)                                             1.014    31.390
n1936.out[0] (.names)                                            0.261    31.651
n3378.in[1] (.names)                                             1.014    32.665
n3378.out[0] (.names)                                            0.261    32.926
n3379.in[0] (.names)                                             1.014    33.940
n3379.out[0] (.names)                                            0.261    34.201
n3380.in[0] (.names)                                             1.014    35.215
n3380.out[0] (.names)                                            0.261    35.476
n3381.in[1] (.names)                                             1.014    36.490
n3381.out[0] (.names)                                            0.261    36.751
n3383.in[0] (.names)                                             1.014    37.765
n3383.out[0] (.names)                                            0.261    38.026
n2807.in[0] (.names)                                             1.014    39.039
n2807.out[0] (.names)                                            0.261    39.300
n3384.in[0] (.names)                                             1.014    40.314
n3384.out[0] (.names)                                            0.261    40.575
n3386.in[1] (.names)                                             1.014    41.589
n3386.out[0] (.names)                                            0.261    41.850
n3387.in[0] (.names)                                             1.014    42.864
n3387.out[0] (.names)                                            0.261    43.125
n3391.in[1] (.names)                                             1.014    44.139
n3391.out[0] (.names)                                            0.261    44.400
n3397.in[0] (.names)                                             1.014    45.413
n3397.out[0] (.names)                                            0.261    45.674
n1943.in[1] (.names)                                             1.014    46.688
n1943.out[0] (.names)                                            0.261    46.949
n3020.in[0] (.names)                                             1.014    47.963
n3020.out[0] (.names)                                            0.261    48.224
n2946.in[0] (.names)                                             1.014    49.238
n2946.out[0] (.names)                                            0.261    49.499
n3022.in[1] (.names)                                             1.014    50.513
n3022.out[0] (.names)                                            0.261    50.774
n3023.in[1] (.names)                                             1.014    51.787
n3023.out[0] (.names)                                            0.261    52.048
n3024.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3024.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n1315.Q[0] (.latch clocked by pclk)
Endpoint  : n2939.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1315.clk[0] (.latch)                                            1.014     1.014
n1315.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3444.in[0] (.names)                                             1.014     2.070
n3444.out[0] (.names)                                            0.261     2.331
n3445.in[0] (.names)                                             1.014     3.344
n3445.out[0] (.names)                                            0.261     3.605
n3331.in[0] (.names)                                             1.014     4.619
n3331.out[0] (.names)                                            0.261     4.880
n3447.in[0] (.names)                                             1.014     5.894
n3447.out[0] (.names)                                            0.261     6.155
n3448.in[0] (.names)                                             1.014     7.169
n3448.out[0] (.names)                                            0.261     7.430
n3419.in[0] (.names)                                             1.014     8.444
n3419.out[0] (.names)                                            0.261     8.705
n3422.in[0] (.names)                                             1.014     9.719
n3422.out[0] (.names)                                            0.261     9.980
n3555.in[0] (.names)                                             1.014    10.993
n3555.out[0] (.names)                                            0.261    11.254
n3450.in[1] (.names)                                             1.014    12.268
n3450.out[0] (.names)                                            0.261    12.529
n3147.in[1] (.names)                                             1.014    13.543
n3147.out[0] (.names)                                            0.261    13.804
n3525.in[0] (.names)                                             1.014    14.818
n3525.out[0] (.names)                                            0.261    15.079
n2571.in[0] (.names)                                             1.014    16.093
n2571.out[0] (.names)                                            0.261    16.354
n3326.in[0] (.names)                                             1.014    17.367
n3326.out[0] (.names)                                            0.261    17.628
n3327.in[2] (.names)                                             1.014    18.642
n3327.out[0] (.names)                                            0.261    18.903
n3338.in[0] (.names)                                             1.014    19.917
n3338.out[0] (.names)                                            0.261    20.178
n3341.in[2] (.names)                                             1.014    21.192
n3341.out[0] (.names)                                            0.261    21.453
n3345.in[1] (.names)                                             1.014    22.467
n3345.out[0] (.names)                                            0.261    22.728
n3347.in[0] (.names)                                             1.014    23.742
n3347.out[0] (.names)                                            0.261    24.003
n3360.in[1] (.names)                                             1.014    25.016
n3360.out[0] (.names)                                            0.261    25.277
n3361.in[2] (.names)                                             1.014    26.291
n3361.out[0] (.names)                                            0.261    26.552
n3362.in[0] (.names)                                             1.014    27.566
n3362.out[0] (.names)                                            0.261    27.827
n1386.in[0] (.names)                                             1.014    28.841
n1386.out[0] (.names)                                            0.261    29.102
n3363.in[0] (.names)                                             1.014    30.116
n3363.out[0] (.names)                                            0.261    30.377
n1936.in[0] (.names)                                             1.014    31.390
n1936.out[0] (.names)                                            0.261    31.651
n3378.in[1] (.names)                                             1.014    32.665
n3378.out[0] (.names)                                            0.261    32.926
n2024.in[0] (.names)                                             1.014    33.940
n2024.out[0] (.names)                                            0.261    34.201
n3480.in[1] (.names)                                             1.014    35.215
n3480.out[0] (.names)                                            0.261    35.476
n3472.in[0] (.names)                                             1.014    36.490
n3472.out[0] (.names)                                            0.261    36.751
n3280.in[0] (.names)                                             1.014    37.765
n3280.out[0] (.names)                                            0.261    38.026
n3473.in[0] (.names)                                             1.014    39.039
n3473.out[0] (.names)                                            0.261    39.300
n3474.in[0] (.names)                                             1.014    40.314
n3474.out[0] (.names)                                            0.261    40.575
n3477.in[0] (.names)                                             1.014    41.589
n3477.out[0] (.names)                                            0.261    41.850
n3075.in[2] (.names)                                             1.014    42.864
n3075.out[0] (.names)                                            0.261    43.125
n2831.in[0] (.names)                                             1.014    44.139
n2831.out[0] (.names)                                            0.261    44.400
n3482.in[1] (.names)                                             1.014    45.413
n3482.out[0] (.names)                                            0.261    45.674
n1954.in[0] (.names)                                             1.014    46.688
n1954.out[0] (.names)                                            0.261    46.949
n2950.in[0] (.names)                                             1.014    47.963
n2950.out[0] (.names)                                            0.261    48.224
n2951.in[1] (.names)                                             1.014    49.238
n2951.out[0] (.names)                                            0.261    49.499
n2838.in[0] (.names)                                             1.014    50.513
n2838.out[0] (.names)                                            0.261    50.774
n1324.in[0] (.names)                                             1.014    51.787
n1324.out[0] (.names)                                            0.261    52.048
n2939.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2939.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n5062.Q[0] (.latch clocked by pclk)
Endpoint  : n6236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5062.clk[0] (.latch)                                            1.014     1.014
n5062.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5065.in[0] (.names)                                             1.014     2.070
n5065.out[0] (.names)                                            0.261     2.331
n1552.in[0] (.names)                                             1.014     3.344
n1552.out[0] (.names)                                            0.261     3.605
n7294.in[1] (.names)                                             1.014     4.619
n7294.out[0] (.names)                                            0.261     4.880
n7296.in[1] (.names)                                             1.014     5.894
n7296.out[0] (.names)                                            0.261     6.155
n7297.in[0] (.names)                                             1.014     7.169
n7297.out[0] (.names)                                            0.261     7.430
n7288.in[0] (.names)                                             1.014     8.444
n7288.out[0] (.names)                                            0.261     8.705
n7298.in[0] (.names)                                             1.014     9.719
n7298.out[0] (.names)                                            0.261     9.980
n7299.in[0] (.names)                                             1.014    10.993
n7299.out[0] (.names)                                            0.261    11.254
n7300.in[0] (.names)                                             1.014    12.268
n7300.out[0] (.names)                                            0.261    12.529
n7121.in[1] (.names)                                             1.014    13.543
n7121.out[0] (.names)                                            0.261    13.804
n7310.in[1] (.names)                                             1.014    14.818
n7310.out[0] (.names)                                            0.261    15.079
n7311.in[0] (.names)                                             1.014    16.093
n7311.out[0] (.names)                                            0.261    16.354
n7261.in[0] (.names)                                             1.014    17.367
n7261.out[0] (.names)                                            0.261    17.628
n7312.in[0] (.names)                                             1.014    18.642
n7312.out[0] (.names)                                            0.261    18.903
n7318.in[0] (.names)                                             1.014    19.917
n7318.out[0] (.names)                                            0.261    20.178
n7321.in[0] (.names)                                             1.014    21.192
n7321.out[0] (.names)                                            0.261    21.453
n6405.in[0] (.names)                                             1.014    22.467
n6405.out[0] (.names)                                            0.261    22.728
n7324.in[0] (.names)                                             1.014    23.742
n7324.out[0] (.names)                                            0.261    24.003
n7315.in[0] (.names)                                             1.014    25.016
n7315.out[0] (.names)                                            0.261    25.277
n7316.in[0] (.names)                                             1.014    26.291
n7316.out[0] (.names)                                            0.261    26.552
n7317.in[0] (.names)                                             1.014    27.566
n7317.out[0] (.names)                                            0.261    27.827
n7320.in[1] (.names)                                             1.014    28.841
n7320.out[0] (.names)                                            0.261    29.102
n7340.in[0] (.names)                                             1.014    30.116
n7340.out[0] (.names)                                            0.261    30.377
n7304.in[1] (.names)                                             1.014    31.390
n7304.out[0] (.names)                                            0.261    31.651
n7305.in[1] (.names)                                             1.014    32.665
n7305.out[0] (.names)                                            0.261    32.926
n7306.in[1] (.names)                                             1.014    33.940
n7306.out[0] (.names)                                            0.261    34.201
n7374.in[2] (.names)                                             1.014    35.215
n7374.out[0] (.names)                                            0.261    35.476
n7388.in[0] (.names)                                             1.014    36.490
n7388.out[0] (.names)                                            0.261    36.751
n7390.in[1] (.names)                                             1.014    37.765
n7390.out[0] (.names)                                            0.261    38.026
n1836.in[1] (.names)                                             1.014    39.039
n1836.out[0] (.names)                                            0.261    39.300
n7393.in[0] (.names)                                             1.014    40.314
n7393.out[0] (.names)                                            0.261    40.575
n7394.in[0] (.names)                                             1.014    41.589
n7394.out[0] (.names)                                            0.261    41.850
n7248.in[0] (.names)                                             1.014    42.864
n7248.out[0] (.names)                                            0.261    43.125
n7399.in[0] (.names)                                             1.014    44.139
n7399.out[0] (.names)                                            0.261    44.400
n7401.in[1] (.names)                                             1.014    45.413
n7401.out[0] (.names)                                            0.261    45.674
n7407.in[0] (.names)                                             1.014    46.688
n7407.out[0] (.names)                                            0.261    46.949
n7405.in[2] (.names)                                             1.014    47.963
n7405.out[0] (.names)                                            0.261    48.224
n7406.in[0] (.names)                                             1.014    49.238
n7406.out[0] (.names)                                            0.261    49.499
n4878.in[1] (.names)                                             1.014    50.513
n4878.out[0] (.names)                                            0.261    50.774
n6235.in[1] (.names)                                             1.014    51.787
n6235.out[0] (.names)                                            0.261    52.048
n6236.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6236.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n6361.Q[0] (.latch clocked by pclk)
Endpoint  : n6223.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6361.clk[0] (.latch)                                            1.014     1.014
n6361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6617.in[0] (.names)                                             1.014     2.070
n6617.out[0] (.names)                                            0.261     2.331
n6618.in[2] (.names)                                             1.014     3.344
n6618.out[0] (.names)                                            0.261     3.605
n6619.in[0] (.names)                                             1.014     4.619
n6619.out[0] (.names)                                            0.261     4.880
n6622.in[2] (.names)                                             1.014     5.894
n6622.out[0] (.names)                                            0.261     6.155
n6623.in[3] (.names)                                             1.014     7.169
n6623.out[0] (.names)                                            0.261     7.430
n6625.in[1] (.names)                                             1.014     8.444
n6625.out[0] (.names)                                            0.261     8.705
n5714.in[0] (.names)                                             1.014     9.719
n5714.out[0] (.names)                                            0.261     9.980
n6611.in[1] (.names)                                             1.014    10.993
n6611.out[0] (.names)                                            0.261    11.254
n6645.in[2] (.names)                                             1.014    12.268
n6645.out[0] (.names)                                            0.261    12.529
n6648.in[0] (.names)                                             1.014    13.543
n6648.out[0] (.names)                                            0.261    13.804
n6649.in[1] (.names)                                             1.014    14.818
n6649.out[0] (.names)                                            0.261    15.079
n1209.in[0] (.names)                                             1.014    16.093
n1209.out[0] (.names)                                            0.261    16.354
n7018.in[0] (.names)                                             1.014    17.367
n7018.out[0] (.names)                                            0.261    17.628
n7019.in[0] (.names)                                             1.014    18.642
n7019.out[0] (.names)                                            0.261    18.903
n7022.in[1] (.names)                                             1.014    19.917
n7022.out[0] (.names)                                            0.261    20.178
n7045.in[0] (.names)                                             1.014    21.192
n7045.out[0] (.names)                                            0.261    21.453
n7058.in[3] (.names)                                             1.014    22.467
n7058.out[0] (.names)                                            0.261    22.728
n7060.in[0] (.names)                                             1.014    23.742
n7060.out[0] (.names)                                            0.261    24.003
n7063.in[0] (.names)                                             1.014    25.016
n7063.out[0] (.names)                                            0.261    25.277
n6966.in[0] (.names)                                             1.014    26.291
n6966.out[0] (.names)                                            0.261    26.552
n7069.in[0] (.names)                                             1.014    27.566
n7069.out[0] (.names)                                            0.261    27.827
n7036.in[1] (.names)                                             1.014    28.841
n7036.out[0] (.names)                                            0.261    29.102
n7032.in[0] (.names)                                             1.014    30.116
n7032.out[0] (.names)                                            0.261    30.377
n7037.in[1] (.names)                                             1.014    31.390
n7037.out[0] (.names)                                            0.261    31.651
n7048.in[0] (.names)                                             1.014    32.665
n7048.out[0] (.names)                                            0.261    32.926
n7040.in[1] (.names)                                             1.014    33.940
n7040.out[0] (.names)                                            0.261    34.201
n4808.in[1] (.names)                                             1.014    35.215
n4808.out[0] (.names)                                            0.261    35.476
n7043.in[2] (.names)                                             1.014    36.490
n7043.out[0] (.names)                                            0.261    36.751
n7052.in[1] (.names)                                             1.014    37.765
n7052.out[0] (.names)                                            0.261    38.026
n7046.in[0] (.names)                                             1.014    39.039
n7046.out[0] (.names)                                            0.261    39.300
n1908.in[0] (.names)                                             1.014    40.314
n1908.out[0] (.names)                                            0.261    40.575
n7047.in[0] (.names)                                             1.014    41.589
n7047.out[0] (.names)                                            0.261    41.850
n6467.in[1] (.names)                                             1.014    42.864
n6467.out[0] (.names)                                            0.261    43.125
n7049.in[0] (.names)                                             1.014    44.139
n7049.out[0] (.names)                                            0.261    44.400
n7056.in[1] (.names)                                             1.014    45.413
n7056.out[0] (.names)                                            0.261    45.674
n7034.in[0] (.names)                                             1.014    46.688
n7034.out[0] (.names)                                            0.261    46.949
n7033.in[0] (.names)                                             1.014    47.963
n7033.out[0] (.names)                                            0.261    48.224
n6487.in[1] (.names)                                             1.014    49.238
n6487.out[0] (.names)                                            0.261    49.499
n7035.in[1] (.names)                                             1.014    50.513
n7035.out[0] (.names)                                            0.261    50.774
n6222.in[1] (.names)                                             1.014    51.787
n6222.out[0] (.names)                                            0.261    52.048
n6223.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6223.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n5589.Q[0] (.latch clocked by pclk)
Endpoint  : n1983.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5589.clk[0] (.latch)                                            1.014     1.014
n5589.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5590.in[0] (.names)                                             1.014     2.070
n5590.out[0] (.names)                                            0.261     2.331
n5596.in[0] (.names)                                             1.014     3.344
n5596.out[0] (.names)                                            0.261     3.605
n5824.in[2] (.names)                                             1.014     4.619
n5824.out[0] (.names)                                            0.261     4.880
n5827.in[0] (.names)                                             1.014     5.894
n5827.out[0] (.names)                                            0.261     6.155
n5842.in[2] (.names)                                             1.014     7.169
n5842.out[0] (.names)                                            0.261     7.430
n5843.in[0] (.names)                                             1.014     8.444
n5843.out[0] (.names)                                            0.261     8.705
n5851.in[0] (.names)                                             1.014     9.719
n5851.out[0] (.names)                                            0.261     9.980
n5848.in[0] (.names)                                             1.014    10.993
n5848.out[0] (.names)                                            0.261    11.254
n5849.in[0] (.names)                                             1.014    12.268
n5849.out[0] (.names)                                            0.261    12.529
n5847.in[1] (.names)                                             1.014    13.543
n5847.out[0] (.names)                                            0.261    13.804
n5850.in[0] (.names)                                             1.014    14.818
n5850.out[0] (.names)                                            0.261    15.079
n5854.in[1] (.names)                                             1.014    16.093
n5854.out[0] (.names)                                            0.261    16.354
n5855.in[1] (.names)                                             1.014    17.367
n5855.out[0] (.names)                                            0.261    17.628
n5856.in[1] (.names)                                             1.014    18.642
n5856.out[0] (.names)                                            0.261    18.903
n8273.in[0] (.names)                                             1.014    19.917
n8273.out[0] (.names)                                            0.261    20.178
n8274.in[1] (.names)                                             1.014    21.192
n8274.out[0] (.names)                                            0.261    21.453
n8299.in[1] (.names)                                             1.014    22.467
n8299.out[0] (.names)                                            0.261    22.728
n8300.in[0] (.names)                                             1.014    23.742
n8300.out[0] (.names)                                            0.261    24.003
n7778.in[0] (.names)                                             1.014    25.016
n7778.out[0] (.names)                                            0.261    25.277
n7779.in[0] (.names)                                             1.014    26.291
n7779.out[0] (.names)                                            0.261    26.552
n7780.in[0] (.names)                                             1.014    27.566
n7780.out[0] (.names)                                            0.261    27.827
n7781.in[0] (.names)                                             1.014    28.841
n7781.out[0] (.names)                                            0.261    29.102
n7783.in[0] (.names)                                             1.014    30.116
n7783.out[0] (.names)                                            0.261    30.377
n7784.in[0] (.names)                                             1.014    31.390
n7784.out[0] (.names)                                            0.261    31.651
n7839.in[2] (.names)                                             1.014    32.665
n7839.out[0] (.names)                                            0.261    32.926
n7840.in[0] (.names)                                             1.014    33.940
n7840.out[0] (.names)                                            0.261    34.201
n7879.in[0] (.names)                                             1.014    35.215
n7879.out[0] (.names)                                            0.261    35.476
n7882.in[2] (.names)                                             1.014    36.490
n7882.out[0] (.names)                                            0.261    36.751
n7880.in[0] (.names)                                             1.014    37.765
n7880.out[0] (.names)                                            0.261    38.026
n7883.in[0] (.names)                                             1.014    39.039
n7883.out[0] (.names)                                            0.261    39.300
n7886.in[1] (.names)                                             1.014    40.314
n7886.out[0] (.names)                                            0.261    40.575
n7887.in[0] (.names)                                             1.014    41.589
n7887.out[0] (.names)                                            0.261    41.850
n7889.in[0] (.names)                                             1.014    42.864
n7889.out[0] (.names)                                            0.261    43.125
n7876.in[0] (.names)                                             1.014    44.139
n7876.out[0] (.names)                                            0.261    44.400
n7877.in[2] (.names)                                             1.014    45.413
n7877.out[0] (.names)                                            0.261    45.674
n7242.in[0] (.names)                                             1.014    46.688
n7242.out[0] (.names)                                            0.261    46.949
n7907.in[0] (.names)                                             1.014    47.963
n7907.out[0] (.names)                                            0.261    48.224
n7908.in[1] (.names)                                             1.014    49.238
n7908.out[0] (.names)                                            0.261    49.499
n1977.in[0] (.names)                                             1.014    50.513
n1977.out[0] (.names)                                            0.261    50.774
n1982.in[0] (.names)                                             1.014    51.787
n1982.out[0] (.names)                                            0.261    52.048
n1983.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1983.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n7223.Q[0] (.latch clocked by pclk)
Endpoint  : n3025.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7223.clk[0] (.latch)                                            1.014     1.014
n7223.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7526.in[0] (.names)                                             1.014     2.070
n7526.out[0] (.names)                                            0.261     2.331
n1566.in[0] (.names)                                             1.014     3.344
n1566.out[0] (.names)                                            0.261     3.605
n7601.in[2] (.names)                                             1.014     4.619
n7601.out[0] (.names)                                            0.261     4.880
n4734.in[0] (.names)                                             1.014     5.894
n4734.out[0] (.names)                                            0.261     6.155
n5532.in[2] (.names)                                             1.014     7.169
n5532.out[0] (.names)                                            0.261     7.430
n5539.in[1] (.names)                                             1.014     8.444
n5539.out[0] (.names)                                            0.261     8.705
n5541.in[0] (.names)                                             1.014     9.719
n5541.out[0] (.names)                                            0.261     9.980
n5542.in[0] (.names)                                             1.014    10.993
n5542.out[0] (.names)                                            0.261    11.254
n5537.in[0] (.names)                                             1.014    12.268
n5537.out[0] (.names)                                            0.261    12.529
n5538.in[0] (.names)                                             1.014    13.543
n5538.out[0] (.names)                                            0.261    13.804
n5551.in[0] (.names)                                             1.014    14.818
n5551.out[0] (.names)                                            0.261    15.079
n4435.in[0] (.names)                                             1.014    16.093
n4435.out[0] (.names)                                            0.261    16.354
n5545.in[0] (.names)                                             1.014    17.367
n5545.out[0] (.names)                                            0.261    17.628
n5552.in[0] (.names)                                             1.014    18.642
n5552.out[0] (.names)                                            0.261    18.903
n5554.in[1] (.names)                                             1.014    19.917
n5554.out[0] (.names)                                            0.261    20.178
n5565.in[1] (.names)                                             1.014    21.192
n5565.out[0] (.names)                                            0.261    21.453
n5566.in[0] (.names)                                             1.014    22.467
n5566.out[0] (.names)                                            0.261    22.728
n1238.in[0] (.names)                                             1.014    23.742
n1238.out[0] (.names)                                            0.261    24.003
n5246.in[0] (.names)                                             1.014    25.016
n5246.out[0] (.names)                                            0.261    25.277
n5248.in[0] (.names)                                             1.014    26.291
n5248.out[0] (.names)                                            0.261    26.552
n5264.in[2] (.names)                                             1.014    27.566
n5264.out[0] (.names)                                            0.261    27.827
n5271.in[1] (.names)                                             1.014    28.841
n5271.out[0] (.names)                                            0.261    29.102
n5273.in[0] (.names)                                             1.014    30.116
n5273.out[0] (.names)                                            0.261    30.377
n5298.in[0] (.names)                                             1.014    31.390
n5298.out[0] (.names)                                            0.261    31.651
n5300.in[0] (.names)                                             1.014    32.665
n5300.out[0] (.names)                                            0.261    32.926
n5288.in[0] (.names)                                             1.014    33.940
n5288.out[0] (.names)                                            0.261    34.201
n5281.in[0] (.names)                                             1.014    35.215
n5281.out[0] (.names)                                            0.261    35.476
n5282.in[2] (.names)                                             1.014    36.490
n5282.out[0] (.names)                                            0.261    36.751
n1617.in[1] (.names)                                             1.014    37.765
n1617.out[0] (.names)                                            0.261    38.026
n5186.in[1] (.names)                                             1.014    39.039
n5186.out[0] (.names)                                            0.261    39.300
n5187.in[0] (.names)                                             1.014    40.314
n5187.out[0] (.names)                                            0.261    40.575
n5188.in[1] (.names)                                             1.014    41.589
n5188.out[0] (.names)                                            0.261    41.850
n5189.in[0] (.names)                                             1.014    42.864
n5189.out[0] (.names)                                            0.261    43.125
n5190.in[0] (.names)                                             1.014    44.139
n5190.out[0] (.names)                                            0.261    44.400
n5192.in[0] (.names)                                             1.014    45.413
n5192.out[0] (.names)                                            0.261    45.674
n4915.in[0] (.names)                                             1.014    46.688
n4915.out[0] (.names)                                            0.261    46.949
n5050.in[0] (.names)                                             1.014    47.963
n5050.out[0] (.names)                                            0.261    48.224
n5051.in[1] (.names)                                             1.014    49.238
n5051.out[0] (.names)                                            0.261    49.499
n5052.in[0] (.names)                                             1.014    50.513
n5052.out[0] (.names)                                            0.261    50.774
n4974.in[0] (.names)                                             1.014    51.787
n4974.out[0] (.names)                                            0.261    52.048
n3025.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3025.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n7223.Q[0] (.latch clocked by pclk)
Endpoint  : n4988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7223.clk[0] (.latch)                                            1.014     1.014
n7223.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7526.in[0] (.names)                                             1.014     2.070
n7526.out[0] (.names)                                            0.261     2.331
n1566.in[0] (.names)                                             1.014     3.344
n1566.out[0] (.names)                                            0.261     3.605
n7601.in[2] (.names)                                             1.014     4.619
n7601.out[0] (.names)                                            0.261     4.880
n4734.in[0] (.names)                                             1.014     5.894
n4734.out[0] (.names)                                            0.261     6.155
n5532.in[2] (.names)                                             1.014     7.169
n5532.out[0] (.names)                                            0.261     7.430
n5539.in[1] (.names)                                             1.014     8.444
n5539.out[0] (.names)                                            0.261     8.705
n5541.in[0] (.names)                                             1.014     9.719
n5541.out[0] (.names)                                            0.261     9.980
n5542.in[0] (.names)                                             1.014    10.993
n5542.out[0] (.names)                                            0.261    11.254
n5537.in[0] (.names)                                             1.014    12.268
n5537.out[0] (.names)                                            0.261    12.529
n5538.in[0] (.names)                                             1.014    13.543
n5538.out[0] (.names)                                            0.261    13.804
n5551.in[0] (.names)                                             1.014    14.818
n5551.out[0] (.names)                                            0.261    15.079
n4435.in[0] (.names)                                             1.014    16.093
n4435.out[0] (.names)                                            0.261    16.354
n5545.in[0] (.names)                                             1.014    17.367
n5545.out[0] (.names)                                            0.261    17.628
n5552.in[0] (.names)                                             1.014    18.642
n5552.out[0] (.names)                                            0.261    18.903
n5554.in[1] (.names)                                             1.014    19.917
n5554.out[0] (.names)                                            0.261    20.178
n5565.in[1] (.names)                                             1.014    21.192
n5565.out[0] (.names)                                            0.261    21.453
n5566.in[0] (.names)                                             1.014    22.467
n5566.out[0] (.names)                                            0.261    22.728
n1238.in[0] (.names)                                             1.014    23.742
n1238.out[0] (.names)                                            0.261    24.003
n5246.in[0] (.names)                                             1.014    25.016
n5246.out[0] (.names)                                            0.261    25.277
n5248.in[0] (.names)                                             1.014    26.291
n5248.out[0] (.names)                                            0.261    26.552
n5264.in[2] (.names)                                             1.014    27.566
n5264.out[0] (.names)                                            0.261    27.827
n5271.in[1] (.names)                                             1.014    28.841
n5271.out[0] (.names)                                            0.261    29.102
n5273.in[0] (.names)                                             1.014    30.116
n5273.out[0] (.names)                                            0.261    30.377
n5298.in[0] (.names)                                             1.014    31.390
n5298.out[0] (.names)                                            0.261    31.651
n5300.in[0] (.names)                                             1.014    32.665
n5300.out[0] (.names)                                            0.261    32.926
n5288.in[0] (.names)                                             1.014    33.940
n5288.out[0] (.names)                                            0.261    34.201
n5281.in[0] (.names)                                             1.014    35.215
n5281.out[0] (.names)                                            0.261    35.476
n5282.in[2] (.names)                                             1.014    36.490
n5282.out[0] (.names)                                            0.261    36.751
n1617.in[1] (.names)                                             1.014    37.765
n1617.out[0] (.names)                                            0.261    38.026
n5186.in[1] (.names)                                             1.014    39.039
n5186.out[0] (.names)                                            0.261    39.300
n5187.in[0] (.names)                                             1.014    40.314
n5187.out[0] (.names)                                            0.261    40.575
n5188.in[1] (.names)                                             1.014    41.589
n5188.out[0] (.names)                                            0.261    41.850
n5189.in[0] (.names)                                             1.014    42.864
n5189.out[0] (.names)                                            0.261    43.125
n5190.in[0] (.names)                                             1.014    44.139
n5190.out[0] (.names)                                            0.261    44.400
n5192.in[0] (.names)                                             1.014    45.413
n5192.out[0] (.names)                                            0.261    45.674
n4915.in[0] (.names)                                             1.014    46.688
n4915.out[0] (.names)                                            0.261    46.949
n5413.in[2] (.names)                                             1.014    47.963
n5413.out[0] (.names)                                            0.261    48.224
n4969.in[0] (.names)                                             1.014    49.238
n4969.out[0] (.names)                                            0.261    49.499
n4335.in[0] (.names)                                             1.014    50.513
n4335.out[0] (.names)                                            0.261    50.774
n4987.in[0] (.names)                                             1.014    51.787
n4987.out[0] (.names)                                            0.261    52.048
n4988.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4988.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n7223.Q[0] (.latch clocked by pclk)
Endpoint  : n5381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7223.clk[0] (.latch)                                            1.014     1.014
n7223.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7526.in[0] (.names)                                             1.014     2.070
n7526.out[0] (.names)                                            0.261     2.331
n1566.in[0] (.names)                                             1.014     3.344
n1566.out[0] (.names)                                            0.261     3.605
n7601.in[2] (.names)                                             1.014     4.619
n7601.out[0] (.names)                                            0.261     4.880
n4734.in[0] (.names)                                             1.014     5.894
n4734.out[0] (.names)                                            0.261     6.155
n5532.in[2] (.names)                                             1.014     7.169
n5532.out[0] (.names)                                            0.261     7.430
n5539.in[1] (.names)                                             1.014     8.444
n5539.out[0] (.names)                                            0.261     8.705
n5541.in[0] (.names)                                             1.014     9.719
n5541.out[0] (.names)                                            0.261     9.980
n5542.in[0] (.names)                                             1.014    10.993
n5542.out[0] (.names)                                            0.261    11.254
n5537.in[0] (.names)                                             1.014    12.268
n5537.out[0] (.names)                                            0.261    12.529
n5538.in[0] (.names)                                             1.014    13.543
n5538.out[0] (.names)                                            0.261    13.804
n5551.in[0] (.names)                                             1.014    14.818
n5551.out[0] (.names)                                            0.261    15.079
n4435.in[0] (.names)                                             1.014    16.093
n4435.out[0] (.names)                                            0.261    16.354
n5545.in[0] (.names)                                             1.014    17.367
n5545.out[0] (.names)                                            0.261    17.628
n5552.in[0] (.names)                                             1.014    18.642
n5552.out[0] (.names)                                            0.261    18.903
n5554.in[1] (.names)                                             1.014    19.917
n5554.out[0] (.names)                                            0.261    20.178
n5565.in[1] (.names)                                             1.014    21.192
n5565.out[0] (.names)                                            0.261    21.453
n5566.in[0] (.names)                                             1.014    22.467
n5566.out[0] (.names)                                            0.261    22.728
n1238.in[0] (.names)                                             1.014    23.742
n1238.out[0] (.names)                                            0.261    24.003
n5246.in[0] (.names)                                             1.014    25.016
n5246.out[0] (.names)                                            0.261    25.277
n5248.in[0] (.names)                                             1.014    26.291
n5248.out[0] (.names)                                            0.261    26.552
n5264.in[2] (.names)                                             1.014    27.566
n5264.out[0] (.names)                                            0.261    27.827
n5271.in[1] (.names)                                             1.014    28.841
n5271.out[0] (.names)                                            0.261    29.102
n5273.in[0] (.names)                                             1.014    30.116
n5273.out[0] (.names)                                            0.261    30.377
n5298.in[0] (.names)                                             1.014    31.390
n5298.out[0] (.names)                                            0.261    31.651
n5300.in[0] (.names)                                             1.014    32.665
n5300.out[0] (.names)                                            0.261    32.926
n5288.in[0] (.names)                                             1.014    33.940
n5288.out[0] (.names)                                            0.261    34.201
n5281.in[0] (.names)                                             1.014    35.215
n5281.out[0] (.names)                                            0.261    35.476
n5282.in[2] (.names)                                             1.014    36.490
n5282.out[0] (.names)                                            0.261    36.751
n1617.in[1] (.names)                                             1.014    37.765
n1617.out[0] (.names)                                            0.261    38.026
n5186.in[1] (.names)                                             1.014    39.039
n5186.out[0] (.names)                                            0.261    39.300
n5187.in[0] (.names)                                             1.014    40.314
n5187.out[0] (.names)                                            0.261    40.575
n5188.in[1] (.names)                                             1.014    41.589
n5188.out[0] (.names)                                            0.261    41.850
n5189.in[0] (.names)                                             1.014    42.864
n5189.out[0] (.names)                                            0.261    43.125
n5190.in[0] (.names)                                             1.014    44.139
n5190.out[0] (.names)                                            0.261    44.400
n5192.in[0] (.names)                                             1.014    45.413
n5192.out[0] (.names)                                            0.261    45.674
n4915.in[0] (.names)                                             1.014    46.688
n4915.out[0] (.names)                                            0.261    46.949
n5413.in[2] (.names)                                             1.014    47.963
n5413.out[0] (.names)                                            0.261    48.224
n4969.in[0] (.names)                                             1.014    49.238
n4969.out[0] (.names)                                            0.261    49.499
n4335.in[0] (.names)                                             1.014    50.513
n4335.out[0] (.names)                                            0.261    50.774
n4987.in[0] (.names)                                             1.014    51.787
n4987.out[0] (.names)                                            0.261    52.048
n5381.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5381.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n2108.Q[0] (.latch clocked by pclk)
Endpoint  : n6384.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2108.clk[0] (.latch)                                            1.014     1.014
n2108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7945.in[1] (.names)                                             1.014     2.070
n7945.out[0] (.names)                                            0.261     2.331
n7950.in[0] (.names)                                             1.014     3.344
n7950.out[0] (.names)                                            0.261     3.605
n7951.in[0] (.names)                                             1.014     4.619
n7951.out[0] (.names)                                            0.261     4.880
n2757.in[0] (.names)                                             1.014     5.894
n2757.out[0] (.names)                                            0.261     6.155
n7354.in[0] (.names)                                             1.014     7.169
n7354.out[0] (.names)                                            0.261     7.430
n7332.in[1] (.names)                                             1.014     8.444
n7332.out[0] (.names)                                            0.261     8.705
n7359.in[0] (.names)                                             1.014     9.719
n7359.out[0] (.names)                                            0.261     9.980
n1534.in[1] (.names)                                             1.014    10.993
n1534.out[0] (.names)                                            0.261    11.254
n7360.in[0] (.names)                                             1.014    12.268
n7360.out[0] (.names)                                            0.261    12.529
n7267.in[0] (.names)                                             1.014    13.543
n7267.out[0] (.names)                                            0.261    13.804
n7330.in[0] (.names)                                             1.014    14.818
n7330.out[0] (.names)                                            0.261    15.079
n7333.in[0] (.names)                                             1.014    16.093
n7333.out[0] (.names)                                            0.261    16.354
n7334.in[0] (.names)                                             1.014    17.367
n7334.out[0] (.names)                                            0.261    17.628
n7336.in[1] (.names)                                             1.014    18.642
n7336.out[0] (.names)                                            0.261    18.903
n7338.in[1] (.names)                                             1.014    19.917
n7338.out[0] (.names)                                            0.261    20.178
n6244.in[0] (.names)                                             1.014    21.192
n6244.out[0] (.names)                                            0.261    21.453
n7375.in[0] (.names)                                             1.014    22.467
n7375.out[0] (.names)                                            0.261    22.728
n7439.in[0] (.names)                                             1.014    23.742
n7439.out[0] (.names)                                            0.261    24.003
n7440.in[2] (.names)                                             1.014    25.016
n7440.out[0] (.names)                                            0.261    25.277
n6251.in[1] (.names)                                             1.014    26.291
n6251.out[0] (.names)                                            0.261    26.552
n7597.in[0] (.names)                                             1.014    27.566
n7597.out[0] (.names)                                            0.261    27.827
n7510.in[0] (.names)                                             1.014    28.841
n7510.out[0] (.names)                                            0.261    29.102
n7540.in[1] (.names)                                             1.014    30.116
n7540.out[0] (.names)                                            0.261    30.377
n7541.in[0] (.names)                                             1.014    31.390
n7541.out[0] (.names)                                            0.261    31.651
n7542.in[1] (.names)                                             1.014    32.665
n7542.out[0] (.names)                                            0.261    32.926
n7543.in[0] (.names)                                             1.014    33.940
n7543.out[0] (.names)                                            0.261    34.201
n7272.in[0] (.names)                                             1.014    35.215
n7272.out[0] (.names)                                            0.261    35.476
n7537.in[0] (.names)                                             1.014    36.490
n7537.out[0] (.names)                                            0.261    36.751
n6356.in[0] (.names)                                             1.014    37.765
n6356.out[0] (.names)                                            0.261    38.026
n6357.in[0] (.names)                                             1.014    39.039
n6357.out[0] (.names)                                            0.261    39.300
n6362.in[2] (.names)                                             1.014    40.314
n6362.out[0] (.names)                                            0.261    40.575
n6364.in[2] (.names)                                             1.014    41.589
n6364.out[0] (.names)                                            0.261    41.850
n6420.in[3] (.names)                                             1.014    42.864
n6420.out[0] (.names)                                            0.261    43.125
n6330.in[0] (.names)                                             1.014    44.139
n6330.out[0] (.names)                                            0.261    44.400
n6325.in[2] (.names)                                             1.014    45.413
n6325.out[0] (.names)                                            0.261    45.674
n6331.in[1] (.names)                                             1.014    46.688
n6331.out[0] (.names)                                            0.261    46.949
n1757.in[0] (.names)                                             1.014    47.963
n1757.out[0] (.names)                                            0.261    48.224
n6332.in[0] (.names)                                             1.014    49.238
n6332.out[0] (.names)                                            0.261    49.499
n6409.in[0] (.names)                                             1.014    50.513
n6409.out[0] (.names)                                            0.261    50.774
n6383.in[1] (.names)                                             1.014    51.787
n6383.out[0] (.names)                                            0.261    52.048
n6384.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6384.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n2108.Q[0] (.latch clocked by pclk)
Endpoint  : n6250.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2108.clk[0] (.latch)                                            1.014     1.014
n2108.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7945.in[1] (.names)                                             1.014     2.070
n7945.out[0] (.names)                                            0.261     2.331
n7950.in[0] (.names)                                             1.014     3.344
n7950.out[0] (.names)                                            0.261     3.605
n7951.in[0] (.names)                                             1.014     4.619
n7951.out[0] (.names)                                            0.261     4.880
n2757.in[0] (.names)                                             1.014     5.894
n2757.out[0] (.names)                                            0.261     6.155
n7354.in[0] (.names)                                             1.014     7.169
n7354.out[0] (.names)                                            0.261     7.430
n7332.in[1] (.names)                                             1.014     8.444
n7332.out[0] (.names)                                            0.261     8.705
n7359.in[0] (.names)                                             1.014     9.719
n7359.out[0] (.names)                                            0.261     9.980
n1534.in[1] (.names)                                             1.014    10.993
n1534.out[0] (.names)                                            0.261    11.254
n7360.in[0] (.names)                                             1.014    12.268
n7360.out[0] (.names)                                            0.261    12.529
n7267.in[0] (.names)                                             1.014    13.543
n7267.out[0] (.names)                                            0.261    13.804
n7330.in[0] (.names)                                             1.014    14.818
n7330.out[0] (.names)                                            0.261    15.079
n7333.in[0] (.names)                                             1.014    16.093
n7333.out[0] (.names)                                            0.261    16.354
n7334.in[0] (.names)                                             1.014    17.367
n7334.out[0] (.names)                                            0.261    17.628
n7336.in[1] (.names)                                             1.014    18.642
n7336.out[0] (.names)                                            0.261    18.903
n7338.in[1] (.names)                                             1.014    19.917
n7338.out[0] (.names)                                            0.261    20.178
n6244.in[0] (.names)                                             1.014    21.192
n6244.out[0] (.names)                                            0.261    21.453
n7375.in[0] (.names)                                             1.014    22.467
n7375.out[0] (.names)                                            0.261    22.728
n7439.in[0] (.names)                                             1.014    23.742
n7439.out[0] (.names)                                            0.261    24.003
n7440.in[2] (.names)                                             1.014    25.016
n7440.out[0] (.names)                                            0.261    25.277
n6251.in[1] (.names)                                             1.014    26.291
n6251.out[0] (.names)                                            0.261    26.552
n7597.in[0] (.names)                                             1.014    27.566
n7597.out[0] (.names)                                            0.261    27.827
n7510.in[0] (.names)                                             1.014    28.841
n7510.out[0] (.names)                                            0.261    29.102
n7540.in[1] (.names)                                             1.014    30.116
n7540.out[0] (.names)                                            0.261    30.377
n7541.in[0] (.names)                                             1.014    31.390
n7541.out[0] (.names)                                            0.261    31.651
n7542.in[1] (.names)                                             1.014    32.665
n7542.out[0] (.names)                                            0.261    32.926
n7543.in[0] (.names)                                             1.014    33.940
n7543.out[0] (.names)                                            0.261    34.201
n7272.in[0] (.names)                                             1.014    35.215
n7272.out[0] (.names)                                            0.261    35.476
n7537.in[0] (.names)                                             1.014    36.490
n7537.out[0] (.names)                                            0.261    36.751
n6356.in[0] (.names)                                             1.014    37.765
n6356.out[0] (.names)                                            0.261    38.026
n6357.in[0] (.names)                                             1.014    39.039
n6357.out[0] (.names)                                            0.261    39.300
n6362.in[2] (.names)                                             1.014    40.314
n6362.out[0] (.names)                                            0.261    40.575
n6364.in[2] (.names)                                             1.014    41.589
n6364.out[0] (.names)                                            0.261    41.850
n6420.in[3] (.names)                                             1.014    42.864
n6420.out[0] (.names)                                            0.261    43.125
n6330.in[0] (.names)                                             1.014    44.139
n6330.out[0] (.names)                                            0.261    44.400
n6325.in[2] (.names)                                             1.014    45.413
n6325.out[0] (.names)                                            0.261    45.674
n6331.in[1] (.names)                                             1.014    46.688
n6331.out[0] (.names)                                            0.261    46.949
n6373.in[0] (.names)                                             1.014    47.963
n6373.out[0] (.names)                                            0.261    48.224
n1972.in[1] (.names)                                             1.014    49.238
n1972.out[0] (.names)                                            0.261    49.499
n6240.in[0] (.names)                                             1.014    50.513
n6240.out[0] (.names)                                            0.261    50.774
n6249.in[0] (.names)                                             1.014    51.787
n6249.out[0] (.names)                                            0.261    52.048
n6250.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6250.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n3084.Q[0] (.latch clocked by pclk)
Endpoint  : n6078.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3084.clk[0] (.latch)                                            1.014     1.014
n3084.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3085.in[1] (.names)                                             1.014     2.070
n3085.out[0] (.names)                                            0.261     2.331
n3081.in[0] (.names)                                             1.014     3.344
n3081.out[0] (.names)                                            0.261     3.605
n3083.in[1] (.names)                                             1.014     4.619
n3083.out[0] (.names)                                            0.261     4.880
n3091.in[1] (.names)                                             1.014     5.894
n3091.out[0] (.names)                                            0.261     6.155
n3086.in[0] (.names)                                             1.014     7.169
n3086.out[0] (.names)                                            0.261     7.430
n3088.in[0] (.names)                                             1.014     8.444
n3088.out[0] (.names)                                            0.261     8.705
n3089.in[2] (.names)                                             1.014     9.719
n3089.out[0] (.names)                                            0.261     9.980
n3101.in[0] (.names)                                             1.014    10.993
n3101.out[0] (.names)                                            0.261    11.254
n1759.in[1] (.names)                                             1.014    12.268
n1759.out[0] (.names)                                            0.261    12.529
n5883.in[3] (.names)                                             1.014    13.543
n5883.out[0] (.names)                                            0.261    13.804
n6081.in[0] (.names)                                             1.014    14.818
n6081.out[0] (.names)                                            0.261    15.079
n6082.in[0] (.names)                                             1.014    16.093
n6082.out[0] (.names)                                            0.261    16.354
n6074.in[0] (.names)                                             1.014    17.367
n6074.out[0] (.names)                                            0.261    17.628
n6075.in[0] (.names)                                             1.014    18.642
n6075.out[0] (.names)                                            0.261    18.903
n6076.in[0] (.names)                                             1.014    19.917
n6076.out[0] (.names)                                            0.261    20.178
n1856.in[0] (.names)                                             1.014    21.192
n1856.out[0] (.names)                                            0.261    21.453
n6113.in[2] (.names)                                             1.014    22.467
n6113.out[0] (.names)                                            0.261    22.728
n6105.in[1] (.names)                                             1.014    23.742
n6105.out[0] (.names)                                            0.261    24.003
n6106.in[1] (.names)                                             1.014    25.016
n6106.out[0] (.names)                                            0.261    25.277
n6107.in[0] (.names)                                             1.014    26.291
n6107.out[0] (.names)                                            0.261    26.552
n6111.in[0] (.names)                                             1.014    27.566
n6111.out[0] (.names)                                            0.261    27.827
n6099.in[0] (.names)                                             1.014    28.841
n6099.out[0] (.names)                                            0.261    29.102
n6100.in[0] (.names)                                             1.014    30.116
n6100.out[0] (.names)                                            0.261    30.377
n6089.in[0] (.names)                                             1.014    31.390
n6089.out[0] (.names)                                            0.261    31.651
n6090.in[0] (.names)                                             1.014    32.665
n6090.out[0] (.names)                                            0.261    32.926
n6091.in[0] (.names)                                             1.014    33.940
n6091.out[0] (.names)                                            0.261    34.201
n6092.in[0] (.names)                                             1.014    35.215
n6092.out[0] (.names)                                            0.261    35.476
n6093.in[0] (.names)                                             1.014    36.490
n6093.out[0] (.names)                                            0.261    36.751
n5694.in[2] (.names)                                             1.014    37.765
n5694.out[0] (.names)                                            0.261    38.026
n4950.in[1] (.names)                                             1.014    39.039
n4950.out[0] (.names)                                            0.261    39.300
n6110.in[0] (.names)                                             1.014    40.314
n6110.out[0] (.names)                                            0.261    40.575
n6086.in[0] (.names)                                             1.014    41.589
n6086.out[0] (.names)                                            0.261    41.850
n6087.in[1] (.names)                                             1.014    42.864
n6087.out[0] (.names)                                            0.261    43.125
n6088.in[1] (.names)                                             1.014    44.139
n6088.out[0] (.names)                                            0.261    44.400
n6094.in[0] (.names)                                             1.014    45.413
n6094.out[0] (.names)                                            0.261    45.674
n6095.in[0] (.names)                                             1.014    46.688
n6095.out[0] (.names)                                            0.261    46.949
n6131.in[0] (.names)                                             1.014    47.963
n6131.out[0] (.names)                                            0.261    48.224
n4291.in[1] (.names)                                             1.014    49.238
n4291.out[0] (.names)                                            0.261    49.499
n1917.in[0] (.names)                                             1.014    50.513
n1917.out[0] (.names)                                            0.261    50.774
n6109.in[0] (.names)                                             1.014    51.787
n6109.out[0] (.names)                                            0.261    52.048
n6078.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6078.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n5589.Q[0] (.latch clocked by pclk)
Endpoint  : n1525.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5589.clk[0] (.latch)                                            1.014     1.014
n5589.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5590.in[0] (.names)                                             1.014     2.070
n5590.out[0] (.names)                                            0.261     2.331
n5596.in[0] (.names)                                             1.014     3.344
n5596.out[0] (.names)                                            0.261     3.605
n5824.in[2] (.names)                                             1.014     4.619
n5824.out[0] (.names)                                            0.261     4.880
n5827.in[0] (.names)                                             1.014     5.894
n5827.out[0] (.names)                                            0.261     6.155
n5828.in[0] (.names)                                             1.014     7.169
n5828.out[0] (.names)                                            0.261     7.430
n5830.in[0] (.names)                                             1.014     8.444
n5830.out[0] (.names)                                            0.261     8.705
n5831.in[0] (.names)                                             1.014     9.719
n5831.out[0] (.names)                                            0.261     9.980
n5890.in[0] (.names)                                             1.014    10.993
n5890.out[0] (.names)                                            0.261    11.254
n5891.in[1] (.names)                                             1.014    12.268
n5891.out[0] (.names)                                            0.261    12.529
n5899.in[3] (.names)                                             1.014    13.543
n5899.out[0] (.names)                                            0.261    13.804
n2179.in[0] (.names)                                             1.014    14.818
n2179.out[0] (.names)                                            0.261    15.079
n5715.in[3] (.names)                                             1.014    16.093
n5715.out[0] (.names)                                            0.261    16.354
n5977.in[0] (.names)                                             1.014    17.367
n5977.out[0] (.names)                                            0.261    17.628
n5979.in[3] (.names)                                             1.014    18.642
n5979.out[0] (.names)                                            0.261    18.903
n5980.in[3] (.names)                                             1.014    19.917
n5980.out[0] (.names)                                            0.261    20.178
n5902.in[0] (.names)                                             1.014    21.192
n5902.out[0] (.names)                                            0.261    21.453
n5970.in[1] (.names)                                             1.014    22.467
n5970.out[0] (.names)                                            0.261    22.728
n2902.in[0] (.names)                                             1.014    23.742
n2902.out[0] (.names)                                            0.261    24.003
n1276.in[0] (.names)                                             1.014    25.016
n1276.out[0] (.names)                                            0.261    25.277
n4332.in[1] (.names)                                             1.014    26.291
n4332.out[0] (.names)                                            0.261    26.552
n5933.in[0] (.names)                                             1.014    27.566
n5933.out[0] (.names)                                            0.261    27.827
n5934.in[0] (.names)                                             1.014    28.841
n5934.out[0] (.names)                                            0.261    29.102
n5936.in[3] (.names)                                             1.014    30.116
n5936.out[0] (.names)                                            0.261    30.377
n5937.in[0] (.names)                                             1.014    31.390
n5937.out[0] (.names)                                            0.261    31.651
n5938.in[0] (.names)                                             1.014    32.665
n5938.out[0] (.names)                                            0.261    32.926
n5942.in[0] (.names)                                             1.014    33.940
n5942.out[0] (.names)                                            0.261    34.201
n5905.in[2] (.names)                                             1.014    35.215
n5905.out[0] (.names)                                            0.261    35.476
n4313.in[2] (.names)                                             1.014    36.490
n4313.out[0] (.names)                                            0.261    36.751
n5945.in[0] (.names)                                             1.014    37.765
n5945.out[0] (.names)                                            0.261    38.026
n5946.in[0] (.names)                                             1.014    39.039
n5946.out[0] (.names)                                            0.261    39.300
n1896.in[0] (.names)                                             1.014    40.314
n1896.out[0] (.names)                                            0.261    40.575
n5868.in[0] (.names)                                             1.014    41.589
n5868.out[0] (.names)                                            0.261    41.850
n5869.in[0] (.names)                                             1.014    42.864
n5869.out[0] (.names)                                            0.261    43.125
n4951.in[3] (.names)                                             1.014    44.139
n4951.out[0] (.names)                                            0.261    44.400
n6134.in[1] (.names)                                             1.014    45.413
n6134.out[0] (.names)                                            0.261    45.674
n4929.in[1] (.names)                                             1.014    46.688
n4929.out[0] (.names)                                            0.261    46.949
n5769.in[1] (.names)                                             1.014    47.963
n5769.out[0] (.names)                                            0.261    48.224
n5775.in[0] (.names)                                             1.014    49.238
n5775.out[0] (.names)                                            0.261    49.499
n4320.in[2] (.names)                                             1.014    50.513
n4320.out[0] (.names)                                            0.261    50.774
n4913.in[0] (.names)                                             1.014    51.787
n4913.out[0] (.names)                                            0.261    52.048
n1525.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1525.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n5589.Q[0] (.latch clocked by pclk)
Endpoint  : n5777.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5589.clk[0] (.latch)                                            1.014     1.014
n5589.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5590.in[0] (.names)                                             1.014     2.070
n5590.out[0] (.names)                                            0.261     2.331
n5596.in[0] (.names)                                             1.014     3.344
n5596.out[0] (.names)                                            0.261     3.605
n5824.in[2] (.names)                                             1.014     4.619
n5824.out[0] (.names)                                            0.261     4.880
n5827.in[0] (.names)                                             1.014     5.894
n5827.out[0] (.names)                                            0.261     6.155
n5828.in[0] (.names)                                             1.014     7.169
n5828.out[0] (.names)                                            0.261     7.430
n5830.in[0] (.names)                                             1.014     8.444
n5830.out[0] (.names)                                            0.261     8.705
n5831.in[0] (.names)                                             1.014     9.719
n5831.out[0] (.names)                                            0.261     9.980
n5890.in[0] (.names)                                             1.014    10.993
n5890.out[0] (.names)                                            0.261    11.254
n5891.in[1] (.names)                                             1.014    12.268
n5891.out[0] (.names)                                            0.261    12.529
n5899.in[3] (.names)                                             1.014    13.543
n5899.out[0] (.names)                                            0.261    13.804
n2179.in[0] (.names)                                             1.014    14.818
n2179.out[0] (.names)                                            0.261    15.079
n5715.in[3] (.names)                                             1.014    16.093
n5715.out[0] (.names)                                            0.261    16.354
n5977.in[0] (.names)                                             1.014    17.367
n5977.out[0] (.names)                                            0.261    17.628
n5979.in[3] (.names)                                             1.014    18.642
n5979.out[0] (.names)                                            0.261    18.903
n5980.in[3] (.names)                                             1.014    19.917
n5980.out[0] (.names)                                            0.261    20.178
n5902.in[0] (.names)                                             1.014    21.192
n5902.out[0] (.names)                                            0.261    21.453
n5970.in[1] (.names)                                             1.014    22.467
n5970.out[0] (.names)                                            0.261    22.728
n2902.in[0] (.names)                                             1.014    23.742
n2902.out[0] (.names)                                            0.261    24.003
n1276.in[0] (.names)                                             1.014    25.016
n1276.out[0] (.names)                                            0.261    25.277
n4332.in[1] (.names)                                             1.014    26.291
n4332.out[0] (.names)                                            0.261    26.552
n5933.in[0] (.names)                                             1.014    27.566
n5933.out[0] (.names)                                            0.261    27.827
n5934.in[0] (.names)                                             1.014    28.841
n5934.out[0] (.names)                                            0.261    29.102
n5936.in[3] (.names)                                             1.014    30.116
n5936.out[0] (.names)                                            0.261    30.377
n5937.in[0] (.names)                                             1.014    31.390
n5937.out[0] (.names)                                            0.261    31.651
n5938.in[0] (.names)                                             1.014    32.665
n5938.out[0] (.names)                                            0.261    32.926
n5942.in[0] (.names)                                             1.014    33.940
n5942.out[0] (.names)                                            0.261    34.201
n5905.in[2] (.names)                                             1.014    35.215
n5905.out[0] (.names)                                            0.261    35.476
n4313.in[2] (.names)                                             1.014    36.490
n4313.out[0] (.names)                                            0.261    36.751
n5945.in[0] (.names)                                             1.014    37.765
n5945.out[0] (.names)                                            0.261    38.026
n5946.in[0] (.names)                                             1.014    39.039
n5946.out[0] (.names)                                            0.261    39.300
n1896.in[0] (.names)                                             1.014    40.314
n1896.out[0] (.names)                                            0.261    40.575
n5868.in[0] (.names)                                             1.014    41.589
n5868.out[0] (.names)                                            0.261    41.850
n5869.in[0] (.names)                                             1.014    42.864
n5869.out[0] (.names)                                            0.261    43.125
n4951.in[3] (.names)                                             1.014    44.139
n4951.out[0] (.names)                                            0.261    44.400
n6134.in[1] (.names)                                             1.014    45.413
n6134.out[0] (.names)                                            0.261    45.674
n4929.in[1] (.names)                                             1.014    46.688
n4929.out[0] (.names)                                            0.261    46.949
n5769.in[1] (.names)                                             1.014    47.963
n5769.out[0] (.names)                                            0.261    48.224
n5775.in[0] (.names)                                             1.014    49.238
n5775.out[0] (.names)                                            0.261    49.499
n4320.in[2] (.names)                                             1.014    50.513
n4320.out[0] (.names)                                            0.261    50.774
n4913.in[0] (.names)                                             1.014    51.787
n4913.out[0] (.names)                                            0.261    52.048
n5777.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5777.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n11578.Q[0] (.latch clocked by pclk)
Endpoint  : n9086.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11578.clk[0] (.latch)                                           1.014     1.014
n11578.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11585.in[0] (.names)                                            1.014     2.070
n11585.out[0] (.names)                                           0.261     2.331
n11590.in[0] (.names)                                            1.014     3.344
n11590.out[0] (.names)                                           0.261     3.605
n11591.in[1] (.names)                                            1.014     4.619
n11591.out[0] (.names)                                           0.261     4.880
n11592.in[2] (.names)                                            1.014     5.894
n11592.out[0] (.names)                                           0.261     6.155
n1596.in[1] (.names)                                             1.014     7.169
n1596.out[0] (.names)                                            0.261     7.430
n11593.in[0] (.names)                                            1.014     8.444
n11593.out[0] (.names)                                           0.261     8.705
n11583.in[0] (.names)                                            1.014     9.719
n11583.out[0] (.names)                                           0.261     9.980
n11579.in[1] (.names)                                            1.014    10.993
n11579.out[0] (.names)                                           0.261    11.254
n11581.in[0] (.names)                                            1.014    12.268
n11581.out[0] (.names)                                           0.261    12.529
n11597.in[2] (.names)                                            1.014    13.543
n11597.out[0] (.names)                                           0.261    13.804
n11598.in[0] (.names)                                            1.014    14.818
n11598.out[0] (.names)                                           0.261    15.079
n11582.in[0] (.names)                                            1.014    16.093
n11582.out[0] (.names)                                           0.261    16.354
n11602.in[1] (.names)                                            1.014    17.367
n11602.out[0] (.names)                                           0.261    17.628
n11603.in[0] (.names)                                            1.014    18.642
n11603.out[0] (.names)                                           0.261    18.903
n1574.in[0] (.names)                                             1.014    19.917
n1574.out[0] (.names)                                            0.261    20.178
n11801.in[1] (.names)                                            1.014    21.192
n11801.out[0] (.names)                                           0.261    21.453
n11802.in[0] (.names)                                            1.014    22.467
n11802.out[0] (.names)                                           0.261    22.728
n11804.in[1] (.names)                                            1.014    23.742
n11804.out[0] (.names)                                           0.261    24.003
n11797.in[0] (.names)                                            1.014    25.016
n11797.out[0] (.names)                                           0.261    25.277
n11805.in[0] (.names)                                            1.014    26.291
n11805.out[0] (.names)                                           0.261    26.552
n11643.in[0] (.names)                                            1.014    27.566
n11643.out[0] (.names)                                           0.261    27.827
n11639.in[3] (.names)                                            1.014    28.841
n11639.out[0] (.names)                                           0.261    29.102
n11640.in[1] (.names)                                            1.014    30.116
n11640.out[0] (.names)                                           0.261    30.377
n11653.in[0] (.names)                                            1.014    31.390
n11653.out[0] (.names)                                           0.261    31.651
n11654.in[0] (.names)                                            1.014    32.665
n11654.out[0] (.names)                                           0.261    32.926
n11658.in[0] (.names)                                            1.014    33.940
n11658.out[0] (.names)                                           0.261    34.201
n11655.in[0] (.names)                                            1.014    35.215
n11655.out[0] (.names)                                           0.261    35.476
n11656.in[1] (.names)                                            1.014    36.490
n11656.out[0] (.names)                                           0.261    36.751
n11657.in[2] (.names)                                            1.014    37.765
n11657.out[0] (.names)                                           0.261    38.026
n9810.in[0] (.names)                                             1.014    39.039
n9810.out[0] (.names)                                            0.261    39.300
n11467.in[0] (.names)                                            1.014    40.314
n11467.out[0] (.names)                                           0.261    40.575
n11660.in[0] (.names)                                            1.014    41.589
n11660.out[0] (.names)                                           0.261    41.850
n1842.in[0] (.names)                                             1.014    42.864
n1842.out[0] (.names)                                            0.261    43.125
n11483.in[2] (.names)                                            1.014    44.139
n11483.out[0] (.names)                                           0.261    44.400
n8372.in[0] (.names)                                             1.014    45.413
n8372.out[0] (.names)                                            0.261    45.674
n11484.in[0] (.names)                                            1.014    46.688
n11484.out[0] (.names)                                           0.261    46.949
n11501.in[0] (.names)                                            1.014    47.963
n11501.out[0] (.names)                                           0.261    48.224
n11502.in[2] (.names)                                            1.014    49.238
n11502.out[0] (.names)                                           0.261    49.499
n1498.in[0] (.names)                                             1.014    50.513
n1498.out[0] (.names)                                            0.261    50.774
n1543.in[0] (.names)                                             1.014    51.787
n1543.out[0] (.names)                                            0.261    52.048
n9086.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9086.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n5589.Q[0] (.latch clocked by pclk)
Endpoint  : n7241.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5589.clk[0] (.latch)                                            1.014     1.014
n5589.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5590.in[0] (.names)                                             1.014     2.070
n5590.out[0] (.names)                                            0.261     2.331
n5596.in[0] (.names)                                             1.014     3.344
n5596.out[0] (.names)                                            0.261     3.605
n5824.in[2] (.names)                                             1.014     4.619
n5824.out[0] (.names)                                            0.261     4.880
n5827.in[0] (.names)                                             1.014     5.894
n5827.out[0] (.names)                                            0.261     6.155
n5842.in[2] (.names)                                             1.014     7.169
n5842.out[0] (.names)                                            0.261     7.430
n5843.in[0] (.names)                                             1.014     8.444
n5843.out[0] (.names)                                            0.261     8.705
n5851.in[0] (.names)                                             1.014     9.719
n5851.out[0] (.names)                                            0.261     9.980
n5848.in[0] (.names)                                             1.014    10.993
n5848.out[0] (.names)                                            0.261    11.254
n5849.in[0] (.names)                                             1.014    12.268
n5849.out[0] (.names)                                            0.261    12.529
n5847.in[1] (.names)                                             1.014    13.543
n5847.out[0] (.names)                                            0.261    13.804
n5850.in[0] (.names)                                             1.014    14.818
n5850.out[0] (.names)                                            0.261    15.079
n5854.in[1] (.names)                                             1.014    16.093
n5854.out[0] (.names)                                            0.261    16.354
n5855.in[1] (.names)                                             1.014    17.367
n5855.out[0] (.names)                                            0.261    17.628
n5856.in[1] (.names)                                             1.014    18.642
n5856.out[0] (.names)                                            0.261    18.903
n8273.in[0] (.names)                                             1.014    19.917
n8273.out[0] (.names)                                            0.261    20.178
n8274.in[1] (.names)                                             1.014    21.192
n8274.out[0] (.names)                                            0.261    21.453
n8299.in[1] (.names)                                             1.014    22.467
n8299.out[0] (.names)                                            0.261    22.728
n8300.in[0] (.names)                                             1.014    23.742
n8300.out[0] (.names)                                            0.261    24.003
n7778.in[0] (.names)                                             1.014    25.016
n7778.out[0] (.names)                                            0.261    25.277
n7779.in[0] (.names)                                             1.014    26.291
n7779.out[0] (.names)                                            0.261    26.552
n7780.in[0] (.names)                                             1.014    27.566
n7780.out[0] (.names)                                            0.261    27.827
n7781.in[0] (.names)                                             1.014    28.841
n7781.out[0] (.names)                                            0.261    29.102
n7783.in[0] (.names)                                             1.014    30.116
n7783.out[0] (.names)                                            0.261    30.377
n7784.in[0] (.names)                                             1.014    31.390
n7784.out[0] (.names)                                            0.261    31.651
n7839.in[2] (.names)                                             1.014    32.665
n7839.out[0] (.names)                                            0.261    32.926
n7840.in[0] (.names)                                             1.014    33.940
n7840.out[0] (.names)                                            0.261    34.201
n7879.in[0] (.names)                                             1.014    35.215
n7879.out[0] (.names)                                            0.261    35.476
n7882.in[2] (.names)                                             1.014    36.490
n7882.out[0] (.names)                                            0.261    36.751
n7880.in[0] (.names)                                             1.014    37.765
n7880.out[0] (.names)                                            0.261    38.026
n7883.in[0] (.names)                                             1.014    39.039
n7883.out[0] (.names)                                            0.261    39.300
n7886.in[1] (.names)                                             1.014    40.314
n7886.out[0] (.names)                                            0.261    40.575
n7887.in[0] (.names)                                             1.014    41.589
n7887.out[0] (.names)                                            0.261    41.850
n7889.in[0] (.names)                                             1.014    42.864
n7889.out[0] (.names)                                            0.261    43.125
n7876.in[0] (.names)                                             1.014    44.139
n7876.out[0] (.names)                                            0.261    44.400
n7877.in[2] (.names)                                             1.014    45.413
n7877.out[0] (.names)                                            0.261    45.674
n7242.in[0] (.names)                                             1.014    46.688
n7242.out[0] (.names)                                            0.261    46.949
n7907.in[0] (.names)                                             1.014    47.963
n7907.out[0] (.names)                                            0.261    48.224
n7908.in[1] (.names)                                             1.014    49.238
n7908.out[0] (.names)                                            0.261    49.499
n6177.in[0] (.names)                                             1.014    50.513
n6177.out[0] (.names)                                            0.261    50.774
n7240.in[0] (.names)                                             1.014    51.787
n7240.out[0] (.names)                                            0.261    52.048
n7241.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7241.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n1261.Q[0] (.latch clocked by pclk)
Endpoint  : n8353.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1261.clk[0] (.latch)                                            1.014     1.014
n1261.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10928.in[0] (.names)                                            1.014     2.070
n10928.out[0] (.names)                                           0.261     2.331
n10929.in[1] (.names)                                            1.014     3.344
n10929.out[0] (.names)                                           0.261     3.605
n10923.in[0] (.names)                                            1.014     4.619
n10923.out[0] (.names)                                           0.261     4.880
n2363.in[1] (.names)                                             1.014     5.894
n2363.out[0] (.names)                                            0.261     6.155
n10096.in[0] (.names)                                            1.014     7.169
n10096.out[0] (.names)                                           0.261     7.430
n10141.in[0] (.names)                                            1.014     8.444
n10141.out[0] (.names)                                           0.261     8.705
n10158.in[0] (.names)                                            1.014     9.719
n10158.out[0] (.names)                                           0.261     9.980
n10160.in[0] (.names)                                            1.014    10.993
n10160.out[0] (.names)                                           0.261    11.254
n10168.in[2] (.names)                                            1.014    12.268
n10168.out[0] (.names)                                           0.261    12.529
n1515.in[1] (.names)                                             1.014    13.543
n1515.out[0] (.names)                                            0.261    13.804
n10386.in[0] (.names)                                            1.014    14.818
n10386.out[0] (.names)                                           0.261    15.079
n10438.in[1] (.names)                                            1.014    16.093
n10438.out[0] (.names)                                           0.261    16.354
n10439.in[0] (.names)                                            1.014    17.367
n10439.out[0] (.names)                                           0.261    17.628
n10441.in[1] (.names)                                            1.014    18.642
n10441.out[0] (.names)                                           0.261    18.903
n10393.in[0] (.names)                                            1.014    19.917
n10393.out[0] (.names)                                           0.261    20.178
n10460.in[2] (.names)                                            1.014    21.192
n10460.out[0] (.names)                                           0.261    21.453
n10279.in[2] (.names)                                            1.014    22.467
n10279.out[0] (.names)                                           0.261    22.728
n10458.in[0] (.names)                                            1.014    23.742
n10458.out[0] (.names)                                           0.261    24.003
n10461.in[1] (.names)                                            1.014    25.016
n10461.out[0] (.names)                                           0.261    25.277
n10462.in[0] (.names)                                            1.014    26.291
n10462.out[0] (.names)                                           0.261    26.552
n10056.in[0] (.names)                                            1.014    27.566
n10056.out[0] (.names)                                           0.261    27.827
n10362.in[0] (.names)                                            1.014    28.841
n10362.out[0] (.names)                                           0.261    29.102
n10284.in[0] (.names)                                            1.014    30.116
n10284.out[0] (.names)                                           0.261    30.377
n10262.in[0] (.names)                                            1.014    31.390
n10262.out[0] (.names)                                           0.261    31.651
n10263.in[0] (.names)                                            1.014    32.665
n10263.out[0] (.names)                                           0.261    32.926
n10264.in[3] (.names)                                            1.014    33.940
n10264.out[0] (.names)                                           0.261    34.201
n10269.in[0] (.names)                                            1.014    35.215
n10269.out[0] (.names)                                           0.261    35.476
n10266.in[0] (.names)                                            1.014    36.490
n10266.out[0] (.names)                                           0.261    36.751
n10271.in[1] (.names)                                            1.014    37.765
n10271.out[0] (.names)                                           0.261    38.026
n10265.in[0] (.names)                                            1.014    39.039
n10265.out[0] (.names)                                           0.261    39.300
n10268.in[0] (.names)                                            1.014    40.314
n10268.out[0] (.names)                                           0.261    40.575
n10220.in[0] (.names)                                            1.014    41.589
n10220.out[0] (.names)                                           0.261    41.850
n10221.in[1] (.names)                                            1.014    42.864
n10221.out[0] (.names)                                           0.261    43.125
n10225.in[1] (.names)                                            1.014    44.139
n10225.out[0] (.names)                                           0.261    44.400
n9807.in[1] (.names)                                             1.014    45.413
n9807.out[0] (.names)                                            0.261    45.674
n10222.in[0] (.names)                                            1.014    46.688
n10222.out[0] (.names)                                           0.261    46.949
n10224.in[0] (.names)                                            1.014    47.963
n10224.out[0] (.names)                                           0.261    48.224
n10052.in[2] (.names)                                            1.014    49.238
n10052.out[0] (.names)                                           0.261    49.499
n10071.in[0] (.names)                                            1.014    50.513
n10071.out[0] (.names)                                           0.261    50.774
n8352.in[0] (.names)                                             1.014    51.787
n8352.out[0] (.names)                                            0.261    52.048
n8353.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8353.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n2939.Q[0] (.latch clocked by pclk)
Endpoint  : n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2939.clk[0] (.latch)                                            1.014     1.014
n2939.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2940.in[0] (.names)                                             1.014     2.070
n2940.out[0] (.names)                                            0.261     2.331
n2938.in[0] (.names)                                             1.014     3.344
n2938.out[0] (.names)                                            0.261     3.605
n2885.in[0] (.names)                                             1.014     4.619
n2885.out[0] (.names)                                            0.261     4.880
n2880.in[2] (.names)                                             1.014     5.894
n2880.out[0] (.names)                                            0.261     6.155
n2886.in[1] (.names)                                             1.014     7.169
n2886.out[0] (.names)                                            0.261     7.430
n2879.in[1] (.names)                                             1.014     8.444
n2879.out[0] (.names)                                            0.261     8.705
n2851.in[0] (.names)                                             1.014     9.719
n2851.out[0] (.names)                                            0.261     9.980
n2852.in[0] (.names)                                             1.014    10.993
n2852.out[0] (.names)                                            0.261    11.254
n2859.in[2] (.names)                                             1.014    12.268
n2859.out[0] (.names)                                            0.261    12.529
n2860.in[0] (.names)                                             1.014    13.543
n2860.out[0] (.names)                                            0.261    13.804
n2861.in[1] (.names)                                             1.014    14.818
n2861.out[0] (.names)                                            0.261    15.079
n2863.in[0] (.names)                                             1.014    16.093
n2863.out[0] (.names)                                            0.261    16.354
n2864.in[0] (.names)                                             1.014    17.367
n2864.out[0] (.names)                                            0.261    17.628
n2084.in[0] (.names)                                             1.014    18.642
n2084.out[0] (.names)                                            0.261    18.903
n2865.in[0] (.names)                                             1.014    19.917
n2865.out[0] (.names)                                            0.261    20.178
n2874.in[0] (.names)                                             1.014    21.192
n2874.out[0] (.names)                                            0.261    21.453
n2875.in[0] (.names)                                             1.014    22.467
n2875.out[0] (.names)                                            0.261    22.728
n3106.in[0] (.names)                                             1.014    23.742
n3106.out[0] (.names)                                            0.261    24.003
n3107.in[1] (.names)                                             1.014    25.016
n3107.out[0] (.names)                                            0.261    25.277
n3108.in[0] (.names)                                             1.014    26.291
n3108.out[0] (.names)                                            0.261    26.552
n3111.in[1] (.names)                                             1.014    27.566
n3111.out[0] (.names)                                            0.261    27.827
n3112.in[0] (.names)                                             1.014    28.841
n3112.out[0] (.names)                                            0.261    29.102
n3136.in[1] (.names)                                             1.014    30.116
n3136.out[0] (.names)                                            0.261    30.377
n3129.in[1] (.names)                                             1.014    31.390
n3129.out[0] (.names)                                            0.261    31.651
n3130.in[1] (.names)                                             1.014    32.665
n3130.out[0] (.names)                                            0.261    32.926
n3153.in[2] (.names)                                             1.014    33.940
n3153.out[0] (.names)                                            0.261    34.201
n3154.in[1] (.names)                                             1.014    35.215
n3154.out[0] (.names)                                            0.261    35.476
n2558.in[1] (.names)                                             1.014    36.490
n2558.out[0] (.names)                                            0.261    36.751
n2803.in[0] (.names)                                             1.014    37.765
n2803.out[0] (.names)                                            0.261    38.026
n3144.in[0] (.names)                                             1.014    39.039
n3144.out[0] (.names)                                            0.261    39.300
n3145.in[3] (.names)                                             1.014    40.314
n3145.out[0] (.names)                                            0.261    40.575
n2836.in[0] (.names)                                             1.014    41.589
n2836.out[0] (.names)                                            0.261    41.850
n3160.in[0] (.names)                                             1.014    42.864
n3160.out[0] (.names)                                            0.261    43.125
n3163.in[2] (.names)                                             1.014    44.139
n3163.out[0] (.names)                                            0.261    44.400
n3171.in[0] (.names)                                             1.014    45.413
n3171.out[0] (.names)                                            0.261    45.674
n2001.in[0] (.names)                                             1.014    46.688
n2001.out[0] (.names)                                            0.261    46.949
n3173.in[1] (.names)                                             1.014    47.963
n3173.out[0] (.names)                                            0.261    48.224
n2053.in[0] (.names)                                             1.014    49.238
n2053.out[0] (.names)                                            0.261    49.499
n3308.in[0] (.names)                                             1.014    50.513
n3308.out[0] (.names)                                            0.261    50.774
n3399.in[0] (.names)                                             1.014    51.787
n3399.out[0] (.names)                                            0.261    52.048
n3344.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3344.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n10539.Q[0] (.latch clocked by pclk)
Endpoint  : n4339.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10539.clk[0] (.latch)                                           1.014     1.014
n10539.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11471.in[1] (.names)                                            1.014     2.070
n11471.out[0] (.names)                                           0.261     2.331
n11466.in[2] (.names)                                            1.014     3.344
n11466.out[0] (.names)                                           0.261     3.605
n11472.in[0] (.names)                                            1.014     4.619
n11472.out[0] (.names)                                           0.261     4.880
n11474.in[0] (.names)                                            1.014     5.894
n11474.out[0] (.names)                                           0.261     6.155
n1229.in[0] (.names)                                             1.014     7.169
n1229.out[0] (.names)                                            0.261     7.430
n7831.in[0] (.names)                                             1.014     8.444
n7831.out[0] (.names)                                            0.261     8.705
n7832.in[1] (.names)                                             1.014     9.719
n7832.out[0] (.names)                                            0.261     9.980
n7835.in[3] (.names)                                             1.014    10.993
n7835.out[0] (.names)                                            0.261    11.254
n7896.in[1] (.names)                                             1.014    12.268
n7896.out[0] (.names)                                            0.261    12.529
n7850.in[0] (.names)                                             1.014    13.543
n7850.out[0] (.names)                                            0.261    13.804
n7278.in[0] (.names)                                             1.014    14.818
n7278.out[0] (.names)                                            0.261    15.079
n7279.in[1] (.names)                                             1.014    16.093
n7279.out[0] (.names)                                            0.261    16.354
n7280.in[0] (.names)                                             1.014    17.367
n7280.out[0] (.names)                                            0.261    17.628
n7260.in[0] (.names)                                             1.014    18.642
n7260.out[0] (.names)                                            0.261    18.903
n6166.in[0] (.names)                                             1.014    19.917
n6166.out[0] (.names)                                            0.261    20.178
n7265.in[0] (.names)                                             1.014    21.192
n7265.out[0] (.names)                                            0.261    21.453
n7266.in[0] (.names)                                             1.014    22.467
n7266.out[0] (.names)                                            0.261    22.728
n7269.in[1] (.names)                                             1.014    23.742
n7269.out[0] (.names)                                            0.261    24.003
n7259.in[2] (.names)                                             1.014    25.016
n7259.out[0] (.names)                                            0.261    25.277
n7262.in[0] (.names)                                             1.014    26.291
n7262.out[0] (.names)                                            0.261    26.552
n7287.in[2] (.names)                                             1.014    27.566
n7287.out[0] (.names)                                            0.261    27.827
n7289.in[3] (.names)                                             1.014    28.841
n7289.out[0] (.names)                                            0.261    29.102
n1467.in[1] (.names)                                             1.014    30.116
n1467.out[0] (.names)                                            0.261    30.377
n7919.in[2] (.names)                                             1.014    31.390
n7919.out[0] (.names)                                            0.261    31.651
n7924.in[1] (.names)                                             1.014    32.665
n7924.out[0] (.names)                                            0.261    32.926
n7939.in[0] (.names)                                             1.014    33.940
n7939.out[0] (.names)                                            0.261    34.201
n6230.in[0] (.names)                                             1.014    35.215
n6230.out[0] (.names)                                            0.261    35.476
n7911.in[0] (.names)                                             1.014    36.490
n7911.out[0] (.names)                                            0.261    36.751
n7913.in[0] (.names)                                             1.014    37.765
n7913.out[0] (.names)                                            0.261    38.026
n7933.in[2] (.names)                                             1.014    39.039
n7933.out[0] (.names)                                            0.261    39.300
n7934.in[0] (.names)                                             1.014    40.314
n7934.out[0] (.names)                                            0.261    40.575
n7936.in[2] (.names)                                             1.014    41.589
n7936.out[0] (.names)                                            0.261    41.850
n7925.in[2] (.names)                                             1.014    42.864
n7925.out[0] (.names)                                            0.261    43.125
n7929.in[0] (.names)                                             1.014    44.139
n7929.out[0] (.names)                                            0.261    44.400
n7926.in[0] (.names)                                             1.014    45.413
n7926.out[0] (.names)                                            0.261    45.674
n7927.in[1] (.names)                                             1.014    46.688
n7927.out[0] (.names)                                            0.261    46.949
n7930.in[1] (.names)                                             1.014    47.963
n7930.out[0] (.names)                                            0.261    48.224
n6212.in[0] (.names)                                             1.014    49.238
n6212.out[0] (.names)                                            0.261    49.499
n6231.in[0] (.names)                                             1.014    50.513
n6231.out[0] (.names)                                            0.261    50.774
n4338.in[1] (.names)                                             1.014    51.787
n4338.out[0] (.names)                                            0.261    52.048
n4339.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4339.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n10539.Q[0] (.latch clocked by pclk)
Endpoint  : n5081.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10539.clk[0] (.latch)                                           1.014     1.014
n10539.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11471.in[1] (.names)                                            1.014     2.070
n11471.out[0] (.names)                                           0.261     2.331
n11466.in[2] (.names)                                            1.014     3.344
n11466.out[0] (.names)                                           0.261     3.605
n11472.in[0] (.names)                                            1.014     4.619
n11472.out[0] (.names)                                           0.261     4.880
n11474.in[0] (.names)                                            1.014     5.894
n11474.out[0] (.names)                                           0.261     6.155
n1229.in[0] (.names)                                             1.014     7.169
n1229.out[0] (.names)                                            0.261     7.430
n7831.in[0] (.names)                                             1.014     8.444
n7831.out[0] (.names)                                            0.261     8.705
n7832.in[1] (.names)                                             1.014     9.719
n7832.out[0] (.names)                                            0.261     9.980
n7835.in[3] (.names)                                             1.014    10.993
n7835.out[0] (.names)                                            0.261    11.254
n7896.in[1] (.names)                                             1.014    12.268
n7896.out[0] (.names)                                            0.261    12.529
n7850.in[0] (.names)                                             1.014    13.543
n7850.out[0] (.names)                                            0.261    13.804
n7278.in[0] (.names)                                             1.014    14.818
n7278.out[0] (.names)                                            0.261    15.079
n7279.in[1] (.names)                                             1.014    16.093
n7279.out[0] (.names)                                            0.261    16.354
n7280.in[0] (.names)                                             1.014    17.367
n7280.out[0] (.names)                                            0.261    17.628
n7260.in[0] (.names)                                             1.014    18.642
n7260.out[0] (.names)                                            0.261    18.903
n6166.in[0] (.names)                                             1.014    19.917
n6166.out[0] (.names)                                            0.261    20.178
n7265.in[0] (.names)                                             1.014    21.192
n7265.out[0] (.names)                                            0.261    21.453
n7266.in[0] (.names)                                             1.014    22.467
n7266.out[0] (.names)                                            0.261    22.728
n7269.in[1] (.names)                                             1.014    23.742
n7269.out[0] (.names)                                            0.261    24.003
n7259.in[2] (.names)                                             1.014    25.016
n7259.out[0] (.names)                                            0.261    25.277
n7262.in[0] (.names)                                             1.014    26.291
n7262.out[0] (.names)                                            0.261    26.552
n7287.in[2] (.names)                                             1.014    27.566
n7287.out[0] (.names)                                            0.261    27.827
n7289.in[3] (.names)                                             1.014    28.841
n7289.out[0] (.names)                                            0.261    29.102
n1467.in[1] (.names)                                             1.014    30.116
n1467.out[0] (.names)                                            0.261    30.377
n7919.in[2] (.names)                                             1.014    31.390
n7919.out[0] (.names)                                            0.261    31.651
n7924.in[1] (.names)                                             1.014    32.665
n7924.out[0] (.names)                                            0.261    32.926
n7939.in[0] (.names)                                             1.014    33.940
n7939.out[0] (.names)                                            0.261    34.201
n6230.in[0] (.names)                                             1.014    35.215
n6230.out[0] (.names)                                            0.261    35.476
n7911.in[0] (.names)                                             1.014    36.490
n7911.out[0] (.names)                                            0.261    36.751
n7913.in[0] (.names)                                             1.014    37.765
n7913.out[0] (.names)                                            0.261    38.026
n8077.in[0] (.names)                                             1.014    39.039
n8077.out[0] (.names)                                            0.261    39.300
n8078.in[0] (.names)                                             1.014    40.314
n8078.out[0] (.names)                                            0.261    40.575
n8079.in[0] (.names)                                             1.014    41.589
n8079.out[0] (.names)                                            0.261    41.850
n8094.in[0] (.names)                                             1.014    42.864
n8094.out[0] (.names)                                            0.261    43.125
n8095.in[0] (.names)                                             1.014    44.139
n8095.out[0] (.names)                                            0.261    44.400
n7909.in[0] (.names)                                             1.014    45.413
n7909.out[0] (.names)                                            0.261    45.674
n8096.in[0] (.names)                                             1.014    46.688
n8096.out[0] (.names)                                            0.261    46.949
n8097.in[2] (.names)                                             1.014    47.963
n8097.out[0] (.names)                                            0.261    48.224
n8098.in[0] (.names)                                             1.014    49.238
n8098.out[0] (.names)                                            0.261    49.499
n8015.in[0] (.names)                                             1.014    50.513
n8015.out[0] (.names)                                            0.261    50.774
n6202.in[1] (.names)                                             1.014    51.787
n6202.out[0] (.names)                                            0.261    52.048
n5081.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5081.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n6238.Q[0] (.latch clocked by pclk)
Endpoint  : n5721.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6238.clk[0] (.latch)                                            1.014     1.014
n6238.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7697.in[1] (.names)                                             1.014     2.070
n7697.out[0] (.names)                                            0.261     2.331
n7698.in[0] (.names)                                             1.014     3.344
n7698.out[0] (.names)                                            0.261     3.605
n7699.in[0] (.names)                                             1.014     4.619
n7699.out[0] (.names)                                            0.261     4.880
n7700.in[0] (.names)                                             1.014     5.894
n7700.out[0] (.names)                                            0.261     6.155
n7701.in[0] (.names)                                             1.014     7.169
n7701.out[0] (.names)                                            0.261     7.430
n7719.in[1] (.names)                                             1.014     8.444
n7719.out[0] (.names)                                            0.261     8.705
n7721.in[2] (.names)                                             1.014     9.719
n7721.out[0] (.names)                                            0.261     9.980
n7722.in[0] (.names)                                             1.014    10.993
n7722.out[0] (.names)                                            0.261    11.254
n7723.in[0] (.names)                                             1.014    12.268
n7723.out[0] (.names)                                            0.261    12.529
n8059.in[2] (.names)                                             1.014    13.543
n8059.out[0] (.names)                                            0.261    13.804
n8089.in[0] (.names)                                             1.014    14.818
n8089.out[0] (.names)                                            0.261    15.079
n8067.in[0] (.names)                                             1.014    16.093
n8067.out[0] (.names)                                            0.261    16.354
n8090.in[0] (.names)                                             1.014    17.367
n8090.out[0] (.names)                                            0.261    17.628
n8118.in[1] (.names)                                             1.014    18.642
n8118.out[0] (.names)                                            0.261    18.903
n8139.in[0] (.names)                                             1.014    19.917
n8139.out[0] (.names)                                            0.261    20.178
n8141.in[2] (.names)                                             1.014    21.192
n8141.out[0] (.names)                                            0.261    21.453
n8116.in[0] (.names)                                             1.014    22.467
n8116.out[0] (.names)                                            0.261    22.728
n8117.in[2] (.names)                                             1.014    23.742
n8117.out[0] (.names)                                            0.261    24.003
n8112.in[2] (.names)                                             1.014    25.016
n8112.out[0] (.names)                                            0.261    25.277
n8113.in[2] (.names)                                             1.014    26.291
n8113.out[0] (.names)                                            0.261    26.552
n8111.in[1] (.names)                                             1.014    27.566
n8111.out[0] (.names)                                            0.261    27.827
n8121.in[3] (.names)                                             1.014    28.841
n8121.out[0] (.names)                                            0.261    29.102
n8110.in[0] (.names)                                             1.014    30.116
n8110.out[0] (.names)                                            0.261    30.377
n1403.in[1] (.names)                                             1.014    31.390
n1403.out[0] (.names)                                            0.261    31.651
n7943.in[1] (.names)                                             1.014    32.665
n7943.out[0] (.names)                                            0.261    32.926
n8072.in[0] (.names)                                             1.014    33.940
n8072.out[0] (.names)                                            0.261    34.201
n8074.in[0] (.names)                                             1.014    35.215
n8074.out[0] (.names)                                            0.261    35.476
n8076.in[1] (.names)                                             1.014    36.490
n8076.out[0] (.names)                                            0.261    36.751
n8080.in[1] (.names)                                             1.014    37.765
n8080.out[0] (.names)                                            0.261    38.026
n8082.in[0] (.names)                                             1.014    39.039
n8082.out[0] (.names)                                            0.261    39.300
n8083.in[0] (.names)                                             1.014    40.314
n8083.out[0] (.names)                                            0.261    40.575
n6214.in[1] (.names)                                             1.014    41.589
n6214.out[0] (.names)                                            0.261    41.850
n8093.in[0] (.names)                                             1.014    42.864
n8093.out[0] (.names)                                            0.261    43.125
n8157.in[1] (.names)                                             1.014    44.139
n8157.out[0] (.names)                                            0.261    44.400
n1905.in[2] (.names)                                             1.014    45.413
n1905.out[0] (.names)                                            0.261    45.674
n8165.in[1] (.names)                                             1.014    46.688
n8165.out[0] (.names)                                            0.261    46.949
n8166.in[0] (.names)                                             1.014    47.963
n8166.out[0] (.names)                                            0.261    48.224
n6195.in[0] (.names)                                             1.014    49.238
n6195.out[0] (.names)                                            0.261    49.499
n8168.in[1] (.names)                                             1.014    50.513
n8168.out[0] (.names)                                            0.261    50.774
n6211.in[1] (.names)                                             1.014    51.787
n6211.out[0] (.names)                                            0.261    52.048
n5721.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5721.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n10595.Q[0] (.latch clocked by pclk)
Endpoint  : n9144.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10595.clk[0] (.latch)                                           1.014     1.014
n10595.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10435.in[0] (.names)                                            1.014     2.070
n10435.out[0] (.names)                                           0.261     2.331
n10603.in[0] (.names)                                            1.014     3.344
n10603.out[0] (.names)                                           0.261     3.605
n3073.in[1] (.names)                                             1.014     4.619
n3073.out[0] (.names)                                            0.261     4.880
n3074.in[2] (.names)                                             1.014     5.894
n3074.out[0] (.names)                                            0.261     6.155
n2528.in[0] (.names)                                             1.014     7.169
n2528.out[0] (.names)                                            0.261     7.430
n9566.in[0] (.names)                                             1.014     8.444
n9566.out[0] (.names)                                            0.261     8.705
n9613.in[1] (.names)                                             1.014     9.719
n9613.out[0] (.names)                                            0.261     9.980
n9599.in[1] (.names)                                             1.014    10.993
n9599.out[0] (.names)                                            0.261    11.254
n9471.in[1] (.names)                                             1.014    12.268
n9471.out[0] (.names)                                            0.261    12.529
n9472.in[2] (.names)                                             1.014    13.543
n9472.out[0] (.names)                                            0.261    13.804
n9473.in[0] (.names)                                             1.014    14.818
n9473.out[0] (.names)                                            0.261    15.079
n9475.in[1] (.names)                                             1.014    16.093
n9475.out[0] (.names)                                            0.261    16.354
n8391.in[0] (.names)                                             1.014    17.367
n8391.out[0] (.names)                                            0.261    17.628
n9589.in[2] (.names)                                             1.014    18.642
n9589.out[0] (.names)                                            0.261    18.903
n9352.in[1] (.names)                                             1.014    19.917
n9352.out[0] (.names)                                            0.261    20.178
n9600.in[0] (.names)                                             1.014    21.192
n9600.out[0] (.names)                                            0.261    21.453
n9237.in[1] (.names)                                             1.014    22.467
n9237.out[0] (.names)                                            0.261    22.728
n9378.in[0] (.names)                                             1.014    23.742
n9378.out[0] (.names)                                            0.261    24.003
n9367.in[0] (.names)                                             1.014    25.016
n9367.out[0] (.names)                                            0.261    25.277
n9368.in[0] (.names)                                             1.014    26.291
n9368.out[0] (.names)                                            0.261    26.552
n9369.in[2] (.names)                                             1.014    27.566
n9369.out[0] (.names)                                            0.261    27.827
n1351.in[0] (.names)                                             1.014    28.841
n1351.out[0] (.names)                                            0.261    29.102
n1419.in[0] (.names)                                             1.014    30.116
n1419.out[0] (.names)                                            0.261    30.377
n9190.in[1] (.names)                                             1.014    31.390
n9190.out[0] (.names)                                            0.261    31.651
n9191.in[0] (.names)                                             1.014    32.665
n9191.out[0] (.names)                                            0.261    32.926
n9192.in[0] (.names)                                             1.014    33.940
n9192.out[0] (.names)                                            0.261    34.201
n9193.in[2] (.names)                                             1.014    35.215
n9193.out[0] (.names)                                            0.261    35.476
n9067.in[0] (.names)                                             1.014    36.490
n9067.out[0] (.names)                                            0.261    36.751
n8977.in[0] (.names)                                             1.014    37.765
n8977.out[0] (.names)                                            0.261    38.026
n9195.in[0] (.names)                                             1.014    39.039
n9195.out[0] (.names)                                            0.261    39.300
n9078.in[0] (.names)                                             1.014    40.314
n9078.out[0] (.names)                                            0.261    40.575
n9079.in[3] (.names)                                             1.014    41.589
n9079.out[0] (.names)                                            0.261    41.850
n9036.in[2] (.names)                                             1.014    42.864
n9036.out[0] (.names)                                            0.261    43.125
n8984.in[1] (.names)                                             1.014    44.139
n8984.out[0] (.names)                                            0.261    44.400
n9039.in[2] (.names)                                             1.014    45.413
n9039.out[0] (.names)                                            0.261    45.674
n9068.in[0] (.names)                                             1.014    46.688
n9068.out[0] (.names)                                            0.261    46.949
n1216.in[1] (.names)                                             1.014    47.963
n1216.out[0] (.names)                                            0.261    48.224
n9069.in[0] (.names)                                             1.014    49.238
n9069.out[0] (.names)                                            0.261    49.499
n9142.in[0] (.names)                                             1.014    50.513
n9142.out[0] (.names)                                            0.261    50.774
n9143.in[0] (.names)                                             1.014    51.787
n9143.out[0] (.names)                                            0.261    52.048
n9144.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9144.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n10595.Q[0] (.latch clocked by pclk)
Endpoint  : n9150.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10595.clk[0] (.latch)                                           1.014     1.014
n10595.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10435.in[0] (.names)                                            1.014     2.070
n10435.out[0] (.names)                                           0.261     2.331
n10603.in[0] (.names)                                            1.014     3.344
n10603.out[0] (.names)                                           0.261     3.605
n3073.in[1] (.names)                                             1.014     4.619
n3073.out[0] (.names)                                            0.261     4.880
n3074.in[2] (.names)                                             1.014     5.894
n3074.out[0] (.names)                                            0.261     6.155
n2528.in[0] (.names)                                             1.014     7.169
n2528.out[0] (.names)                                            0.261     7.430
n9566.in[0] (.names)                                             1.014     8.444
n9566.out[0] (.names)                                            0.261     8.705
n9613.in[1] (.names)                                             1.014     9.719
n9613.out[0] (.names)                                            0.261     9.980
n9599.in[1] (.names)                                             1.014    10.993
n9599.out[0] (.names)                                            0.261    11.254
n9471.in[1] (.names)                                             1.014    12.268
n9471.out[0] (.names)                                            0.261    12.529
n9472.in[2] (.names)                                             1.014    13.543
n9472.out[0] (.names)                                            0.261    13.804
n9473.in[0] (.names)                                             1.014    14.818
n9473.out[0] (.names)                                            0.261    15.079
n9475.in[1] (.names)                                             1.014    16.093
n9475.out[0] (.names)                                            0.261    16.354
n8391.in[0] (.names)                                             1.014    17.367
n8391.out[0] (.names)                                            0.261    17.628
n9589.in[2] (.names)                                             1.014    18.642
n9589.out[0] (.names)                                            0.261    18.903
n9352.in[1] (.names)                                             1.014    19.917
n9352.out[0] (.names)                                            0.261    20.178
n9600.in[0] (.names)                                             1.014    21.192
n9600.out[0] (.names)                                            0.261    21.453
n9237.in[1] (.names)                                             1.014    22.467
n9237.out[0] (.names)                                            0.261    22.728
n9378.in[0] (.names)                                             1.014    23.742
n9378.out[0] (.names)                                            0.261    24.003
n9367.in[0] (.names)                                             1.014    25.016
n9367.out[0] (.names)                                            0.261    25.277
n9368.in[0] (.names)                                             1.014    26.291
n9368.out[0] (.names)                                            0.261    26.552
n9369.in[2] (.names)                                             1.014    27.566
n9369.out[0] (.names)                                            0.261    27.827
n1351.in[0] (.names)                                             1.014    28.841
n1351.out[0] (.names)                                            0.261    29.102
n1419.in[0] (.names)                                             1.014    30.116
n1419.out[0] (.names)                                            0.261    30.377
n9190.in[1] (.names)                                             1.014    31.390
n9190.out[0] (.names)                                            0.261    31.651
n9191.in[0] (.names)                                             1.014    32.665
n9191.out[0] (.names)                                            0.261    32.926
n9192.in[0] (.names)                                             1.014    33.940
n9192.out[0] (.names)                                            0.261    34.201
n9193.in[2] (.names)                                             1.014    35.215
n9193.out[0] (.names)                                            0.261    35.476
n9067.in[0] (.names)                                             1.014    36.490
n9067.out[0] (.names)                                            0.261    36.751
n8977.in[0] (.names)                                             1.014    37.765
n8977.out[0] (.names)                                            0.261    38.026
n9195.in[0] (.names)                                             1.014    39.039
n9195.out[0] (.names)                                            0.261    39.300
n9078.in[0] (.names)                                             1.014    40.314
n9078.out[0] (.names)                                            0.261    40.575
n9079.in[3] (.names)                                             1.014    41.589
n9079.out[0] (.names)                                            0.261    41.850
n9036.in[2] (.names)                                             1.014    42.864
n9036.out[0] (.names)                                            0.261    43.125
n8984.in[1] (.names)                                             1.014    44.139
n8984.out[0] (.names)                                            0.261    44.400
n9039.in[2] (.names)                                             1.014    45.413
n9039.out[0] (.names)                                            0.261    45.674
n9068.in[0] (.names)                                             1.014    46.688
n9068.out[0] (.names)                                            0.261    46.949
n1216.in[1] (.names)                                             1.014    47.963
n1216.out[0] (.names)                                            0.261    48.224
n9069.in[0] (.names)                                             1.014    49.238
n9069.out[0] (.names)                                            0.261    49.499
n9142.in[0] (.names)                                             1.014    50.513
n9142.out[0] (.names)                                            0.261    50.774
n9149.in[0] (.names)                                             1.014    51.787
n9149.out[0] (.names)                                            0.261    52.048
n9150.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9150.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n10595.Q[0] (.latch clocked by pclk)
Endpoint  : n9154.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10595.clk[0] (.latch)                                           1.014     1.014
n10595.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10435.in[0] (.names)                                            1.014     2.070
n10435.out[0] (.names)                                           0.261     2.331
n10603.in[0] (.names)                                            1.014     3.344
n10603.out[0] (.names)                                           0.261     3.605
n3073.in[1] (.names)                                             1.014     4.619
n3073.out[0] (.names)                                            0.261     4.880
n3074.in[2] (.names)                                             1.014     5.894
n3074.out[0] (.names)                                            0.261     6.155
n2528.in[0] (.names)                                             1.014     7.169
n2528.out[0] (.names)                                            0.261     7.430
n9566.in[0] (.names)                                             1.014     8.444
n9566.out[0] (.names)                                            0.261     8.705
n9613.in[1] (.names)                                             1.014     9.719
n9613.out[0] (.names)                                            0.261     9.980
n9599.in[1] (.names)                                             1.014    10.993
n9599.out[0] (.names)                                            0.261    11.254
n9471.in[1] (.names)                                             1.014    12.268
n9471.out[0] (.names)                                            0.261    12.529
n9472.in[2] (.names)                                             1.014    13.543
n9472.out[0] (.names)                                            0.261    13.804
n9473.in[0] (.names)                                             1.014    14.818
n9473.out[0] (.names)                                            0.261    15.079
n9475.in[1] (.names)                                             1.014    16.093
n9475.out[0] (.names)                                            0.261    16.354
n8391.in[0] (.names)                                             1.014    17.367
n8391.out[0] (.names)                                            0.261    17.628
n9589.in[2] (.names)                                             1.014    18.642
n9589.out[0] (.names)                                            0.261    18.903
n9352.in[1] (.names)                                             1.014    19.917
n9352.out[0] (.names)                                            0.261    20.178
n9600.in[0] (.names)                                             1.014    21.192
n9600.out[0] (.names)                                            0.261    21.453
n9237.in[1] (.names)                                             1.014    22.467
n9237.out[0] (.names)                                            0.261    22.728
n9378.in[0] (.names)                                             1.014    23.742
n9378.out[0] (.names)                                            0.261    24.003
n9367.in[0] (.names)                                             1.014    25.016
n9367.out[0] (.names)                                            0.261    25.277
n9368.in[0] (.names)                                             1.014    26.291
n9368.out[0] (.names)                                            0.261    26.552
n9369.in[2] (.names)                                             1.014    27.566
n9369.out[0] (.names)                                            0.261    27.827
n1351.in[0] (.names)                                             1.014    28.841
n1351.out[0] (.names)                                            0.261    29.102
n1419.in[0] (.names)                                             1.014    30.116
n1419.out[0] (.names)                                            0.261    30.377
n9190.in[1] (.names)                                             1.014    31.390
n9190.out[0] (.names)                                            0.261    31.651
n9191.in[0] (.names)                                             1.014    32.665
n9191.out[0] (.names)                                            0.261    32.926
n9192.in[0] (.names)                                             1.014    33.940
n9192.out[0] (.names)                                            0.261    34.201
n9193.in[2] (.names)                                             1.014    35.215
n9193.out[0] (.names)                                            0.261    35.476
n9067.in[0] (.names)                                             1.014    36.490
n9067.out[0] (.names)                                            0.261    36.751
n8977.in[0] (.names)                                             1.014    37.765
n8977.out[0] (.names)                                            0.261    38.026
n9195.in[0] (.names)                                             1.014    39.039
n9195.out[0] (.names)                                            0.261    39.300
n9078.in[0] (.names)                                             1.014    40.314
n9078.out[0] (.names)                                            0.261    40.575
n9079.in[3] (.names)                                             1.014    41.589
n9079.out[0] (.names)                                            0.261    41.850
n9036.in[2] (.names)                                             1.014    42.864
n9036.out[0] (.names)                                            0.261    43.125
n8984.in[1] (.names)                                             1.014    44.139
n8984.out[0] (.names)                                            0.261    44.400
n9039.in[2] (.names)                                             1.014    45.413
n9039.out[0] (.names)                                            0.261    45.674
n9068.in[0] (.names)                                             1.014    46.688
n9068.out[0] (.names)                                            0.261    46.949
n1216.in[1] (.names)                                             1.014    47.963
n1216.out[0] (.names)                                            0.261    48.224
n9069.in[0] (.names)                                             1.014    49.238
n9069.out[0] (.names)                                            0.261    49.499
n9142.in[0] (.names)                                             1.014    50.513
n9142.out[0] (.names)                                            0.261    50.774
n9149.in[0] (.names)                                             1.014    51.787
n9149.out[0] (.names)                                            0.261    52.048
n9154.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9154.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n10762.Q[0] (.latch clocked by pclk)
Endpoint  : n8425.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10762.clk[0] (.latch)                                           1.014     1.014
n10762.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10819.in[0] (.names)                                            1.014     2.070
n10819.out[0] (.names)                                           0.261     2.331
n10788.in[0] (.names)                                            1.014     3.344
n10788.out[0] (.names)                                           0.261     3.605
n10789.in[0] (.names)                                            1.014     4.619
n10789.out[0] (.names)                                           0.261     4.880
n10802.in[0] (.names)                                            1.014     5.894
n10802.out[0] (.names)                                           0.261     6.155
n10823.in[0] (.names)                                            1.014     7.169
n10823.out[0] (.names)                                           0.261     7.430
n10832.in[1] (.names)                                            1.014     8.444
n10832.out[0] (.names)                                           0.261     8.705
n10835.in[1] (.names)                                            1.014     9.719
n10835.out[0] (.names)                                           0.261     9.980
n10670.in[1] (.names)                                            1.014    10.993
n10670.out[0] (.names)                                           0.261    11.254
n11396.in[3] (.names)                                            1.014    12.268
n11396.out[0] (.names)                                           0.261    12.529
n9910.in[1] (.names)                                             1.014    13.543
n9910.out[0] (.names)                                            0.261    13.804
n11360.in[0] (.names)                                            1.014    14.818
n11360.out[0] (.names)                                           0.261    15.079
n11399.in[0] (.names)                                            1.014    16.093
n11399.out[0] (.names)                                           0.261    16.354
n11400.in[0] (.names)                                            1.014    17.367
n11400.out[0] (.names)                                           0.261    17.628
n9885.in[0] (.names)                                             1.014    18.642
n9885.out[0] (.names)                                            0.261    18.903
n10159.in[0] (.names)                                            1.014    19.917
n10159.out[0] (.names)                                           0.261    20.178
n10148.in[1] (.names)                                            1.014    21.192
n10148.out[0] (.names)                                           0.261    21.453
n10149.in[1] (.names)                                            1.014    22.467
n10149.out[0] (.names)                                           0.261    22.728
n10152.in[1] (.names)                                            1.014    23.742
n10152.out[0] (.names)                                           0.261    24.003
n1462.in[0] (.names)                                             1.014    25.016
n1462.out[0] (.names)                                            0.261    25.277
n8608.in[0] (.names)                                             1.014    26.291
n8608.out[0] (.names)                                            0.261    26.552
n8610.in[0] (.names)                                             1.014    27.566
n8610.out[0] (.names)                                            0.261    27.827
n1852.in[2] (.names)                                             1.014    28.841
n1852.out[0] (.names)                                            0.261    29.102
n8575.in[1] (.names)                                             1.014    30.116
n8575.out[0] (.names)                                            0.261    30.377
n8576.in[1] (.names)                                             1.014    31.390
n8576.out[0] (.names)                                            0.261    31.651
n8605.in[0] (.names)                                             1.014    32.665
n8605.out[0] (.names)                                            0.261    32.926
n8609.in[2] (.names)                                             1.014    33.940
n8609.out[0] (.names)                                            0.261    34.201
n8611.in[0] (.names)                                             1.014    35.215
n8611.out[0] (.names)                                            0.261    35.476
n8615.in[1] (.names)                                             1.014    36.490
n8615.out[0] (.names)                                            0.261    36.751
n8620.in[0] (.names)                                             1.014    37.765
n8620.out[0] (.names)                                            0.261    38.026
n8616.in[1] (.names)                                             1.014    39.039
n8616.out[0] (.names)                                            0.261    39.300
n8617.in[1] (.names)                                             1.014    40.314
n8617.out[0] (.names)                                            0.261    40.575
n8618.in[0] (.names)                                             1.014    41.589
n8618.out[0] (.names)                                            0.261    41.850
n8628.in[2] (.names)                                             1.014    42.864
n8628.out[0] (.names)                                            0.261    43.125
n8630.in[2] (.names)                                             1.014    44.139
n8630.out[0] (.names)                                            0.261    44.400
n8631.in[1] (.names)                                             1.014    45.413
n8631.out[0] (.names)                                            0.261    45.674
n8365.in[0] (.names)                                             1.014    46.688
n8365.out[0] (.names)                                            0.261    46.949
n8624.in[0] (.names)                                             1.014    47.963
n8624.out[0] (.names)                                            0.261    48.224
n1422.in[1] (.names)                                             1.014    49.238
n1422.out[0] (.names)                                            0.261    49.499
n7612.in[1] (.names)                                             1.014    50.513
n7612.out[0] (.names)                                            0.261    50.774
n8424.in[0] (.names)                                             1.014    51.787
n8424.out[0] (.names)                                            0.261    52.048
n8425.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8425.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n10762.Q[0] (.latch clocked by pclk)
Endpoint  : n8877.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10762.clk[0] (.latch)                                           1.014     1.014
n10762.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10819.in[0] (.names)                                            1.014     2.070
n10819.out[0] (.names)                                           0.261     2.331
n10788.in[0] (.names)                                            1.014     3.344
n10788.out[0] (.names)                                           0.261     3.605
n10789.in[0] (.names)                                            1.014     4.619
n10789.out[0] (.names)                                           0.261     4.880
n10802.in[0] (.names)                                            1.014     5.894
n10802.out[0] (.names)                                           0.261     6.155
n10823.in[0] (.names)                                            1.014     7.169
n10823.out[0] (.names)                                           0.261     7.430
n10832.in[1] (.names)                                            1.014     8.444
n10832.out[0] (.names)                                           0.261     8.705
n10835.in[1] (.names)                                            1.014     9.719
n10835.out[0] (.names)                                           0.261     9.980
n10670.in[1] (.names)                                            1.014    10.993
n10670.out[0] (.names)                                           0.261    11.254
n11396.in[3] (.names)                                            1.014    12.268
n11396.out[0] (.names)                                           0.261    12.529
n9910.in[1] (.names)                                             1.014    13.543
n9910.out[0] (.names)                                            0.261    13.804
n11360.in[0] (.names)                                            1.014    14.818
n11360.out[0] (.names)                                           0.261    15.079
n11399.in[0] (.names)                                            1.014    16.093
n11399.out[0] (.names)                                           0.261    16.354
n11400.in[0] (.names)                                            1.014    17.367
n11400.out[0] (.names)                                           0.261    17.628
n9885.in[0] (.names)                                             1.014    18.642
n9885.out[0] (.names)                                            0.261    18.903
n10159.in[0] (.names)                                            1.014    19.917
n10159.out[0] (.names)                                           0.261    20.178
n10148.in[1] (.names)                                            1.014    21.192
n10148.out[0] (.names)                                           0.261    21.453
n10149.in[1] (.names)                                            1.014    22.467
n10149.out[0] (.names)                                           0.261    22.728
n10152.in[1] (.names)                                            1.014    23.742
n10152.out[0] (.names)                                           0.261    24.003
n1462.in[0] (.names)                                             1.014    25.016
n1462.out[0] (.names)                                            0.261    25.277
n8608.in[0] (.names)                                             1.014    26.291
n8608.out[0] (.names)                                            0.261    26.552
n8610.in[0] (.names)                                             1.014    27.566
n8610.out[0] (.names)                                            0.261    27.827
n1852.in[2] (.names)                                             1.014    28.841
n1852.out[0] (.names)                                            0.261    29.102
n8575.in[1] (.names)                                             1.014    30.116
n8575.out[0] (.names)                                            0.261    30.377
n8576.in[1] (.names)                                             1.014    31.390
n8576.out[0] (.names)                                            0.261    31.651
n8605.in[0] (.names)                                             1.014    32.665
n8605.out[0] (.names)                                            0.261    32.926
n8609.in[2] (.names)                                             1.014    33.940
n8609.out[0] (.names)                                            0.261    34.201
n8611.in[0] (.names)                                             1.014    35.215
n8611.out[0] (.names)                                            0.261    35.476
n8615.in[1] (.names)                                             1.014    36.490
n8615.out[0] (.names)                                            0.261    36.751
n8620.in[0] (.names)                                             1.014    37.765
n8620.out[0] (.names)                                            0.261    38.026
n8616.in[1] (.names)                                             1.014    39.039
n8616.out[0] (.names)                                            0.261    39.300
n8617.in[1] (.names)                                             1.014    40.314
n8617.out[0] (.names)                                            0.261    40.575
n8618.in[0] (.names)                                             1.014    41.589
n8618.out[0] (.names)                                            0.261    41.850
n8628.in[2] (.names)                                             1.014    42.864
n8628.out[0] (.names)                                            0.261    43.125
n8630.in[2] (.names)                                             1.014    44.139
n8630.out[0] (.names)                                            0.261    44.400
n8631.in[1] (.names)                                             1.014    45.413
n8631.out[0] (.names)                                            0.261    45.674
n8365.in[0] (.names)                                             1.014    46.688
n8365.out[0] (.names)                                            0.261    46.949
n8624.in[0] (.names)                                             1.014    47.963
n8624.out[0] (.names)                                            0.261    48.224
n1422.in[1] (.names)                                             1.014    49.238
n1422.out[0] (.names)                                            0.261    49.499
n7612.in[1] (.names)                                             1.014    50.513
n7612.out[0] (.names)                                            0.261    50.774
n8879.in[3] (.names)                                             1.014    51.787
n8879.out[0] (.names)                                            0.261    52.048
n8877.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8877.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n10762.Q[0] (.latch clocked by pclk)
Endpoint  : n8417.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10762.clk[0] (.latch)                                           1.014     1.014
n10762.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10819.in[0] (.names)                                            1.014     2.070
n10819.out[0] (.names)                                           0.261     2.331
n10788.in[0] (.names)                                            1.014     3.344
n10788.out[0] (.names)                                           0.261     3.605
n10789.in[0] (.names)                                            1.014     4.619
n10789.out[0] (.names)                                           0.261     4.880
n10802.in[0] (.names)                                            1.014     5.894
n10802.out[0] (.names)                                           0.261     6.155
n10823.in[0] (.names)                                            1.014     7.169
n10823.out[0] (.names)                                           0.261     7.430
n10832.in[1] (.names)                                            1.014     8.444
n10832.out[0] (.names)                                           0.261     8.705
n10835.in[1] (.names)                                            1.014     9.719
n10835.out[0] (.names)                                           0.261     9.980
n10670.in[1] (.names)                                            1.014    10.993
n10670.out[0] (.names)                                           0.261    11.254
n11396.in[3] (.names)                                            1.014    12.268
n11396.out[0] (.names)                                           0.261    12.529
n9910.in[1] (.names)                                             1.014    13.543
n9910.out[0] (.names)                                            0.261    13.804
n11360.in[0] (.names)                                            1.014    14.818
n11360.out[0] (.names)                                           0.261    15.079
n11399.in[0] (.names)                                            1.014    16.093
n11399.out[0] (.names)                                           0.261    16.354
n11400.in[0] (.names)                                            1.014    17.367
n11400.out[0] (.names)                                           0.261    17.628
n9885.in[0] (.names)                                             1.014    18.642
n9885.out[0] (.names)                                            0.261    18.903
n10159.in[0] (.names)                                            1.014    19.917
n10159.out[0] (.names)                                           0.261    20.178
n10148.in[1] (.names)                                            1.014    21.192
n10148.out[0] (.names)                                           0.261    21.453
n10149.in[1] (.names)                                            1.014    22.467
n10149.out[0] (.names)                                           0.261    22.728
n10152.in[1] (.names)                                            1.014    23.742
n10152.out[0] (.names)                                           0.261    24.003
n1462.in[0] (.names)                                             1.014    25.016
n1462.out[0] (.names)                                            0.261    25.277
n8608.in[0] (.names)                                             1.014    26.291
n8608.out[0] (.names)                                            0.261    26.552
n8610.in[0] (.names)                                             1.014    27.566
n8610.out[0] (.names)                                            0.261    27.827
n1852.in[2] (.names)                                             1.014    28.841
n1852.out[0] (.names)                                            0.261    29.102
n8575.in[1] (.names)                                             1.014    30.116
n8575.out[0] (.names)                                            0.261    30.377
n8576.in[1] (.names)                                             1.014    31.390
n8576.out[0] (.names)                                            0.261    31.651
n8605.in[0] (.names)                                             1.014    32.665
n8605.out[0] (.names)                                            0.261    32.926
n8609.in[2] (.names)                                             1.014    33.940
n8609.out[0] (.names)                                            0.261    34.201
n8611.in[0] (.names)                                             1.014    35.215
n8611.out[0] (.names)                                            0.261    35.476
n8615.in[1] (.names)                                             1.014    36.490
n8615.out[0] (.names)                                            0.261    36.751
n8620.in[0] (.names)                                             1.014    37.765
n8620.out[0] (.names)                                            0.261    38.026
n8616.in[1] (.names)                                             1.014    39.039
n8616.out[0] (.names)                                            0.261    39.300
n8617.in[1] (.names)                                             1.014    40.314
n8617.out[0] (.names)                                            0.261    40.575
n8618.in[0] (.names)                                             1.014    41.589
n8618.out[0] (.names)                                            0.261    41.850
n8628.in[2] (.names)                                             1.014    42.864
n8628.out[0] (.names)                                            0.261    43.125
n8630.in[2] (.names)                                             1.014    44.139
n8630.out[0] (.names)                                            0.261    44.400
n8631.in[1] (.names)                                             1.014    45.413
n8631.out[0] (.names)                                            0.261    45.674
n8365.in[0] (.names)                                             1.014    46.688
n8365.out[0] (.names)                                            0.261    46.949
n8825.in[0] (.names)                                             1.014    47.963
n8825.out[0] (.names)                                            0.261    48.224
n1838.in[0] (.names)                                             1.014    49.238
n1838.out[0] (.names)                                            0.261    49.499
n8360.in[1] (.names)                                             1.014    50.513
n8360.out[0] (.names)                                            0.261    50.774
n8416.in[0] (.names)                                             1.014    51.787
n8416.out[0] (.names)                                            0.261    52.048
n8417.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8417.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n10762.Q[0] (.latch clocked by pclk)
Endpoint  : n8826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10762.clk[0] (.latch)                                           1.014     1.014
n10762.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10819.in[0] (.names)                                            1.014     2.070
n10819.out[0] (.names)                                           0.261     2.331
n10788.in[0] (.names)                                            1.014     3.344
n10788.out[0] (.names)                                           0.261     3.605
n10789.in[0] (.names)                                            1.014     4.619
n10789.out[0] (.names)                                           0.261     4.880
n10802.in[0] (.names)                                            1.014     5.894
n10802.out[0] (.names)                                           0.261     6.155
n10823.in[0] (.names)                                            1.014     7.169
n10823.out[0] (.names)                                           0.261     7.430
n10832.in[1] (.names)                                            1.014     8.444
n10832.out[0] (.names)                                           0.261     8.705
n10835.in[1] (.names)                                            1.014     9.719
n10835.out[0] (.names)                                           0.261     9.980
n10670.in[1] (.names)                                            1.014    10.993
n10670.out[0] (.names)                                           0.261    11.254
n11396.in[3] (.names)                                            1.014    12.268
n11396.out[0] (.names)                                           0.261    12.529
n9910.in[1] (.names)                                             1.014    13.543
n9910.out[0] (.names)                                            0.261    13.804
n11360.in[0] (.names)                                            1.014    14.818
n11360.out[0] (.names)                                           0.261    15.079
n11399.in[0] (.names)                                            1.014    16.093
n11399.out[0] (.names)                                           0.261    16.354
n11400.in[0] (.names)                                            1.014    17.367
n11400.out[0] (.names)                                           0.261    17.628
n9885.in[0] (.names)                                             1.014    18.642
n9885.out[0] (.names)                                            0.261    18.903
n10159.in[0] (.names)                                            1.014    19.917
n10159.out[0] (.names)                                           0.261    20.178
n10148.in[1] (.names)                                            1.014    21.192
n10148.out[0] (.names)                                           0.261    21.453
n10149.in[1] (.names)                                            1.014    22.467
n10149.out[0] (.names)                                           0.261    22.728
n10152.in[1] (.names)                                            1.014    23.742
n10152.out[0] (.names)                                           0.261    24.003
n1462.in[0] (.names)                                             1.014    25.016
n1462.out[0] (.names)                                            0.261    25.277
n8608.in[0] (.names)                                             1.014    26.291
n8608.out[0] (.names)                                            0.261    26.552
n8610.in[0] (.names)                                             1.014    27.566
n8610.out[0] (.names)                                            0.261    27.827
n1852.in[2] (.names)                                             1.014    28.841
n1852.out[0] (.names)                                            0.261    29.102
n8575.in[1] (.names)                                             1.014    30.116
n8575.out[0] (.names)                                            0.261    30.377
n8576.in[1] (.names)                                             1.014    31.390
n8576.out[0] (.names)                                            0.261    31.651
n8605.in[0] (.names)                                             1.014    32.665
n8605.out[0] (.names)                                            0.261    32.926
n8609.in[2] (.names)                                             1.014    33.940
n8609.out[0] (.names)                                            0.261    34.201
n8611.in[0] (.names)                                             1.014    35.215
n8611.out[0] (.names)                                            0.261    35.476
n8615.in[1] (.names)                                             1.014    36.490
n8615.out[0] (.names)                                            0.261    36.751
n8620.in[0] (.names)                                             1.014    37.765
n8620.out[0] (.names)                                            0.261    38.026
n8616.in[1] (.names)                                             1.014    39.039
n8616.out[0] (.names)                                            0.261    39.300
n8617.in[1] (.names)                                             1.014    40.314
n8617.out[0] (.names)                                            0.261    40.575
n8618.in[0] (.names)                                             1.014    41.589
n8618.out[0] (.names)                                            0.261    41.850
n8628.in[2] (.names)                                             1.014    42.864
n8628.out[0] (.names)                                            0.261    43.125
n8630.in[2] (.names)                                             1.014    44.139
n8630.out[0] (.names)                                            0.261    44.400
n8631.in[1] (.names)                                             1.014    45.413
n8631.out[0] (.names)                                            0.261    45.674
n8365.in[0] (.names)                                             1.014    46.688
n8365.out[0] (.names)                                            0.261    46.949
n8825.in[0] (.names)                                             1.014    47.963
n8825.out[0] (.names)                                            0.261    48.224
n1838.in[0] (.names)                                             1.014    49.238
n1838.out[0] (.names)                                            0.261    49.499
n8360.in[1] (.names)                                             1.014    50.513
n8360.out[0] (.names)                                            0.261    50.774
n8416.in[0] (.names)                                             1.014    51.787
n8416.out[0] (.names)                                            0.261    52.048
n8826.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8826.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n1632.Q[0] (.latch clocked by pclk)
Endpoint  : n9834.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1632.clk[0] (.latch)                                            1.014     1.014
n1632.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11207.in[0] (.names)                                            1.014     2.070
n11207.out[0] (.names)                                           0.261     2.331
n11208.in[0] (.names)                                            1.014     3.344
n11208.out[0] (.names)                                           0.261     3.605
n10914.in[2] (.names)                                            1.014     4.619
n10914.out[0] (.names)                                           0.261     4.880
n10915.in[0] (.names)                                            1.014     5.894
n10915.out[0] (.names)                                           0.261     6.155
n11009.in[1] (.names)                                            1.014     7.169
n11009.out[0] (.names)                                           0.261     7.430
n11010.in[0] (.names)                                            1.014     8.444
n11010.out[0] (.names)                                           0.261     8.705
n11012.in[0] (.names)                                            1.014     9.719
n11012.out[0] (.names)                                           0.261     9.980
n10972.in[2] (.names)                                            1.014    10.993
n10972.out[0] (.names)                                           0.261    11.254
n10996.in[0] (.names)                                            1.014    12.268
n10996.out[0] (.names)                                           0.261    12.529
n11013.in[0] (.names)                                            1.014    13.543
n11013.out[0] (.names)                                           0.261    13.804
n10954.in[2] (.names)                                            1.014    14.818
n10954.out[0] (.names)                                           0.261    15.079
n10969.in[0] (.names)                                            1.014    16.093
n10969.out[0] (.names)                                           0.261    16.354
n10590.in[0] (.names)                                            1.014    17.367
n10590.out[0] (.names)                                           0.261    17.628
n11030.in[2] (.names)                                            1.014    18.642
n11030.out[0] (.names)                                           0.261    18.903
n11028.in[0] (.names)                                            1.014    19.917
n11028.out[0] (.names)                                           0.261    20.178
n11024.in[0] (.names)                                            1.014    21.192
n11024.out[0] (.names)                                           0.261    21.453
n11029.in[0] (.names)                                            1.014    22.467
n11029.out[0] (.names)                                           0.261    22.728
n1711.in[1] (.names)                                             1.014    23.742
n1711.out[0] (.names)                                            0.261    24.003
n11031.in[0] (.names)                                            1.014    25.016
n11031.out[0] (.names)                                           0.261    25.277
n11073.in[1] (.names)                                            1.014    26.291
n11073.out[0] (.names)                                           0.261    26.552
n11081.in[0] (.names)                                            1.014    27.566
n11081.out[0] (.names)                                           0.261    27.827
n11078.in[0] (.names)                                            1.014    28.841
n11078.out[0] (.names)                                           0.261    29.102
n10306.in[0] (.names)                                            1.014    30.116
n10306.out[0] (.names)                                           0.261    30.377
n11092.in[1] (.names)                                            1.014    31.390
n11092.out[0] (.names)                                           0.261    31.651
n11093.in[0] (.names)                                            1.014    32.665
n11093.out[0] (.names)                                           0.261    32.926
n11094.in[0] (.names)                                            1.014    33.940
n11094.out[0] (.names)                                           0.261    34.201
n11086.in[0] (.names)                                            1.014    35.215
n11086.out[0] (.names)                                           0.261    35.476
n11087.in[2] (.names)                                            1.014    36.490
n11087.out[0] (.names)                                           0.261    36.751
n11088.in[0] (.names)                                            1.014    37.765
n11088.out[0] (.names)                                           0.261    38.026
n8387.in[1] (.names)                                             1.014    39.039
n8387.out[0] (.names)                                            0.261    39.300
n10319.in[0] (.names)                                            1.014    40.314
n10319.out[0] (.names)                                           0.261    40.575
n10320.in[1] (.names)                                            1.014    41.589
n10320.out[0] (.names)                                           0.261    41.850
n10292.in[0] (.names)                                            1.014    42.864
n10292.out[0] (.names)                                           0.261    43.125
n10322.in[1] (.names)                                            1.014    44.139
n10322.out[0] (.names)                                           0.261    44.400
n10332.in[0] (.names)                                            1.014    45.413
n10332.out[0] (.names)                                           0.261    45.674
n11576.in[1] (.names)                                            1.014    46.688
n11576.out[0] (.names)                                           0.261    46.949
n11577.in[1] (.names)                                            1.014    47.963
n11577.out[0] (.names)                                           0.261    48.224
n1389.in[2] (.names)                                             1.014    49.238
n1389.out[0] (.names)                                            0.261    49.499
n9784.in[0] (.names)                                             1.014    50.513
n9784.out[0] (.names)                                            0.261    50.774
n9833.in[0] (.names)                                             1.014    51.787
n9833.out[0] (.names)                                            0.261    52.048
n9834.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9834.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n1261.Q[0] (.latch clocked by pclk)
Endpoint  : n9786.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1261.clk[0] (.latch)                                            1.014     1.014
n1261.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10928.in[0] (.names)                                            1.014     2.070
n10928.out[0] (.names)                                           0.261     2.331
n10929.in[1] (.names)                                            1.014     3.344
n10929.out[0] (.names)                                           0.261     3.605
n10923.in[0] (.names)                                            1.014     4.619
n10923.out[0] (.names)                                           0.261     4.880
n2363.in[1] (.names)                                             1.014     5.894
n2363.out[0] (.names)                                            0.261     6.155
n10096.in[0] (.names)                                            1.014     7.169
n10096.out[0] (.names)                                           0.261     7.430
n10141.in[0] (.names)                                            1.014     8.444
n10141.out[0] (.names)                                           0.261     8.705
n10158.in[0] (.names)                                            1.014     9.719
n10158.out[0] (.names)                                           0.261     9.980
n10160.in[0] (.names)                                            1.014    10.993
n10160.out[0] (.names)                                           0.261    11.254
n10168.in[2] (.names)                                            1.014    12.268
n10168.out[0] (.names)                                           0.261    12.529
n1515.in[1] (.names)                                             1.014    13.543
n1515.out[0] (.names)                                            0.261    13.804
n10169.in[1] (.names)                                            1.014    14.818
n10169.out[0] (.names)                                           0.261    15.079
n10151.in[0] (.names)                                            1.014    16.093
n10151.out[0] (.names)                                           0.261    16.354
n10170.in[0] (.names)                                            1.014    17.367
n10170.out[0] (.names)                                           0.261    17.628
n10171.in[0] (.names)                                            1.014    18.642
n10171.out[0] (.names)                                           0.261    18.903
n10172.in[3] (.names)                                            1.014    19.917
n10172.out[0] (.names)                                           0.261    20.178
n10190.in[0] (.names)                                            1.014    21.192
n10190.out[0] (.names)                                           0.261    21.453
n1374.in[0] (.names)                                             1.014    22.467
n1374.out[0] (.names)                                            0.261    22.728
n10508.in[1] (.names)                                            1.014    23.742
n10508.out[0] (.names)                                           0.261    24.003
n10191.in[1] (.names)                                            1.014    25.016
n10191.out[0] (.names)                                           0.261    25.277
n10192.in[1] (.names)                                            1.014    26.291
n10192.out[0] (.names)                                           0.261    26.552
n10194.in[1] (.names)                                            1.014    27.566
n10194.out[0] (.names)                                           0.261    27.827
n10195.in[0] (.names)                                            1.014    28.841
n10195.out[0] (.names)                                           0.261    29.102
n10204.in[3] (.names)                                            1.014    30.116
n10204.out[0] (.names)                                           0.261    30.377
n10206.in[1] (.names)                                            1.014    31.390
n10206.out[0] (.names)                                           0.261    31.651
n10214.in[0] (.names)                                            1.014    32.665
n10214.out[0] (.names)                                           0.261    32.926
n10209.in[1] (.names)                                            1.014    33.940
n10209.out[0] (.names)                                           0.261    34.201
n10210.in[0] (.names)                                            1.014    35.215
n10210.out[0] (.names)                                           0.261    35.476
n11750.in[0] (.names)                                            1.014    36.490
n11750.out[0] (.names)                                           0.261    36.751
n11751.in[0] (.names)                                            1.014    37.765
n11751.out[0] (.names)                                           0.261    38.026
n11752.in[0] (.names)                                            1.014    39.039
n11752.out[0] (.names)                                           0.261    39.300
n11753.in[0] (.names)                                            1.014    40.314
n11753.out[0] (.names)                                           0.261    40.575
n11754.in[0] (.names)                                            1.014    41.589
n11754.out[0] (.names)                                           0.261    41.850
n11755.in[0] (.names)                                            1.014    42.864
n11755.out[0] (.names)                                           0.261    43.125
n11762.in[0] (.names)                                            1.014    44.139
n11762.out[0] (.names)                                           0.261    44.400
n1791.in[0] (.names)                                             1.014    45.413
n1791.out[0] (.names)                                            0.261    45.674
n11764.in[0] (.names)                                            1.014    46.688
n11764.out[0] (.names)                                           0.261    46.949
n11767.in[1] (.names)                                            1.014    47.963
n11767.out[0] (.names)                                           0.261    48.224
n11771.in[1] (.names)                                            1.014    49.238
n11771.out[0] (.names)                                           0.261    49.499
n11787.in[2] (.names)                                            1.014    50.513
n11787.out[0] (.names)                                           0.261    50.774
n9785.in[1] (.names)                                             1.014    51.787
n9785.out[0] (.names)                                            0.261    52.048
n9786.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9786.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n1261.Q[0] (.latch clocked by pclk)
Endpoint  : n11732.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1261.clk[0] (.latch)                                            1.014     1.014
n1261.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10928.in[0] (.names)                                            1.014     2.070
n10928.out[0] (.names)                                           0.261     2.331
n10929.in[1] (.names)                                            1.014     3.344
n10929.out[0] (.names)                                           0.261     3.605
n10923.in[0] (.names)                                            1.014     4.619
n10923.out[0] (.names)                                           0.261     4.880
n2363.in[1] (.names)                                             1.014     5.894
n2363.out[0] (.names)                                            0.261     6.155
n10096.in[0] (.names)                                            1.014     7.169
n10096.out[0] (.names)                                           0.261     7.430
n10141.in[0] (.names)                                            1.014     8.444
n10141.out[0] (.names)                                           0.261     8.705
n10158.in[0] (.names)                                            1.014     9.719
n10158.out[0] (.names)                                           0.261     9.980
n10160.in[0] (.names)                                            1.014    10.993
n10160.out[0] (.names)                                           0.261    11.254
n10168.in[2] (.names)                                            1.014    12.268
n10168.out[0] (.names)                                           0.261    12.529
n1515.in[1] (.names)                                             1.014    13.543
n1515.out[0] (.names)                                            0.261    13.804
n10169.in[1] (.names)                                            1.014    14.818
n10169.out[0] (.names)                                           0.261    15.079
n10151.in[0] (.names)                                            1.014    16.093
n10151.out[0] (.names)                                           0.261    16.354
n10170.in[0] (.names)                                            1.014    17.367
n10170.out[0] (.names)                                           0.261    17.628
n10171.in[0] (.names)                                            1.014    18.642
n10171.out[0] (.names)                                           0.261    18.903
n10172.in[3] (.names)                                            1.014    19.917
n10172.out[0] (.names)                                           0.261    20.178
n10190.in[0] (.names)                                            1.014    21.192
n10190.out[0] (.names)                                           0.261    21.453
n1374.in[0] (.names)                                             1.014    22.467
n1374.out[0] (.names)                                            0.261    22.728
n10508.in[1] (.names)                                            1.014    23.742
n10508.out[0] (.names)                                           0.261    24.003
n10191.in[1] (.names)                                            1.014    25.016
n10191.out[0] (.names)                                           0.261    25.277
n10192.in[1] (.names)                                            1.014    26.291
n10192.out[0] (.names)                                           0.261    26.552
n10194.in[1] (.names)                                            1.014    27.566
n10194.out[0] (.names)                                           0.261    27.827
n10195.in[0] (.names)                                            1.014    28.841
n10195.out[0] (.names)                                           0.261    29.102
n10204.in[3] (.names)                                            1.014    30.116
n10204.out[0] (.names)                                           0.261    30.377
n10206.in[1] (.names)                                            1.014    31.390
n10206.out[0] (.names)                                           0.261    31.651
n10214.in[0] (.names)                                            1.014    32.665
n10214.out[0] (.names)                                           0.261    32.926
n10209.in[1] (.names)                                            1.014    33.940
n10209.out[0] (.names)                                           0.261    34.201
n10210.in[0] (.names)                                            1.014    35.215
n10210.out[0] (.names)                                           0.261    35.476
n11750.in[0] (.names)                                            1.014    36.490
n11750.out[0] (.names)                                           0.261    36.751
n11751.in[0] (.names)                                            1.014    37.765
n11751.out[0] (.names)                                           0.261    38.026
n11752.in[0] (.names)                                            1.014    39.039
n11752.out[0] (.names)                                           0.261    39.300
n11753.in[0] (.names)                                            1.014    40.314
n11753.out[0] (.names)                                           0.261    40.575
n11754.in[0] (.names)                                            1.014    41.589
n11754.out[0] (.names)                                           0.261    41.850
n11755.in[0] (.names)                                            1.014    42.864
n11755.out[0] (.names)                                           0.261    43.125
n11762.in[0] (.names)                                            1.014    44.139
n11762.out[0] (.names)                                           0.261    44.400
n1791.in[0] (.names)                                             1.014    45.413
n1791.out[0] (.names)                                            0.261    45.674
n11764.in[0] (.names)                                            1.014    46.688
n11764.out[0] (.names)                                           0.261    46.949
n11767.in[1] (.names)                                            1.014    47.963
n11767.out[0] (.names)                                           0.261    48.224
n11771.in[1] (.names)                                            1.014    49.238
n11771.out[0] (.names)                                           0.261    49.499
n11787.in[2] (.names)                                            1.014    50.513
n11787.out[0] (.names)                                           0.261    50.774
n9785.in[1] (.names)                                             1.014    51.787
n9785.out[0] (.names)                                            0.261    52.048
n11732.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11732.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n1261.Q[0] (.latch clocked by pclk)
Endpoint  : n2327.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1261.clk[0] (.latch)                                            1.014     1.014
n1261.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10928.in[0] (.names)                                            1.014     2.070
n10928.out[0] (.names)                                           0.261     2.331
n10929.in[1] (.names)                                            1.014     3.344
n10929.out[0] (.names)                                           0.261     3.605
n10923.in[0] (.names)                                            1.014     4.619
n10923.out[0] (.names)                                           0.261     4.880
n2363.in[1] (.names)                                             1.014     5.894
n2363.out[0] (.names)                                            0.261     6.155
n10096.in[0] (.names)                                            1.014     7.169
n10096.out[0] (.names)                                           0.261     7.430
n10141.in[0] (.names)                                            1.014     8.444
n10141.out[0] (.names)                                           0.261     8.705
n10158.in[0] (.names)                                            1.014     9.719
n10158.out[0] (.names)                                           0.261     9.980
n10160.in[0] (.names)                                            1.014    10.993
n10160.out[0] (.names)                                           0.261    11.254
n10168.in[2] (.names)                                            1.014    12.268
n10168.out[0] (.names)                                           0.261    12.529
n1515.in[1] (.names)                                             1.014    13.543
n1515.out[0] (.names)                                            0.261    13.804
n10169.in[1] (.names)                                            1.014    14.818
n10169.out[0] (.names)                                           0.261    15.079
n10151.in[0] (.names)                                            1.014    16.093
n10151.out[0] (.names)                                           0.261    16.354
n10170.in[0] (.names)                                            1.014    17.367
n10170.out[0] (.names)                                           0.261    17.628
n10171.in[0] (.names)                                            1.014    18.642
n10171.out[0] (.names)                                           0.261    18.903
n10172.in[3] (.names)                                            1.014    19.917
n10172.out[0] (.names)                                           0.261    20.178
n10190.in[0] (.names)                                            1.014    21.192
n10190.out[0] (.names)                                           0.261    21.453
n1374.in[0] (.names)                                             1.014    22.467
n1374.out[0] (.names)                                            0.261    22.728
n10508.in[1] (.names)                                            1.014    23.742
n10508.out[0] (.names)                                           0.261    24.003
n10191.in[1] (.names)                                            1.014    25.016
n10191.out[0] (.names)                                           0.261    25.277
n10192.in[1] (.names)                                            1.014    26.291
n10192.out[0] (.names)                                           0.261    26.552
n10194.in[1] (.names)                                            1.014    27.566
n10194.out[0] (.names)                                           0.261    27.827
n10195.in[0] (.names)                                            1.014    28.841
n10195.out[0] (.names)                                           0.261    29.102
n10204.in[3] (.names)                                            1.014    30.116
n10204.out[0] (.names)                                           0.261    30.377
n10206.in[1] (.names)                                            1.014    31.390
n10206.out[0] (.names)                                           0.261    31.651
n10214.in[0] (.names)                                            1.014    32.665
n10214.out[0] (.names)                                           0.261    32.926
n10209.in[1] (.names)                                            1.014    33.940
n10209.out[0] (.names)                                           0.261    34.201
n10210.in[0] (.names)                                            1.014    35.215
n10210.out[0] (.names)                                           0.261    35.476
n11750.in[0] (.names)                                            1.014    36.490
n11750.out[0] (.names)                                           0.261    36.751
n11751.in[0] (.names)                                            1.014    37.765
n11751.out[0] (.names)                                           0.261    38.026
n11752.in[0] (.names)                                            1.014    39.039
n11752.out[0] (.names)                                           0.261    39.300
n11753.in[0] (.names)                                            1.014    40.314
n11753.out[0] (.names)                                           0.261    40.575
n11754.in[0] (.names)                                            1.014    41.589
n11754.out[0] (.names)                                           0.261    41.850
n11755.in[0] (.names)                                            1.014    42.864
n11755.out[0] (.names)                                           0.261    43.125
n11762.in[0] (.names)                                            1.014    44.139
n11762.out[0] (.names)                                           0.261    44.400
n1791.in[0] (.names)                                             1.014    45.413
n1791.out[0] (.names)                                            0.261    45.674
n11896.in[0] (.names)                                            1.014    46.688
n11896.out[0] (.names)                                           0.261    46.949
n11897.in[0] (.names)                                            1.014    47.963
n11897.out[0] (.names)                                           0.261    48.224
n11898.in[1] (.names)                                            1.014    49.238
n11898.out[0] (.names)                                           0.261    49.499
n11899.in[1] (.names)                                            1.014    50.513
n11899.out[0] (.names)                                           0.261    50.774
n9792.in[1] (.names)                                             1.014    51.787
n9792.out[0] (.names)                                            0.261    52.048
n2327.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2327.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n1632.Q[0] (.latch clocked by pclk)
Endpoint  : n9173.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1632.clk[0] (.latch)                                            1.014     1.014
n1632.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11207.in[0] (.names)                                            1.014     2.070
n11207.out[0] (.names)                                           0.261     2.331
n11208.in[0] (.names)                                            1.014     3.344
n11208.out[0] (.names)                                           0.261     3.605
n10914.in[2] (.names)                                            1.014     4.619
n10914.out[0] (.names)                                           0.261     4.880
n11205.in[0] (.names)                                            1.014     5.894
n11205.out[0] (.names)                                           0.261     6.155
n11209.in[1] (.names)                                            1.014     7.169
n11209.out[0] (.names)                                           0.261     7.430
n1699.in[2] (.names)                                             1.014     8.444
n1699.out[0] (.names)                                            0.261     8.705
n8452.in[1] (.names)                                             1.014     9.719
n8452.out[0] (.names)                                            0.261     9.980
n8470.in[1] (.names)                                             1.014    10.993
n8470.out[0] (.names)                                            0.261    11.254
n8485.in[0] (.names)                                             1.014    12.268
n8485.out[0] (.names)                                            0.261    12.529
n8487.in[2] (.names)                                             1.014    13.543
n8487.out[0] (.names)                                            0.261    13.804
n1367.in[1] (.names)                                             1.014    14.818
n1367.out[0] (.names)                                            0.261    15.079
n8535.in[1] (.names)                                             1.014    16.093
n8535.out[0] (.names)                                            0.261    16.354
n8840.in[0] (.names)                                             1.014    17.367
n8840.out[0] (.names)                                            0.261    17.628
n8854.in[1] (.names)                                             1.014    18.642
n8854.out[0] (.names)                                            0.261    18.903
n8860.in[0] (.names)                                             1.014    19.917
n8860.out[0] (.names)                                            0.261    20.178
n8392.in[0] (.names)                                             1.014    21.192
n8392.out[0] (.names)                                            0.261    21.453
n8863.in[0] (.names)                                             1.014    22.467
n8863.out[0] (.names)                                            0.261    22.728
n8600.in[1] (.names)                                             1.014    23.742
n8600.out[0] (.names)                                            0.261    24.003
n1310.in[0] (.names)                                             1.014    25.016
n1310.out[0] (.names)                                            0.261    25.277
n8847.in[1] (.names)                                             1.014    26.291
n8847.out[0] (.names)                                            0.261    26.552
n8848.in[0] (.names)                                             1.014    27.566
n8848.out[0] (.names)                                            0.261    27.827
n8853.in[2] (.names)                                             1.014    28.841
n8853.out[0] (.names)                                            0.261    29.102
n8858.in[3] (.names)                                             1.014    30.116
n8858.out[0] (.names)                                            0.261    30.377
n8861.in[0] (.names)                                             1.014    31.390
n8861.out[0] (.names)                                            0.261    31.651
n8823.in[0] (.names)                                             1.014    32.665
n8823.out[0] (.names)                                            0.261    32.926
n8864.in[0] (.names)                                             1.014    33.940
n8864.out[0] (.names)                                            0.261    34.201
n8865.in[0] (.names)                                             1.014    35.215
n8865.out[0] (.names)                                            0.261    35.476
n8872.in[2] (.names)                                             1.014    36.490
n8872.out[0] (.names)                                            0.261    36.751
n8870.in[0] (.names)                                             1.014    37.765
n8870.out[0] (.names)                                            0.261    38.026
n8874.in[0] (.names)                                             1.014    39.039
n8874.out[0] (.names)                                            0.261    39.300
n8531.in[1] (.names)                                             1.014    40.314
n8531.out[0] (.names)                                            0.261    40.575
n8532.in[2] (.names)                                             1.014    41.589
n8532.out[0] (.names)                                            0.261    41.850
n8538.in[0] (.names)                                             1.014    42.864
n8538.out[0] (.names)                                            0.261    43.125
n8552.in[1] (.names)                                             1.014    44.139
n8552.out[0] (.names)                                            0.261    44.400
n8543.in[0] (.names)                                             1.014    45.413
n8543.out[0] (.names)                                            0.261    45.674
n8546.in[0] (.names)                                             1.014    46.688
n8546.out[0] (.names)                                            0.261    46.949
n8555.in[0] (.names)                                             1.014    47.963
n8555.out[0] (.names)                                            0.261    48.224
n9616.in[2] (.names)                                             1.014    49.238
n9616.out[0] (.names)                                            0.261    49.499
n1788.in[2] (.names)                                             1.014    50.513
n1788.out[0] (.names)                                            0.261    50.774
n9176.in[0] (.names)                                             1.014    51.787
n9176.out[0] (.names)                                            0.261    52.048
n9173.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9173.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n1632.Q[0] (.latch clocked by pclk)
Endpoint  : n1371.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1632.clk[0] (.latch)                                            1.014     1.014
n1632.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11207.in[0] (.names)                                            1.014     2.070
n11207.out[0] (.names)                                           0.261     2.331
n11208.in[0] (.names)                                            1.014     3.344
n11208.out[0] (.names)                                           0.261     3.605
n10914.in[2] (.names)                                            1.014     4.619
n10914.out[0] (.names)                                           0.261     4.880
n11205.in[0] (.names)                                            1.014     5.894
n11205.out[0] (.names)                                           0.261     6.155
n11209.in[1] (.names)                                            1.014     7.169
n11209.out[0] (.names)                                           0.261     7.430
n1699.in[2] (.names)                                             1.014     8.444
n1699.out[0] (.names)                                            0.261     8.705
n8452.in[1] (.names)                                             1.014     9.719
n8452.out[0] (.names)                                            0.261     9.980
n8470.in[1] (.names)                                             1.014    10.993
n8470.out[0] (.names)                                            0.261    11.254
n8485.in[0] (.names)                                             1.014    12.268
n8485.out[0] (.names)                                            0.261    12.529
n8487.in[2] (.names)                                             1.014    13.543
n8487.out[0] (.names)                                            0.261    13.804
n1367.in[1] (.names)                                             1.014    14.818
n1367.out[0] (.names)                                            0.261    15.079
n8535.in[1] (.names)                                             1.014    16.093
n8535.out[0] (.names)                                            0.261    16.354
n8840.in[0] (.names)                                             1.014    17.367
n8840.out[0] (.names)                                            0.261    17.628
n8854.in[1] (.names)                                             1.014    18.642
n8854.out[0] (.names)                                            0.261    18.903
n8860.in[0] (.names)                                             1.014    19.917
n8860.out[0] (.names)                                            0.261    20.178
n8392.in[0] (.names)                                             1.014    21.192
n8392.out[0] (.names)                                            0.261    21.453
n8863.in[0] (.names)                                             1.014    22.467
n8863.out[0] (.names)                                            0.261    22.728
n8600.in[1] (.names)                                             1.014    23.742
n8600.out[0] (.names)                                            0.261    24.003
n1310.in[0] (.names)                                             1.014    25.016
n1310.out[0] (.names)                                            0.261    25.277
n8847.in[1] (.names)                                             1.014    26.291
n8847.out[0] (.names)                                            0.261    26.552
n8848.in[0] (.names)                                             1.014    27.566
n8848.out[0] (.names)                                            0.261    27.827
n8853.in[2] (.names)                                             1.014    28.841
n8853.out[0] (.names)                                            0.261    29.102
n8858.in[3] (.names)                                             1.014    30.116
n8858.out[0] (.names)                                            0.261    30.377
n8861.in[0] (.names)                                             1.014    31.390
n8861.out[0] (.names)                                            0.261    31.651
n8823.in[0] (.names)                                             1.014    32.665
n8823.out[0] (.names)                                            0.261    32.926
n8864.in[0] (.names)                                             1.014    33.940
n8864.out[0] (.names)                                            0.261    34.201
n8865.in[0] (.names)                                             1.014    35.215
n8865.out[0] (.names)                                            0.261    35.476
n8872.in[2] (.names)                                             1.014    36.490
n8872.out[0] (.names)                                            0.261    36.751
n8870.in[0] (.names)                                             1.014    37.765
n8870.out[0] (.names)                                            0.261    38.026
n8874.in[0] (.names)                                             1.014    39.039
n8874.out[0] (.names)                                            0.261    39.300
n8531.in[1] (.names)                                             1.014    40.314
n8531.out[0] (.names)                                            0.261    40.575
n8532.in[2] (.names)                                             1.014    41.589
n8532.out[0] (.names)                                            0.261    41.850
n8538.in[0] (.names)                                             1.014    42.864
n8538.out[0] (.names)                                            0.261    43.125
n8552.in[1] (.names)                                             1.014    44.139
n8552.out[0] (.names)                                            0.261    44.400
n8543.in[0] (.names)                                             1.014    45.413
n8543.out[0] (.names)                                            0.261    45.674
n8546.in[0] (.names)                                             1.014    46.688
n8546.out[0] (.names)                                            0.261    46.949
n8555.in[0] (.names)                                             1.014    47.963
n8555.out[0] (.names)                                            0.261    48.224
n9616.in[2] (.names)                                             1.014    49.238
n9616.out[0] (.names)                                            0.261    49.499
n1788.in[2] (.names)                                             1.014    50.513
n1788.out[0] (.names)                                            0.261    50.774
n1826.in[3] (.names)                                             1.014    51.787
n1826.out[0] (.names)                                            0.261    52.048
n1371.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1371.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n1632.Q[0] (.latch clocked by pclk)
Endpoint  : n9624.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1632.clk[0] (.latch)                                            1.014     1.014
n1632.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11207.in[0] (.names)                                            1.014     2.070
n11207.out[0] (.names)                                           0.261     2.331
n11208.in[0] (.names)                                            1.014     3.344
n11208.out[0] (.names)                                           0.261     3.605
n10914.in[2] (.names)                                            1.014     4.619
n10914.out[0] (.names)                                           0.261     4.880
n11205.in[0] (.names)                                            1.014     5.894
n11205.out[0] (.names)                                           0.261     6.155
n11209.in[1] (.names)                                            1.014     7.169
n11209.out[0] (.names)                                           0.261     7.430
n1699.in[2] (.names)                                             1.014     8.444
n1699.out[0] (.names)                                            0.261     8.705
n8452.in[1] (.names)                                             1.014     9.719
n8452.out[0] (.names)                                            0.261     9.980
n8470.in[1] (.names)                                             1.014    10.993
n8470.out[0] (.names)                                            0.261    11.254
n8485.in[0] (.names)                                             1.014    12.268
n8485.out[0] (.names)                                            0.261    12.529
n8487.in[2] (.names)                                             1.014    13.543
n8487.out[0] (.names)                                            0.261    13.804
n1367.in[1] (.names)                                             1.014    14.818
n1367.out[0] (.names)                                            0.261    15.079
n8535.in[1] (.names)                                             1.014    16.093
n8535.out[0] (.names)                                            0.261    16.354
n8840.in[0] (.names)                                             1.014    17.367
n8840.out[0] (.names)                                            0.261    17.628
n8854.in[1] (.names)                                             1.014    18.642
n8854.out[0] (.names)                                            0.261    18.903
n8860.in[0] (.names)                                             1.014    19.917
n8860.out[0] (.names)                                            0.261    20.178
n8392.in[0] (.names)                                             1.014    21.192
n8392.out[0] (.names)                                            0.261    21.453
n8863.in[0] (.names)                                             1.014    22.467
n8863.out[0] (.names)                                            0.261    22.728
n8600.in[1] (.names)                                             1.014    23.742
n8600.out[0] (.names)                                            0.261    24.003
n1310.in[0] (.names)                                             1.014    25.016
n1310.out[0] (.names)                                            0.261    25.277
n8847.in[1] (.names)                                             1.014    26.291
n8847.out[0] (.names)                                            0.261    26.552
n8848.in[0] (.names)                                             1.014    27.566
n8848.out[0] (.names)                                            0.261    27.827
n8853.in[2] (.names)                                             1.014    28.841
n8853.out[0] (.names)                                            0.261    29.102
n8858.in[3] (.names)                                             1.014    30.116
n8858.out[0] (.names)                                            0.261    30.377
n8861.in[0] (.names)                                             1.014    31.390
n8861.out[0] (.names)                                            0.261    31.651
n8823.in[0] (.names)                                             1.014    32.665
n8823.out[0] (.names)                                            0.261    32.926
n8864.in[0] (.names)                                             1.014    33.940
n8864.out[0] (.names)                                            0.261    34.201
n8865.in[0] (.names)                                             1.014    35.215
n8865.out[0] (.names)                                            0.261    35.476
n8872.in[2] (.names)                                             1.014    36.490
n8872.out[0] (.names)                                            0.261    36.751
n8870.in[0] (.names)                                             1.014    37.765
n8870.out[0] (.names)                                            0.261    38.026
n8874.in[0] (.names)                                             1.014    39.039
n8874.out[0] (.names)                                            0.261    39.300
n8531.in[1] (.names)                                             1.014    40.314
n8531.out[0] (.names)                                            0.261    40.575
n8532.in[2] (.names)                                             1.014    41.589
n8532.out[0] (.names)                                            0.261    41.850
n8538.in[0] (.names)                                             1.014    42.864
n8538.out[0] (.names)                                            0.261    43.125
n8552.in[1] (.names)                                             1.014    44.139
n8552.out[0] (.names)                                            0.261    44.400
n8543.in[0] (.names)                                             1.014    45.413
n8543.out[0] (.names)                                            0.261    45.674
n8546.in[0] (.names)                                             1.014    46.688
n8546.out[0] (.names)                                            0.261    46.949
n8555.in[0] (.names)                                             1.014    47.963
n8555.out[0] (.names)                                            0.261    48.224
n9616.in[2] (.names)                                             1.014    49.238
n9616.out[0] (.names)                                            0.261    49.499
n1788.in[2] (.names)                                             1.014    50.513
n1788.out[0] (.names)                                            0.261    50.774
n1826.in[3] (.names)                                             1.014    51.787
n1826.out[0] (.names)                                            0.261    52.048
n9624.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9624.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n3841.Q[0] (.latch clocked by pclk)
Endpoint  : n6945.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3841.clk[0] (.latch)                                            1.014     1.014
n3841.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1626.in[0] (.names)                                             1.014     2.070
n1626.out[0] (.names)                                            0.261     2.331
n4647.in[0] (.names)                                             1.014     3.344
n4647.out[0] (.names)                                            0.261     3.605
n4651.in[1] (.names)                                             1.014     4.619
n4651.out[0] (.names)                                            0.261     4.880
n4655.in[1] (.names)                                             1.014     5.894
n4655.out[0] (.names)                                            0.261     6.155
n4632.in[0] (.names)                                             1.014     7.169
n4632.out[0] (.names)                                            0.261     7.430
n4579.in[0] (.names)                                             1.014     8.444
n4579.out[0] (.names)                                            0.261     8.705
n4580.in[0] (.names)                                             1.014     9.719
n4580.out[0] (.names)                                            0.261     9.980
n1571.in[0] (.names)                                             1.014    10.993
n1571.out[0] (.names)                                            0.261    11.254
n4522.in[0] (.names)                                             1.014    12.268
n4522.out[0] (.names)                                            0.261    12.529
n4523.in[0] (.names)                                             1.014    13.543
n4523.out[0] (.names)                                            0.261    13.804
n4524.in[3] (.names)                                             1.014    14.818
n4524.out[0] (.names)                                            0.261    15.079
n4519.in[0] (.names)                                             1.014    16.093
n4519.out[0] (.names)                                            0.261    16.354
n4324.in[0] (.names)                                             1.014    17.367
n4324.out[0] (.names)                                            0.261    17.628
n4521.in[0] (.names)                                             1.014    18.642
n4521.out[0] (.names)                                            0.261    18.903
n4530.in[1] (.names)                                             1.014    19.917
n4530.out[0] (.names)                                            0.261    20.178
n4531.in[1] (.names)                                             1.014    21.192
n4531.out[0] (.names)                                            0.261    21.453
n4534.in[2] (.names)                                             1.014    22.467
n4534.out[0] (.names)                                            0.261    22.728
n4497.in[1] (.names)                                             1.014    23.742
n4497.out[0] (.names)                                            0.261    24.003
n4536.in[2] (.names)                                             1.014    25.016
n4536.out[0] (.names)                                            0.261    25.277
n4537.in[2] (.names)                                             1.014    26.291
n4537.out[0] (.names)                                            0.261    26.552
n4499.in[2] (.names)                                             1.014    27.566
n4499.out[0] (.names)                                            0.261    27.827
n4544.in[0] (.names)                                             1.014    28.841
n4544.out[0] (.names)                                            0.261    29.102
n8243.in[1] (.names)                                             1.014    30.116
n8243.out[0] (.names)                                            0.261    30.377
n8203.in[1] (.names)                                             1.014    31.390
n8203.out[0] (.names)                                            0.261    31.651
n6168.in[1] (.names)                                             1.014    32.665
n6168.out[0] (.names)                                            0.261    32.926
n8257.in[1] (.names)                                             1.014    33.940
n8257.out[0] (.names)                                            0.261    34.201
n4308.in[2] (.names)                                             1.014    35.215
n4308.out[0] (.names)                                            0.261    35.476
n8258.in[1] (.names)                                             1.014    36.490
n8258.out[0] (.names)                                            0.261    36.751
n1994.in[0] (.names)                                             1.014    37.765
n1994.out[0] (.names)                                            0.261    38.026
n6936.in[0] (.names)                                             1.014    39.039
n6936.out[0] (.names)                                            0.261    39.300
n6939.in[0] (.names)                                             1.014    40.314
n6939.out[0] (.names)                                            0.261    40.575
n6276.in[2] (.names)                                             1.014    41.589
n6276.out[0] (.names)                                            0.261    41.850
n6215.in[0] (.names)                                             1.014    42.864
n6215.out[0] (.names)                                            0.261    43.125
n7141.in[1] (.names)                                             1.014    44.139
n7141.out[0] (.names)                                            0.261    44.400
n7007.in[0] (.names)                                             1.014    45.413
n7007.out[0] (.names)                                            0.261    45.674
n7114.in[0] (.names)                                             1.014    46.688
n7114.out[0] (.names)                                            0.261    46.949
n7146.in[1] (.names)                                             1.014    47.963
n7146.out[0] (.names)                                            0.261    48.224
n7006.in[0] (.names)                                             1.014    49.238
n7006.out[0] (.names)                                            0.261    49.499
n7008.in[0] (.names)                                             1.014    50.513
n7008.out[0] (.names)                                            0.261    50.774
n7009.in[2] (.names)                                             1.014    51.787
n7009.out[0] (.names)                                            0.261    52.048
n6945.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6945.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n3841.Q[0] (.latch clocked by pclk)
Endpoint  : n6482.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3841.clk[0] (.latch)                                            1.014     1.014
n3841.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1626.in[0] (.names)                                             1.014     2.070
n1626.out[0] (.names)                                            0.261     2.331
n4647.in[0] (.names)                                             1.014     3.344
n4647.out[0] (.names)                                            0.261     3.605
n4651.in[1] (.names)                                             1.014     4.619
n4651.out[0] (.names)                                            0.261     4.880
n4655.in[1] (.names)                                             1.014     5.894
n4655.out[0] (.names)                                            0.261     6.155
n4632.in[0] (.names)                                             1.014     7.169
n4632.out[0] (.names)                                            0.261     7.430
n4579.in[0] (.names)                                             1.014     8.444
n4579.out[0] (.names)                                            0.261     8.705
n4580.in[0] (.names)                                             1.014     9.719
n4580.out[0] (.names)                                            0.261     9.980
n1571.in[0] (.names)                                             1.014    10.993
n1571.out[0] (.names)                                            0.261    11.254
n4522.in[0] (.names)                                             1.014    12.268
n4522.out[0] (.names)                                            0.261    12.529
n4523.in[0] (.names)                                             1.014    13.543
n4523.out[0] (.names)                                            0.261    13.804
n4524.in[3] (.names)                                             1.014    14.818
n4524.out[0] (.names)                                            0.261    15.079
n4519.in[0] (.names)                                             1.014    16.093
n4519.out[0] (.names)                                            0.261    16.354
n4324.in[0] (.names)                                             1.014    17.367
n4324.out[0] (.names)                                            0.261    17.628
n4521.in[0] (.names)                                             1.014    18.642
n4521.out[0] (.names)                                            0.261    18.903
n4530.in[1] (.names)                                             1.014    19.917
n4530.out[0] (.names)                                            0.261    20.178
n4531.in[1] (.names)                                             1.014    21.192
n4531.out[0] (.names)                                            0.261    21.453
n4534.in[2] (.names)                                             1.014    22.467
n4534.out[0] (.names)                                            0.261    22.728
n4497.in[1] (.names)                                             1.014    23.742
n4497.out[0] (.names)                                            0.261    24.003
n4536.in[2] (.names)                                             1.014    25.016
n4536.out[0] (.names)                                            0.261    25.277
n4537.in[2] (.names)                                             1.014    26.291
n4537.out[0] (.names)                                            0.261    26.552
n4499.in[2] (.names)                                             1.014    27.566
n4499.out[0] (.names)                                            0.261    27.827
n4544.in[0] (.names)                                             1.014    28.841
n4544.out[0] (.names)                                            0.261    29.102
n8243.in[1] (.names)                                             1.014    30.116
n8243.out[0] (.names)                                            0.261    30.377
n8203.in[1] (.names)                                             1.014    31.390
n8203.out[0] (.names)                                            0.261    31.651
n6168.in[1] (.names)                                             1.014    32.665
n6168.out[0] (.names)                                            0.261    32.926
n8257.in[1] (.names)                                             1.014    33.940
n8257.out[0] (.names)                                            0.261    34.201
n4308.in[2] (.names)                                             1.014    35.215
n4308.out[0] (.names)                                            0.261    35.476
n8258.in[1] (.names)                                             1.014    36.490
n8258.out[0] (.names)                                            0.261    36.751
n1994.in[0] (.names)                                             1.014    37.765
n1994.out[0] (.names)                                            0.261    38.026
n6936.in[0] (.names)                                             1.014    39.039
n6936.out[0] (.names)                                            0.261    39.300
n6939.in[0] (.names)                                             1.014    40.314
n6939.out[0] (.names)                                            0.261    40.575
n6276.in[2] (.names)                                             1.014    41.589
n6276.out[0] (.names)                                            0.261    41.850
n6215.in[0] (.names)                                             1.014    42.864
n6215.out[0] (.names)                                            0.261    43.125
n7141.in[1] (.names)                                             1.014    44.139
n7141.out[0] (.names)                                            0.261    44.400
n7007.in[0] (.names)                                             1.014    45.413
n7007.out[0] (.names)                                            0.261    45.674
n7114.in[0] (.names)                                             1.014    46.688
n7114.out[0] (.names)                                            0.261    46.949
n7146.in[1] (.names)                                             1.014    47.963
n7146.out[0] (.names)                                            0.261    48.224
n7006.in[0] (.names)                                             1.014    49.238
n7006.out[0] (.names)                                            0.261    49.499
n6199.in[1] (.names)                                             1.014    50.513
n6199.out[0] (.names)                                            0.261    50.774
n6481.in[0] (.names)                                             1.014    51.787
n6481.out[0] (.names)                                            0.261    52.048
n6482.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6482.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n11578.Q[0] (.latch clocked by pclk)
Endpoint  : n4668.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11578.clk[0] (.latch)                                           1.014     1.014
n11578.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11585.in[0] (.names)                                            1.014     2.070
n11585.out[0] (.names)                                           0.261     2.331
n11590.in[0] (.names)                                            1.014     3.344
n11590.out[0] (.names)                                           0.261     3.605
n11591.in[1] (.names)                                            1.014     4.619
n11591.out[0] (.names)                                           0.261     4.880
n11592.in[2] (.names)                                            1.014     5.894
n11592.out[0] (.names)                                           0.261     6.155
n1596.in[1] (.names)                                             1.014     7.169
n1596.out[0] (.names)                                            0.261     7.430
n11593.in[0] (.names)                                            1.014     8.444
n11593.out[0] (.names)                                           0.261     8.705
n11583.in[0] (.names)                                            1.014     9.719
n11583.out[0] (.names)                                           0.261     9.980
n11579.in[1] (.names)                                            1.014    10.993
n11579.out[0] (.names)                                           0.261    11.254
n11581.in[0] (.names)                                            1.014    12.268
n11581.out[0] (.names)                                           0.261    12.529
n11597.in[2] (.names)                                            1.014    13.543
n11597.out[0] (.names)                                           0.261    13.804
n11598.in[0] (.names)                                            1.014    14.818
n11598.out[0] (.names)                                           0.261    15.079
n11582.in[0] (.names)                                            1.014    16.093
n11582.out[0] (.names)                                           0.261    16.354
n11584.in[0] (.names)                                            1.014    17.367
n11584.out[0] (.names)                                           0.261    17.628
n11913.in[0] (.names)                                            1.014    18.642
n11913.out[0] (.names)                                           0.261    18.903
n11914.in[1] (.names)                                            1.014    19.917
n11914.out[0] (.names)                                           0.261    20.178
n11942.in[0] (.names)                                            1.014    21.192
n11942.out[0] (.names)                                           0.261    21.453
n11943.in[1] (.names)                                            1.014    22.467
n11943.out[0] (.names)                                           0.261    22.728
n11925.in[0] (.names)                                            1.014    23.742
n11925.out[0] (.names)                                           0.261    24.003
n10478.in[0] (.names)                                            1.014    25.016
n10478.out[0] (.names)                                           0.261    25.277
n11926.in[0] (.names)                                            1.014    26.291
n11926.out[0] (.names)                                           0.261    26.552
n11927.in[1] (.names)                                            1.014    27.566
n11927.out[0] (.names)                                           0.261    27.827
n8378.in[0] (.names)                                             1.014    28.841
n8378.out[0] (.names)                                            0.261    29.102
n11928.in[0] (.names)                                            1.014    30.116
n11928.out[0] (.names)                                           0.261    30.377
n11929.in[0] (.names)                                            1.014    31.390
n11929.out[0] (.names)                                           0.261    31.651
n11959.in[0] (.names)                                            1.014    32.665
n11959.out[0] (.names)                                           0.261    32.926
n11954.in[0] (.names)                                            1.014    33.940
n11954.out[0] (.names)                                           0.261    34.201
n11955.in[0] (.names)                                            1.014    35.215
n11955.out[0] (.names)                                           0.261    35.476
n11956.in[0] (.names)                                            1.014    36.490
n11956.out[0] (.names)                                           0.261    36.751
n11960.in[2] (.names)                                            1.014    37.765
n11960.out[0] (.names)                                           0.261    38.026
n11843.in[0] (.names)                                            1.014    39.039
n11843.out[0] (.names)                                           0.261    39.300
n11963.in[0] (.names)                                            1.014    40.314
n11963.out[0] (.names)                                           0.261    40.575
n11966.in[1] (.names)                                            1.014    41.589
n11966.out[0] (.names)                                           0.261    41.850
n11916.in[0] (.names)                                            1.014    42.864
n11916.out[0] (.names)                                           0.261    43.125
n8379.in[3] (.names)                                             1.014    44.139
n8379.out[0] (.names)                                            0.261    44.400
n4452.in[1] (.names)                                             1.014    45.413
n4452.out[0] (.names)                                            0.261    45.674
n4453.in[1] (.names)                                             1.014    46.688
n4453.out[0] (.names)                                            0.261    46.949
n4460.in[1] (.names)                                             1.014    47.963
n4460.out[0] (.names)                                            0.261    48.224
n1513.in[2] (.names)                                             1.014    49.238
n1513.out[0] (.names)                                            0.261    49.499
n1998.in[0] (.names)                                             1.014    50.513
n1998.out[0] (.names)                                            0.261    50.774
n4461.in[0] (.names)                                             1.014    51.787
n4461.out[0] (.names)                                            0.261    52.048
n4668.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4668.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n1632.Q[0] (.latch clocked by pclk)
Endpoint  : n10913.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1632.clk[0] (.latch)                                            1.014     1.014
n1632.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11207.in[0] (.names)                                            1.014     2.070
n11207.out[0] (.names)                                           0.261     2.331
n11208.in[0] (.names)                                            1.014     3.344
n11208.out[0] (.names)                                           0.261     3.605
n10914.in[2] (.names)                                            1.014     4.619
n10914.out[0] (.names)                                           0.261     4.880
n10915.in[0] (.names)                                            1.014     5.894
n10915.out[0] (.names)                                           0.261     6.155
n11009.in[1] (.names)                                            1.014     7.169
n11009.out[0] (.names)                                           0.261     7.430
n11010.in[0] (.names)                                            1.014     8.444
n11010.out[0] (.names)                                           0.261     8.705
n11012.in[0] (.names)                                            1.014     9.719
n11012.out[0] (.names)                                           0.261     9.980
n10972.in[2] (.names)                                            1.014    10.993
n10972.out[0] (.names)                                           0.261    11.254
n10996.in[0] (.names)                                            1.014    12.268
n10996.out[0] (.names)                                           0.261    12.529
n11013.in[0] (.names)                                            1.014    13.543
n11013.out[0] (.names)                                           0.261    13.804
n10954.in[2] (.names)                                            1.014    14.818
n10954.out[0] (.names)                                           0.261    15.079
n10969.in[0] (.names)                                            1.014    16.093
n10969.out[0] (.names)                                           0.261    16.354
n10590.in[0] (.names)                                            1.014    17.367
n10590.out[0] (.names)                                           0.261    17.628
n11030.in[2] (.names)                                            1.014    18.642
n11030.out[0] (.names)                                           0.261    18.903
n11028.in[0] (.names)                                            1.014    19.917
n11028.out[0] (.names)                                           0.261    20.178
n11024.in[0] (.names)                                            1.014    21.192
n11024.out[0] (.names)                                           0.261    21.453
n11029.in[0] (.names)                                            1.014    22.467
n11029.out[0] (.names)                                           0.261    22.728
n1711.in[1] (.names)                                             1.014    23.742
n1711.out[0] (.names)                                            0.261    24.003
n11031.in[0] (.names)                                            1.014    25.016
n11031.out[0] (.names)                                           0.261    25.277
n11073.in[1] (.names)                                            1.014    26.291
n11073.out[0] (.names)                                           0.261    26.552
n11081.in[0] (.names)                                            1.014    27.566
n11081.out[0] (.names)                                           0.261    27.827
n11078.in[0] (.names)                                            1.014    28.841
n11078.out[0] (.names)                                           0.261    29.102
n10306.in[0] (.names)                                            1.014    30.116
n10306.out[0] (.names)                                           0.261    30.377
n11092.in[1] (.names)                                            1.014    31.390
n11092.out[0] (.names)                                           0.261    31.651
n11093.in[0] (.names)                                            1.014    32.665
n11093.out[0] (.names)                                           0.261    32.926
n11094.in[0] (.names)                                            1.014    33.940
n11094.out[0] (.names)                                           0.261    34.201
n11086.in[0] (.names)                                            1.014    35.215
n11086.out[0] (.names)                                           0.261    35.476
n11087.in[2] (.names)                                            1.014    36.490
n11087.out[0] (.names)                                           0.261    36.751
n11088.in[0] (.names)                                            1.014    37.765
n11088.out[0] (.names)                                           0.261    38.026
n11035.in[0] (.names)                                            1.014    39.039
n11035.out[0] (.names)                                           0.261    39.300
n11036.in[2] (.names)                                            1.014    40.314
n11036.out[0] (.names)                                           0.261    40.575
n11051.in[2] (.names)                                            1.014    41.589
n11051.out[0] (.names)                                           0.261    41.850
n11050.in[0] (.names)                                            1.014    42.864
n11050.out[0] (.names)                                           0.261    43.125
n11049.in[0] (.names)                                            1.014    44.139
n11049.out[0] (.names)                                           0.261    44.400
n1573.in[0] (.names)                                             1.014    45.413
n1573.out[0] (.names)                                            0.261    45.674
n11055.in[0] (.names)                                            1.014    46.688
n11055.out[0] (.names)                                           0.261    46.949
n10767.in[1] (.names)                                            1.014    47.963
n10767.out[0] (.names)                                           0.261    48.224
n10768.in[1] (.names)                                            1.014    49.238
n10768.out[0] (.names)                                           0.261    49.499
n10771.in[1] (.names)                                            1.014    50.513
n10771.out[0] (.names)                                           0.261    50.774
n10082.in[1] (.names)                                            1.014    51.787
n10082.out[0] (.names)                                           0.261    52.048
n10913.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10913.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n1228.Q[0] (.latch clocked by pclk)
Endpoint  : n1868.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1228.clk[0] (.latch)                                            1.014     1.014
n1228.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3800.in[0] (.names)                                             1.014     2.070
n3800.out[0] (.names)                                            0.261     2.331
n3802.in[0] (.names)                                             1.014     3.344
n3802.out[0] (.names)                                            0.261     3.605
n3795.in[0] (.names)                                             1.014     4.619
n3795.out[0] (.names)                                            0.261     4.880
n3796.in[0] (.names)                                             1.014     5.894
n3796.out[0] (.names)                                            0.261     6.155
n3797.in[1] (.names)                                             1.014     7.169
n3797.out[0] (.names)                                            0.261     7.430
n3836.in[1] (.names)                                             1.014     8.444
n3836.out[0] (.names)                                            0.261     8.705
n3839.in[1] (.names)                                             1.014     9.719
n3839.out[0] (.names)                                            0.261     9.980
n3736.in[0] (.names)                                             1.014    10.993
n3736.out[0] (.names)                                            0.261    11.254
n3737.in[3] (.names)                                             1.014    12.268
n3737.out[0] (.names)                                            0.261    12.529
n3731.in[0] (.names)                                             1.014    13.543
n3731.out[0] (.names)                                            0.261    13.804
n3734.in[0] (.names)                                             1.014    14.818
n3734.out[0] (.names)                                            0.261    15.079
n3738.in[0] (.names)                                             1.014    16.093
n3738.out[0] (.names)                                            0.261    16.354
n3732.in[0] (.names)                                             1.014    17.367
n3732.out[0] (.names)                                            0.261    17.628
n3740.in[1] (.names)                                             1.014    18.642
n3740.out[0] (.names)                                            0.261    18.903
n1931.in[0] (.names)                                             1.014    19.917
n1931.out[0] (.names)                                            0.261    20.178
n3840.in[0] (.names)                                             1.014    21.192
n3840.out[0] (.names)                                            0.261    21.453
n3842.in[0] (.names)                                             1.014    22.467
n3842.out[0] (.names)                                            0.261    22.728
n3845.in[1] (.names)                                             1.014    23.742
n3845.out[0] (.names)                                            0.261    24.003
n3660.in[2] (.names)                                             1.014    25.016
n3660.out[0] (.names)                                            0.261    25.277
n3743.in[0] (.names)                                             1.014    26.291
n3743.out[0] (.names)                                            0.261    26.552
n1955.in[1] (.names)                                             1.014    27.566
n1955.out[0] (.names)                                            0.261    27.827
n3174.in[1] (.names)                                             1.014    28.841
n3174.out[0] (.names)                                            0.261    29.102
n3176.in[2] (.names)                                             1.014    30.116
n3176.out[0] (.names)                                            0.261    30.377
n3177.in[1] (.names)                                             1.014    31.390
n3177.out[0] (.names)                                            0.261    31.651
n3178.in[0] (.names)                                             1.014    32.665
n3178.out[0] (.names)                                            0.261    32.926
n3183.in[2] (.names)                                             1.014    33.940
n3183.out[0] (.names)                                            0.261    34.201
n3185.in[1] (.names)                                             1.014    35.215
n3185.out[0] (.names)                                            0.261    35.476
n2827.in[2] (.names)                                             1.014    36.490
n2827.out[0] (.names)                                            0.261    36.751
n3181.in[0] (.names)                                             1.014    37.765
n3181.out[0] (.names)                                            0.261    38.026
n3179.in[0] (.names)                                             1.014    39.039
n3179.out[0] (.names)                                            0.261    39.300
n3162.in[0] (.names)                                             1.014    40.314
n3162.out[0] (.names)                                            0.261    40.575
n3180.in[0] (.names)                                             1.014    41.589
n3180.out[0] (.names)                                            0.261    41.850
n3155.in[0] (.names)                                             1.014    42.864
n3155.out[0] (.names)                                            0.261    43.125
n2834.in[0] (.names)                                             1.014    44.139
n2834.out[0] (.names)                                            0.261    44.400
n3169.in[0] (.names)                                             1.014    45.413
n3169.out[0] (.names)                                            0.261    45.674
n3182.in[0] (.names)                                             1.014    46.688
n3182.out[0] (.names)                                            0.261    46.949
n3451.in[1] (.names)                                             1.014    47.963
n3451.out[0] (.names)                                            0.261    48.224
n3470.in[1] (.names)                                             1.014    49.238
n3470.out[0] (.names)                                            0.261    49.499
n2791.in[1] (.names)                                             1.014    50.513
n2791.out[0] (.names)                                            0.261    50.774
n1867.in[1] (.names)                                             1.014    51.787
n1867.out[0] (.names)                                            0.261    52.048
n1868.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1868.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n2939.Q[0] (.latch clocked by pclk)
Endpoint  : n3258.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2939.clk[0] (.latch)                                            1.014     1.014
n2939.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2940.in[0] (.names)                                             1.014     2.070
n2940.out[0] (.names)                                            0.261     2.331
n2938.in[0] (.names)                                             1.014     3.344
n2938.out[0] (.names)                                            0.261     3.605
n2885.in[0] (.names)                                             1.014     4.619
n2885.out[0] (.names)                                            0.261     4.880
n2880.in[2] (.names)                                             1.014     5.894
n2880.out[0] (.names)                                            0.261     6.155
n2886.in[1] (.names)                                             1.014     7.169
n2886.out[0] (.names)                                            0.261     7.430
n2879.in[1] (.names)                                             1.014     8.444
n2879.out[0] (.names)                                            0.261     8.705
n2851.in[0] (.names)                                             1.014     9.719
n2851.out[0] (.names)                                            0.261     9.980
n2852.in[0] (.names)                                             1.014    10.993
n2852.out[0] (.names)                                            0.261    11.254
n2859.in[2] (.names)                                             1.014    12.268
n2859.out[0] (.names)                                            0.261    12.529
n2860.in[0] (.names)                                             1.014    13.543
n2860.out[0] (.names)                                            0.261    13.804
n2861.in[1] (.names)                                             1.014    14.818
n2861.out[0] (.names)                                            0.261    15.079
n2863.in[0] (.names)                                             1.014    16.093
n2863.out[0] (.names)                                            0.261    16.354
n2864.in[0] (.names)                                             1.014    17.367
n2864.out[0] (.names)                                            0.261    17.628
n2084.in[0] (.names)                                             1.014    18.642
n2084.out[0] (.names)                                            0.261    18.903
n2865.in[0] (.names)                                             1.014    19.917
n2865.out[0] (.names)                                            0.261    20.178
n2874.in[0] (.names)                                             1.014    21.192
n2874.out[0] (.names)                                            0.261    21.453
n2875.in[0] (.names)                                             1.014    22.467
n2875.out[0] (.names)                                            0.261    22.728
n3106.in[0] (.names)                                             1.014    23.742
n3106.out[0] (.names)                                            0.261    24.003
n3107.in[1] (.names)                                             1.014    25.016
n3107.out[0] (.names)                                            0.261    25.277
n3108.in[0] (.names)                                             1.014    26.291
n3108.out[0] (.names)                                            0.261    26.552
n3111.in[1] (.names)                                             1.014    27.566
n3111.out[0] (.names)                                            0.261    27.827
n3112.in[0] (.names)                                             1.014    28.841
n3112.out[0] (.names)                                            0.261    29.102
n3136.in[1] (.names)                                             1.014    30.116
n3136.out[0] (.names)                                            0.261    30.377
n3129.in[1] (.names)                                             1.014    31.390
n3129.out[0] (.names)                                            0.261    31.651
n3130.in[1] (.names)                                             1.014    32.665
n3130.out[0] (.names)                                            0.261    32.926
n3153.in[2] (.names)                                             1.014    33.940
n3153.out[0] (.names)                                            0.261    34.201
n3154.in[1] (.names)                                             1.014    35.215
n3154.out[0] (.names)                                            0.261    35.476
n2558.in[1] (.names)                                             1.014    36.490
n2558.out[0] (.names)                                            0.261    36.751
n2803.in[0] (.names)                                             1.014    37.765
n2803.out[0] (.names)                                            0.261    38.026
n3144.in[0] (.names)                                             1.014    39.039
n3144.out[0] (.names)                                            0.261    39.300
n3145.in[3] (.names)                                             1.014    40.314
n3145.out[0] (.names)                                            0.261    40.575
n2836.in[0] (.names)                                             1.014    41.589
n2836.out[0] (.names)                                            0.261    41.850
n3160.in[0] (.names)                                             1.014    42.864
n3160.out[0] (.names)                                            0.261    43.125
n3163.in[2] (.names)                                             1.014    44.139
n3163.out[0] (.names)                                            0.261    44.400
n3171.in[0] (.names)                                             1.014    45.413
n3171.out[0] (.names)                                            0.261    45.674
n2001.in[0] (.names)                                             1.014    46.688
n2001.out[0] (.names)                                            0.261    46.949
n3173.in[1] (.names)                                             1.014    47.963
n3173.out[0] (.names)                                            0.261    48.224
n2053.in[0] (.names)                                             1.014    49.238
n2053.out[0] (.names)                                            0.261    49.499
n3308.in[0] (.names)                                             1.014    50.513
n3308.out[0] (.names)                                            0.261    50.774
n3257.in[0] (.names)                                             1.014    51.787
n3257.out[0] (.names)                                            0.261    52.048
n3258.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3258.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n1632.Q[0] (.latch clocked by pclk)
Endpoint  : n10533.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1632.clk[0] (.latch)                                            1.014     1.014
n1632.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11207.in[0] (.names)                                            1.014     2.070
n11207.out[0] (.names)                                           0.261     2.331
n11208.in[0] (.names)                                            1.014     3.344
n11208.out[0] (.names)                                           0.261     3.605
n10914.in[2] (.names)                                            1.014     4.619
n10914.out[0] (.names)                                           0.261     4.880
n10915.in[0] (.names)                                            1.014     5.894
n10915.out[0] (.names)                                           0.261     6.155
n11009.in[1] (.names)                                            1.014     7.169
n11009.out[0] (.names)                                           0.261     7.430
n11010.in[0] (.names)                                            1.014     8.444
n11010.out[0] (.names)                                           0.261     8.705
n11012.in[0] (.names)                                            1.014     9.719
n11012.out[0] (.names)                                           0.261     9.980
n10972.in[2] (.names)                                            1.014    10.993
n10972.out[0] (.names)                                           0.261    11.254
n10996.in[0] (.names)                                            1.014    12.268
n10996.out[0] (.names)                                           0.261    12.529
n11013.in[0] (.names)                                            1.014    13.543
n11013.out[0] (.names)                                           0.261    13.804
n10954.in[2] (.names)                                            1.014    14.818
n10954.out[0] (.names)                                           0.261    15.079
n10969.in[0] (.names)                                            1.014    16.093
n10969.out[0] (.names)                                           0.261    16.354
n10590.in[0] (.names)                                            1.014    17.367
n10590.out[0] (.names)                                           0.261    17.628
n11524.in[1] (.names)                                            1.014    18.642
n11524.out[0] (.names)                                           0.261    18.903
n11531.in[2] (.names)                                            1.014    19.917
n11531.out[0] (.names)                                           0.261    20.178
n8500.in[1] (.names)                                             1.014    21.192
n8500.out[0] (.names)                                            0.261    21.453
n10806.in[1] (.names)                                            1.014    22.467
n10806.out[0] (.names)                                           0.261    22.728
n10899.in[0] (.names)                                            1.014    23.742
n10899.out[0] (.names)                                           0.261    24.003
n10900.in[0] (.names)                                            1.014    25.016
n10900.out[0] (.names)                                           0.261    25.277
n10679.in[1] (.names)                                            1.014    26.291
n10679.out[0] (.names)                                           0.261    26.552
n10902.in[0] (.names)                                            1.014    27.566
n10902.out[0] (.names)                                           0.261    27.827
n10906.in[0] (.names)                                            1.014    28.841
n10906.out[0] (.names)                                           0.261    29.102
n10907.in[0] (.names)                                            1.014    30.116
n10907.out[0] (.names)                                           0.261    30.377
n10877.in[0] (.names)                                            1.014    31.390
n10877.out[0] (.names)                                           0.261    31.651
n10866.in[0] (.names)                                            1.014    32.665
n10866.out[0] (.names)                                           0.261    32.926
n10485.in[0] (.names)                                            1.014    33.940
n10485.out[0] (.names)                                           0.261    34.201
n10487.in[1] (.names)                                            1.014    35.215
n10487.out[0] (.names)                                           0.261    35.476
n10488.in[0] (.names)                                            1.014    36.490
n10488.out[0] (.names)                                           0.261    36.751
n10489.in[0] (.names)                                            1.014    37.765
n10489.out[0] (.names)                                           0.261    38.026
n10491.in[2] (.names)                                            1.014    39.039
n10491.out[0] (.names)                                           0.261    39.300
n10492.in[1] (.names)                                            1.014    40.314
n10492.out[0] (.names)                                           0.261    40.575
n9771.in[0] (.names)                                             1.014    41.589
n9771.out[0] (.names)                                            0.261    41.850
n10054.in[0] (.names)                                            1.014    42.864
n10054.out[0] (.names)                                           0.261    43.125
n10493.in[0] (.names)                                            1.014    44.139
n10493.out[0] (.names)                                           0.261    44.400
n11470.in[3] (.names)                                            1.014    45.413
n11470.out[0] (.names)                                           0.261    45.674
n11476.in[0] (.names)                                            1.014    46.688
n11476.out[0] (.names)                                           0.261    46.949
n11479.in[1] (.names)                                            1.014    47.963
n11479.out[0] (.names)                                           0.261    48.224
n10543.in[0] (.names)                                            1.014    49.238
n10543.out[0] (.names)                                           0.261    49.499
n11481.in[0] (.names)                                            1.014    50.513
n11481.out[0] (.names)                                           0.261    50.774
n10532.in[0] (.names)                                            1.014    51.787
n10532.out[0] (.names)                                           0.261    52.048
n10533.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10533.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n1632.Q[0] (.latch clocked by pclk)
Endpoint  : n10563.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1632.clk[0] (.latch)                                            1.014     1.014
n1632.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11207.in[0] (.names)                                            1.014     2.070
n11207.out[0] (.names)                                           0.261     2.331
n11208.in[0] (.names)                                            1.014     3.344
n11208.out[0] (.names)                                           0.261     3.605
n10914.in[2] (.names)                                            1.014     4.619
n10914.out[0] (.names)                                           0.261     4.880
n10915.in[0] (.names)                                            1.014     5.894
n10915.out[0] (.names)                                           0.261     6.155
n11009.in[1] (.names)                                            1.014     7.169
n11009.out[0] (.names)                                           0.261     7.430
n11010.in[0] (.names)                                            1.014     8.444
n11010.out[0] (.names)                                           0.261     8.705
n11012.in[0] (.names)                                            1.014     9.719
n11012.out[0] (.names)                                           0.261     9.980
n10972.in[2] (.names)                                            1.014    10.993
n10972.out[0] (.names)                                           0.261    11.254
n10996.in[0] (.names)                                            1.014    12.268
n10996.out[0] (.names)                                           0.261    12.529
n11013.in[0] (.names)                                            1.014    13.543
n11013.out[0] (.names)                                           0.261    13.804
n10954.in[2] (.names)                                            1.014    14.818
n10954.out[0] (.names)                                           0.261    15.079
n10969.in[0] (.names)                                            1.014    16.093
n10969.out[0] (.names)                                           0.261    16.354
n10590.in[0] (.names)                                            1.014    17.367
n10590.out[0] (.names)                                           0.261    17.628
n11524.in[1] (.names)                                            1.014    18.642
n11524.out[0] (.names)                                           0.261    18.903
n11531.in[2] (.names)                                            1.014    19.917
n11531.out[0] (.names)                                           0.261    20.178
n8500.in[1] (.names)                                             1.014    21.192
n8500.out[0] (.names)                                            0.261    21.453
n10806.in[1] (.names)                                            1.014    22.467
n10806.out[0] (.names)                                           0.261    22.728
n10899.in[0] (.names)                                            1.014    23.742
n10899.out[0] (.names)                                           0.261    24.003
n10900.in[0] (.names)                                            1.014    25.016
n10900.out[0] (.names)                                           0.261    25.277
n10679.in[1] (.names)                                            1.014    26.291
n10679.out[0] (.names)                                           0.261    26.552
n10902.in[0] (.names)                                            1.014    27.566
n10902.out[0] (.names)                                           0.261    27.827
n10906.in[0] (.names)                                            1.014    28.841
n10906.out[0] (.names)                                           0.261    29.102
n10907.in[0] (.names)                                            1.014    30.116
n10907.out[0] (.names)                                           0.261    30.377
n10877.in[0] (.names)                                            1.014    31.390
n10877.out[0] (.names)                                           0.261    31.651
n10866.in[0] (.names)                                            1.014    32.665
n10866.out[0] (.names)                                           0.261    32.926
n10485.in[0] (.names)                                            1.014    33.940
n10485.out[0] (.names)                                           0.261    34.201
n10487.in[1] (.names)                                            1.014    35.215
n10487.out[0] (.names)                                           0.261    35.476
n10488.in[0] (.names)                                            1.014    36.490
n10488.out[0] (.names)                                           0.261    36.751
n10489.in[0] (.names)                                            1.014    37.765
n10489.out[0] (.names)                                           0.261    38.026
n10491.in[2] (.names)                                            1.014    39.039
n10491.out[0] (.names)                                           0.261    39.300
n10492.in[1] (.names)                                            1.014    40.314
n10492.out[0] (.names)                                           0.261    40.575
n9771.in[0] (.names)                                             1.014    41.589
n9771.out[0] (.names)                                            0.261    41.850
n10054.in[0] (.names)                                            1.014    42.864
n10054.out[0] (.names)                                           0.261    43.125
n10493.in[0] (.names)                                            1.014    44.139
n10493.out[0] (.names)                                           0.261    44.400
n11470.in[3] (.names)                                            1.014    45.413
n11470.out[0] (.names)                                           0.261    45.674
n11476.in[0] (.names)                                            1.014    46.688
n11476.out[0] (.names)                                           0.261    46.949
n11479.in[1] (.names)                                            1.014    47.963
n11479.out[0] (.names)                                           0.261    48.224
n10543.in[0] (.names)                                            1.014    49.238
n10543.out[0] (.names)                                           0.261    49.499
n11481.in[0] (.names)                                            1.014    50.513
n11481.out[0] (.names)                                           0.261    50.774
n10562.in[0] (.names)                                            1.014    51.787
n10562.out[0] (.names)                                           0.261    52.048
n10563.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10563.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n1632.Q[0] (.latch clocked by pclk)
Endpoint  : n11465.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1632.clk[0] (.latch)                                            1.014     1.014
n1632.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11207.in[0] (.names)                                            1.014     2.070
n11207.out[0] (.names)                                           0.261     2.331
n11208.in[0] (.names)                                            1.014     3.344
n11208.out[0] (.names)                                           0.261     3.605
n10914.in[2] (.names)                                            1.014     4.619
n10914.out[0] (.names)                                           0.261     4.880
n10915.in[0] (.names)                                            1.014     5.894
n10915.out[0] (.names)                                           0.261     6.155
n11009.in[1] (.names)                                            1.014     7.169
n11009.out[0] (.names)                                           0.261     7.430
n11010.in[0] (.names)                                            1.014     8.444
n11010.out[0] (.names)                                           0.261     8.705
n11012.in[0] (.names)                                            1.014     9.719
n11012.out[0] (.names)                                           0.261     9.980
n10972.in[2] (.names)                                            1.014    10.993
n10972.out[0] (.names)                                           0.261    11.254
n10996.in[0] (.names)                                            1.014    12.268
n10996.out[0] (.names)                                           0.261    12.529
n11013.in[0] (.names)                                            1.014    13.543
n11013.out[0] (.names)                                           0.261    13.804
n10954.in[2] (.names)                                            1.014    14.818
n10954.out[0] (.names)                                           0.261    15.079
n10969.in[0] (.names)                                            1.014    16.093
n10969.out[0] (.names)                                           0.261    16.354
n10590.in[0] (.names)                                            1.014    17.367
n10590.out[0] (.names)                                           0.261    17.628
n11524.in[1] (.names)                                            1.014    18.642
n11524.out[0] (.names)                                           0.261    18.903
n11531.in[2] (.names)                                            1.014    19.917
n11531.out[0] (.names)                                           0.261    20.178
n8500.in[1] (.names)                                             1.014    21.192
n8500.out[0] (.names)                                            0.261    21.453
n10806.in[1] (.names)                                            1.014    22.467
n10806.out[0] (.names)                                           0.261    22.728
n10899.in[0] (.names)                                            1.014    23.742
n10899.out[0] (.names)                                           0.261    24.003
n10900.in[0] (.names)                                            1.014    25.016
n10900.out[0] (.names)                                           0.261    25.277
n10679.in[1] (.names)                                            1.014    26.291
n10679.out[0] (.names)                                           0.261    26.552
n10902.in[0] (.names)                                            1.014    27.566
n10902.out[0] (.names)                                           0.261    27.827
n10906.in[0] (.names)                                            1.014    28.841
n10906.out[0] (.names)                                           0.261    29.102
n10907.in[0] (.names)                                            1.014    30.116
n10907.out[0] (.names)                                           0.261    30.377
n10877.in[0] (.names)                                            1.014    31.390
n10877.out[0] (.names)                                           0.261    31.651
n10866.in[0] (.names)                                            1.014    32.665
n10866.out[0] (.names)                                           0.261    32.926
n10485.in[0] (.names)                                            1.014    33.940
n10485.out[0] (.names)                                           0.261    34.201
n10487.in[1] (.names)                                            1.014    35.215
n10487.out[0] (.names)                                           0.261    35.476
n10488.in[0] (.names)                                            1.014    36.490
n10488.out[0] (.names)                                           0.261    36.751
n10489.in[0] (.names)                                            1.014    37.765
n10489.out[0] (.names)                                           0.261    38.026
n10491.in[2] (.names)                                            1.014    39.039
n10491.out[0] (.names)                                           0.261    39.300
n10492.in[1] (.names)                                            1.014    40.314
n10492.out[0] (.names)                                           0.261    40.575
n9771.in[0] (.names)                                             1.014    41.589
n9771.out[0] (.names)                                            0.261    41.850
n10054.in[0] (.names)                                            1.014    42.864
n10054.out[0] (.names)                                           0.261    43.125
n10493.in[0] (.names)                                            1.014    44.139
n10493.out[0] (.names)                                           0.261    44.400
n11470.in[3] (.names)                                            1.014    45.413
n11470.out[0] (.names)                                           0.261    45.674
n11476.in[0] (.names)                                            1.014    46.688
n11476.out[0] (.names)                                           0.261    46.949
n11479.in[1] (.names)                                            1.014    47.963
n11479.out[0] (.names)                                           0.261    48.224
n10543.in[0] (.names)                                            1.014    49.238
n10543.out[0] (.names)                                           0.261    49.499
n11481.in[0] (.names)                                            1.014    50.513
n11481.out[0] (.names)                                           0.261    50.774
n10562.in[0] (.names)                                            1.014    51.787
n10562.out[0] (.names)                                           0.261    52.048
n11465.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11465.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n1261.Q[0] (.latch clocked by pclk)
Endpoint  : n1363.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1261.clk[0] (.latch)                                            1.014     1.014
n1261.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10928.in[0] (.names)                                            1.014     2.070
n10928.out[0] (.names)                                           0.261     2.331
n10929.in[1] (.names)                                            1.014     3.344
n10929.out[0] (.names)                                           0.261     3.605
n10923.in[0] (.names)                                            1.014     4.619
n10923.out[0] (.names)                                           0.261     4.880
n2363.in[1] (.names)                                             1.014     5.894
n2363.out[0] (.names)                                            0.261     6.155
n10096.in[0] (.names)                                            1.014     7.169
n10096.out[0] (.names)                                           0.261     7.430
n10141.in[0] (.names)                                            1.014     8.444
n10141.out[0] (.names)                                           0.261     8.705
n10158.in[0] (.names)                                            1.014     9.719
n10158.out[0] (.names)                                           0.261     9.980
n10160.in[0] (.names)                                            1.014    10.993
n10160.out[0] (.names)                                           0.261    11.254
n10168.in[2] (.names)                                            1.014    12.268
n10168.out[0] (.names)                                           0.261    12.529
n1515.in[1] (.names)                                             1.014    13.543
n1515.out[0] (.names)                                            0.261    13.804
n10169.in[1] (.names)                                            1.014    14.818
n10169.out[0] (.names)                                           0.261    15.079
n10151.in[0] (.names)                                            1.014    16.093
n10151.out[0] (.names)                                           0.261    16.354
n10170.in[0] (.names)                                            1.014    17.367
n10170.out[0] (.names)                                           0.261    17.628
n10171.in[0] (.names)                                            1.014    18.642
n10171.out[0] (.names)                                           0.261    18.903
n10172.in[3] (.names)                                            1.014    19.917
n10172.out[0] (.names)                                           0.261    20.178
n10190.in[0] (.names)                                            1.014    21.192
n10190.out[0] (.names)                                           0.261    21.453
n1374.in[0] (.names)                                             1.014    22.467
n1374.out[0] (.names)                                            0.261    22.728
n10508.in[1] (.names)                                            1.014    23.742
n10508.out[0] (.names)                                           0.261    24.003
n10191.in[1] (.names)                                            1.014    25.016
n10191.out[0] (.names)                                           0.261    25.277
n10506.in[1] (.names)                                            1.014    26.291
n10506.out[0] (.names)                                           0.261    26.552
n10510.in[1] (.names)                                            1.014    27.566
n10510.out[0] (.names)                                           0.261    27.827
n10512.in[0] (.names)                                            1.014    28.841
n10512.out[0] (.names)                                           0.261    29.102
n1875.in[0] (.names)                                             1.014    30.116
n1875.out[0] (.names)                                            0.261    30.377
n10514.in[2] (.names)                                            1.014    31.390
n10514.out[0] (.names)                                           0.261    31.651
n10515.in[0] (.names)                                            1.014    32.665
n10515.out[0] (.names)                                           0.261    32.926
n10482.in[0] (.names)                                            1.014    33.940
n10482.out[0] (.names)                                           0.261    34.201
n10483.in[0] (.names)                                            1.014    35.215
n10483.out[0] (.names)                                           0.261    35.476
n10277.in[0] (.names)                                            1.014    36.490
n10277.out[0] (.names)                                           0.261    36.751
n1817.in[0] (.names)                                             1.014    37.765
n1817.out[0] (.names)                                            0.261    38.026
n10371.in[1] (.names)                                            1.014    39.039
n10371.out[0] (.names)                                           0.261    39.300
n10526.in[0] (.names)                                            1.014    40.314
n10526.out[0] (.names)                                           0.261    40.575
n10106.in[0] (.names)                                            1.014    41.589
n10106.out[0] (.names)                                           0.261    41.850
n10527.in[0] (.names)                                            1.014    42.864
n10527.out[0] (.names)                                           0.261    43.125
n10494.in[0] (.names)                                            1.014    44.139
n10494.out[0] (.names)                                           0.261    44.400
n9822.in[0] (.names)                                             1.014    45.413
n9822.out[0] (.names)                                            0.261    45.674
n9804.in[0] (.names)                                             1.014    46.688
n9804.out[0] (.names)                                            0.261    46.949
n10616.in[1] (.names)                                            1.014    47.963
n10616.out[0] (.names)                                           0.261    48.224
n9774.in[0] (.names)                                             1.014    49.238
n9774.out[0] (.names)                                            0.261    49.499
n10557.in[0] (.names)                                            1.014    50.513
n10557.out[0] (.names)                                           0.261    50.774
n10088.in[0] (.names)                                            1.014    51.787
n10088.out[0] (.names)                                           0.261    52.048
n1363.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1363.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n9144.Q[0] (.latch clocked by pclk)
Endpoint  : n8382.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9144.clk[0] (.latch)                                            1.014     1.014
n9144.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9145.in[0] (.names)                                             1.014     2.070
n9145.out[0] (.names)                                            0.261     2.331
n9138.in[0] (.names)                                             1.014     3.344
n9138.out[0] (.names)                                            0.261     3.605
n9148.in[0] (.names)                                             1.014     4.619
n9148.out[0] (.names)                                            0.261     4.880
n9151.in[0] (.names)                                             1.014     5.894
n9151.out[0] (.names)                                            0.261     6.155
n9152.in[0] (.names)                                             1.014     7.169
n9152.out[0] (.names)                                            0.261     7.430
n9284.in[3] (.names)                                             1.014     8.444
n9284.out[0] (.names)                                            0.261     8.705
n9287.in[0] (.names)                                             1.014     9.719
n9287.out[0] (.names)                                            0.261     9.980
n9288.in[0] (.names)                                             1.014    10.993
n9288.out[0] (.names)                                            0.261    11.254
n9289.in[2] (.names)                                             1.014    12.268
n9289.out[0] (.names)                                            0.261    12.529
n9290.in[0] (.names)                                             1.014    13.543
n9290.out[0] (.names)                                            0.261    13.804
n1231.in[0] (.names)                                             1.014    14.818
n1231.out[0] (.names)                                            0.261    15.079
n9300.in[2] (.names)                                             1.014    16.093
n9300.out[0] (.names)                                            0.261    16.354
n9303.in[0] (.names)                                             1.014    17.367
n9303.out[0] (.names)                                            0.261    17.628
n9304.in[1] (.names)                                             1.014    18.642
n9304.out[0] (.names)                                            0.261    18.903
n9387.in[1] (.names)                                             1.014    19.917
n9387.out[0] (.names)                                            0.261    20.178
n9388.in[0] (.names)                                             1.014    21.192
n9388.out[0] (.names)                                            0.261    21.453
n9392.in[0] (.names)                                             1.014    22.467
n9392.out[0] (.names)                                            0.261    22.728
n9395.in[0] (.names)                                             1.014    23.742
n9395.out[0] (.names)                                            0.261    24.003
n1854.in[0] (.names)                                             1.014    25.016
n1854.out[0] (.names)                                            0.261    25.277
n9430.in[0] (.names)                                             1.014    26.291
n9430.out[0] (.names)                                            0.261    26.552
n9434.in[1] (.names)                                             1.014    27.566
n9434.out[0] (.names)                                            0.261    27.827
n9435.in[1] (.names)                                             1.014    28.841
n9435.out[0] (.names)                                            0.261    29.102
n9437.in[2] (.names)                                             1.014    30.116
n9437.out[0] (.names)                                            0.261    30.377
n9438.in[0] (.names)                                             1.014    31.390
n9438.out[0] (.names)                                            0.261    31.651
n8998.in[0] (.names)                                             1.014    32.665
n8998.out[0] (.names)                                            0.261    32.926
n8965.in[0] (.names)                                             1.014    33.940
n8965.out[0] (.names)                                            0.261    34.201
n9570.in[0] (.names)                                             1.014    35.215
n9570.out[0] (.names)                                            0.261    35.476
n9579.in[1] (.names)                                             1.014    36.490
n9579.out[0] (.names)                                            0.261    36.751
n9583.in[0] (.names)                                             1.014    37.765
n9583.out[0] (.names)                                            0.261    38.026
n9580.in[0] (.names)                                             1.014    39.039
n9580.out[0] (.names)                                            0.261    39.300
n9581.in[0] (.names)                                             1.014    40.314
n9581.out[0] (.names)                                            0.261    40.575
n9582.in[0] (.names)                                             1.014    41.589
n9582.out[0] (.names)                                            0.261    41.850
n9409.in[0] (.names)                                             1.014    42.864
n9409.out[0] (.names)                                            0.261    43.125
n9551.in[0] (.names)                                             1.014    44.139
n9551.out[0] (.names)                                            0.261    44.400
n9513.in[0] (.names)                                             1.014    45.413
n9513.out[0] (.names)                                            0.261    45.674
n8974.in[1] (.names)                                             1.014    46.688
n8974.out[0] (.names)                                            0.261    46.949
n9554.in[0] (.names)                                             1.014    47.963
n9554.out[0] (.names)                                            0.261    48.224
n9556.in[0] (.names)                                             1.014    49.238
n9556.out[0] (.names)                                            0.261    49.499
n9561.in[1] (.names)                                             1.014    50.513
n9561.out[0] (.names)                                            0.261    50.774
n8381.in[0] (.names)                                             1.014    51.787
n8381.out[0] (.names)                                            0.261    52.048
n8382.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8382.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n9144.Q[0] (.latch clocked by pclk)
Endpoint  : n9549.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9144.clk[0] (.latch)                                            1.014     1.014
n9144.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9145.in[0] (.names)                                             1.014     2.070
n9145.out[0] (.names)                                            0.261     2.331
n9138.in[0] (.names)                                             1.014     3.344
n9138.out[0] (.names)                                            0.261     3.605
n9148.in[0] (.names)                                             1.014     4.619
n9148.out[0] (.names)                                            0.261     4.880
n9151.in[0] (.names)                                             1.014     5.894
n9151.out[0] (.names)                                            0.261     6.155
n9152.in[0] (.names)                                             1.014     7.169
n9152.out[0] (.names)                                            0.261     7.430
n9284.in[3] (.names)                                             1.014     8.444
n9284.out[0] (.names)                                            0.261     8.705
n9287.in[0] (.names)                                             1.014     9.719
n9287.out[0] (.names)                                            0.261     9.980
n9288.in[0] (.names)                                             1.014    10.993
n9288.out[0] (.names)                                            0.261    11.254
n9289.in[2] (.names)                                             1.014    12.268
n9289.out[0] (.names)                                            0.261    12.529
n9290.in[0] (.names)                                             1.014    13.543
n9290.out[0] (.names)                                            0.261    13.804
n1231.in[0] (.names)                                             1.014    14.818
n1231.out[0] (.names)                                            0.261    15.079
n9300.in[2] (.names)                                             1.014    16.093
n9300.out[0] (.names)                                            0.261    16.354
n9303.in[0] (.names)                                             1.014    17.367
n9303.out[0] (.names)                                            0.261    17.628
n9304.in[1] (.names)                                             1.014    18.642
n9304.out[0] (.names)                                            0.261    18.903
n9387.in[1] (.names)                                             1.014    19.917
n9387.out[0] (.names)                                            0.261    20.178
n9388.in[0] (.names)                                             1.014    21.192
n9388.out[0] (.names)                                            0.261    21.453
n9392.in[0] (.names)                                             1.014    22.467
n9392.out[0] (.names)                                            0.261    22.728
n9395.in[0] (.names)                                             1.014    23.742
n9395.out[0] (.names)                                            0.261    24.003
n1854.in[0] (.names)                                             1.014    25.016
n1854.out[0] (.names)                                            0.261    25.277
n9430.in[0] (.names)                                             1.014    26.291
n9430.out[0] (.names)                                            0.261    26.552
n9434.in[1] (.names)                                             1.014    27.566
n9434.out[0] (.names)                                            0.261    27.827
n9435.in[1] (.names)                                             1.014    28.841
n9435.out[0] (.names)                                            0.261    29.102
n9437.in[2] (.names)                                             1.014    30.116
n9437.out[0] (.names)                                            0.261    30.377
n9438.in[0] (.names)                                             1.014    31.390
n9438.out[0] (.names)                                            0.261    31.651
n8998.in[0] (.names)                                             1.014    32.665
n8998.out[0] (.names)                                            0.261    32.926
n8965.in[0] (.names)                                             1.014    33.940
n8965.out[0] (.names)                                            0.261    34.201
n9570.in[0] (.names)                                             1.014    35.215
n9570.out[0] (.names)                                            0.261    35.476
n9579.in[1] (.names)                                             1.014    36.490
n9579.out[0] (.names)                                            0.261    36.751
n9583.in[0] (.names)                                             1.014    37.765
n9583.out[0] (.names)                                            0.261    38.026
n9580.in[0] (.names)                                             1.014    39.039
n9580.out[0] (.names)                                            0.261    39.300
n9581.in[0] (.names)                                             1.014    40.314
n9581.out[0] (.names)                                            0.261    40.575
n9582.in[0] (.names)                                             1.014    41.589
n9582.out[0] (.names)                                            0.261    41.850
n9409.in[0] (.names)                                             1.014    42.864
n9409.out[0] (.names)                                            0.261    43.125
n9551.in[0] (.names)                                             1.014    44.139
n9551.out[0] (.names)                                            0.261    44.400
n9513.in[0] (.names)                                             1.014    45.413
n9513.out[0] (.names)                                            0.261    45.674
n8974.in[1] (.names)                                             1.014    46.688
n8974.out[0] (.names)                                            0.261    46.949
n9554.in[0] (.names)                                             1.014    47.963
n9554.out[0] (.names)                                            0.261    48.224
n9556.in[0] (.names)                                             1.014    49.238
n9556.out[0] (.names)                                            0.261    49.499
n9561.in[1] (.names)                                             1.014    50.513
n9561.out[0] (.names)                                            0.261    50.774
n8381.in[0] (.names)                                             1.014    51.787
n8381.out[0] (.names)                                            0.261    52.048
n9549.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9549.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n9717.Q[0] (.latch clocked by pclk)
Endpoint  : n1214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9717.clk[0] (.latch)                                            1.014     1.014
n9717.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10173.in[0] (.names)                                            1.014     2.070
n10173.out[0] (.names)                                           0.261     2.331
n1373.in[0] (.names)                                             1.014     3.344
n1373.out[0] (.names)                                            0.261     3.605
n10175.in[0] (.names)                                            1.014     4.619
n10175.out[0] (.names)                                           0.261     4.880
n10176.in[1] (.names)                                            1.014     5.894
n10176.out[0] (.names)                                           0.261     6.155
n10180.in[1] (.names)                                            1.014     7.169
n10180.out[0] (.names)                                           0.261     7.430
n10111.in[1] (.names)                                            1.014     8.444
n10111.out[0] (.names)                                           0.261     8.705
n10112.in[0] (.names)                                            1.014     9.719
n10112.out[0] (.names)                                           0.261     9.980
n10108.in[0] (.names)                                            1.014    10.993
n10108.out[0] (.names)                                           0.261    11.254
n10110.in[0] (.names)                                            1.014    12.268
n10110.out[0] (.names)                                           0.261    12.529
n10113.in[1] (.names)                                            1.014    13.543
n10113.out[0] (.names)                                           0.261    13.804
n10114.in[3] (.names)                                            1.014    14.818
n10114.out[0] (.names)                                           0.261    15.079
n10115.in[1] (.names)                                            1.014    16.093
n10115.out[0] (.names)                                           0.261    16.354
n10117.in[0] (.names)                                            1.014    17.367
n10117.out[0] (.names)                                           0.261    17.628
n10118.in[0] (.names)                                            1.014    18.642
n10118.out[0] (.names)                                           0.261    18.903
n10379.in[2] (.names)                                            1.014    19.917
n10379.out[0] (.names)                                           0.261    20.178
n10377.in[0] (.names)                                            1.014    21.192
n10377.out[0] (.names)                                           0.261    21.453
n1496.in[3] (.names)                                             1.014    22.467
n1496.out[0] (.names)                                            0.261    22.728
n10240.in[1] (.names)                                            1.014    23.742
n10240.out[0] (.names)                                           0.261    24.003
n10233.in[0] (.names)                                            1.014    25.016
n10233.out[0] (.names)                                           0.261    25.277
n10236.in[0] (.names)                                            1.014    26.291
n10236.out[0] (.names)                                           0.261    26.552
n2228.in[0] (.names)                                             1.014    27.566
n2228.out[0] (.names)                                            0.261    27.827
n11533.in[1] (.names)                                            1.014    28.841
n11533.out[0] (.names)                                           0.261    29.102
n11506.in[0] (.names)                                            1.014    30.116
n11506.out[0] (.names)                                           0.261    30.377
n11507.in[0] (.names)                                            1.014    31.390
n11507.out[0] (.names)                                           0.261    31.651
n11508.in[0] (.names)                                            1.014    32.665
n11508.out[0] (.names)                                           0.261    32.926
n11534.in[0] (.names)                                            1.014    33.940
n11534.out[0] (.names)                                           0.261    34.201
n11540.in[0] (.names)                                            1.014    35.215
n11540.out[0] (.names)                                           0.261    35.476
n11515.in[0] (.names)                                            1.014    36.490
n11515.out[0] (.names)                                           0.261    36.751
n11516.in[0] (.names)                                            1.014    37.765
n11516.out[0] (.names)                                           0.261    38.026
n11510.in[0] (.names)                                            1.014    39.039
n11510.out[0] (.names)                                           0.261    39.300
n11511.in[0] (.names)                                            1.014    40.314
n11511.out[0] (.names)                                           0.261    40.575
n9825.in[1] (.names)                                             1.014    41.589
n9825.out[0] (.names)                                            0.261    41.850
n11505.in[0] (.names)                                            1.014    42.864
n11505.out[0] (.names)                                           0.261    43.125
n8358.in[0] (.names)                                             1.014    44.139
n8358.out[0] (.names)                                            0.261    44.400
n10274.in[2] (.names)                                            1.014    45.413
n10274.out[0] (.names)                                           0.261    45.674
n1239.in[0] (.names)                                             1.014    46.688
n1239.out[0] (.names)                                            0.261    46.949
n10280.in[0] (.names)                                            1.014    47.963
n10280.out[0] (.names)                                           0.261    48.224
n10283.in[0] (.names)                                            1.014    49.238
n10283.out[0] (.names)                                           0.261    49.499
n1753.in[1] (.names)                                             1.014    50.513
n1753.out[0] (.names)                                            0.261    50.774
n1903.in[0] (.names)                                             1.014    51.787
n1903.out[0] (.names)                                            0.261    52.048
n1214.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1214.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n9717.Q[0] (.latch clocked by pclk)
Endpoint  : n10098.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9717.clk[0] (.latch)                                            1.014     1.014
n9717.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10173.in[0] (.names)                                            1.014     2.070
n10173.out[0] (.names)                                           0.261     2.331
n1373.in[0] (.names)                                             1.014     3.344
n1373.out[0] (.names)                                            0.261     3.605
n10175.in[0] (.names)                                            1.014     4.619
n10175.out[0] (.names)                                           0.261     4.880
n10176.in[1] (.names)                                            1.014     5.894
n10176.out[0] (.names)                                           0.261     6.155
n10180.in[1] (.names)                                            1.014     7.169
n10180.out[0] (.names)                                           0.261     7.430
n10111.in[1] (.names)                                            1.014     8.444
n10111.out[0] (.names)                                           0.261     8.705
n10112.in[0] (.names)                                            1.014     9.719
n10112.out[0] (.names)                                           0.261     9.980
n10108.in[0] (.names)                                            1.014    10.993
n10108.out[0] (.names)                                           0.261    11.254
n10110.in[0] (.names)                                            1.014    12.268
n10110.out[0] (.names)                                           0.261    12.529
n10113.in[1] (.names)                                            1.014    13.543
n10113.out[0] (.names)                                           0.261    13.804
n10114.in[3] (.names)                                            1.014    14.818
n10114.out[0] (.names)                                           0.261    15.079
n10115.in[1] (.names)                                            1.014    16.093
n10115.out[0] (.names)                                           0.261    16.354
n10117.in[0] (.names)                                            1.014    17.367
n10117.out[0] (.names)                                           0.261    17.628
n10118.in[0] (.names)                                            1.014    18.642
n10118.out[0] (.names)                                           0.261    18.903
n10379.in[2] (.names)                                            1.014    19.917
n10379.out[0] (.names)                                           0.261    20.178
n10377.in[0] (.names)                                            1.014    21.192
n10377.out[0] (.names)                                           0.261    21.453
n1496.in[3] (.names)                                             1.014    22.467
n1496.out[0] (.names)                                            0.261    22.728
n10240.in[1] (.names)                                            1.014    23.742
n10240.out[0] (.names)                                           0.261    24.003
n10233.in[0] (.names)                                            1.014    25.016
n10233.out[0] (.names)                                           0.261    25.277
n10236.in[0] (.names)                                            1.014    26.291
n10236.out[0] (.names)                                           0.261    26.552
n2228.in[0] (.names)                                             1.014    27.566
n2228.out[0] (.names)                                            0.261    27.827
n11533.in[1] (.names)                                            1.014    28.841
n11533.out[0] (.names)                                           0.261    29.102
n11506.in[0] (.names)                                            1.014    30.116
n11506.out[0] (.names)                                           0.261    30.377
n11507.in[0] (.names)                                            1.014    31.390
n11507.out[0] (.names)                                           0.261    31.651
n11508.in[0] (.names)                                            1.014    32.665
n11508.out[0] (.names)                                           0.261    32.926
n11534.in[0] (.names)                                            1.014    33.940
n11534.out[0] (.names)                                           0.261    34.201
n11540.in[0] (.names)                                            1.014    35.215
n11540.out[0] (.names)                                           0.261    35.476
n11515.in[0] (.names)                                            1.014    36.490
n11515.out[0] (.names)                                           0.261    36.751
n11516.in[0] (.names)                                            1.014    37.765
n11516.out[0] (.names)                                           0.261    38.026
n11510.in[0] (.names)                                            1.014    39.039
n11510.out[0] (.names)                                           0.261    39.300
n11511.in[0] (.names)                                            1.014    40.314
n11511.out[0] (.names)                                           0.261    40.575
n9825.in[1] (.names)                                             1.014    41.589
n9825.out[0] (.names)                                            0.261    41.850
n11505.in[0] (.names)                                            1.014    42.864
n11505.out[0] (.names)                                           0.261    43.125
n8358.in[0] (.names)                                             1.014    44.139
n8358.out[0] (.names)                                            0.261    44.400
n10274.in[2] (.names)                                            1.014    45.413
n10274.out[0] (.names)                                           0.261    45.674
n1239.in[0] (.names)                                             1.014    46.688
n1239.out[0] (.names)                                            0.261    46.949
n10280.in[0] (.names)                                            1.014    47.963
n10280.out[0] (.names)                                           0.261    48.224
n10283.in[0] (.names)                                            1.014    49.238
n10283.out[0] (.names)                                           0.261    49.499
n1753.in[1] (.names)                                             1.014    50.513
n1753.out[0] (.names)                                            0.261    50.774
n1903.in[0] (.names)                                             1.014    51.787
n1903.out[0] (.names)                                            0.261    52.048
n10098.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10098.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n9717.Q[0] (.latch clocked by pclk)
Endpoint  : n10286.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9717.clk[0] (.latch)                                            1.014     1.014
n9717.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10173.in[0] (.names)                                            1.014     2.070
n10173.out[0] (.names)                                           0.261     2.331
n1373.in[0] (.names)                                             1.014     3.344
n1373.out[0] (.names)                                            0.261     3.605
n10175.in[0] (.names)                                            1.014     4.619
n10175.out[0] (.names)                                           0.261     4.880
n10176.in[1] (.names)                                            1.014     5.894
n10176.out[0] (.names)                                           0.261     6.155
n10180.in[1] (.names)                                            1.014     7.169
n10180.out[0] (.names)                                           0.261     7.430
n10111.in[1] (.names)                                            1.014     8.444
n10111.out[0] (.names)                                           0.261     8.705
n10112.in[0] (.names)                                            1.014     9.719
n10112.out[0] (.names)                                           0.261     9.980
n10108.in[0] (.names)                                            1.014    10.993
n10108.out[0] (.names)                                           0.261    11.254
n10110.in[0] (.names)                                            1.014    12.268
n10110.out[0] (.names)                                           0.261    12.529
n10113.in[1] (.names)                                            1.014    13.543
n10113.out[0] (.names)                                           0.261    13.804
n10114.in[3] (.names)                                            1.014    14.818
n10114.out[0] (.names)                                           0.261    15.079
n10115.in[1] (.names)                                            1.014    16.093
n10115.out[0] (.names)                                           0.261    16.354
n10117.in[0] (.names)                                            1.014    17.367
n10117.out[0] (.names)                                           0.261    17.628
n10118.in[0] (.names)                                            1.014    18.642
n10118.out[0] (.names)                                           0.261    18.903
n10379.in[2] (.names)                                            1.014    19.917
n10379.out[0] (.names)                                           0.261    20.178
n10377.in[0] (.names)                                            1.014    21.192
n10377.out[0] (.names)                                           0.261    21.453
n1496.in[3] (.names)                                             1.014    22.467
n1496.out[0] (.names)                                            0.261    22.728
n10240.in[1] (.names)                                            1.014    23.742
n10240.out[0] (.names)                                           0.261    24.003
n10233.in[0] (.names)                                            1.014    25.016
n10233.out[0] (.names)                                           0.261    25.277
n10236.in[0] (.names)                                            1.014    26.291
n10236.out[0] (.names)                                           0.261    26.552
n2228.in[0] (.names)                                             1.014    27.566
n2228.out[0] (.names)                                            0.261    27.827
n11533.in[1] (.names)                                            1.014    28.841
n11533.out[0] (.names)                                           0.261    29.102
n11506.in[0] (.names)                                            1.014    30.116
n11506.out[0] (.names)                                           0.261    30.377
n11507.in[0] (.names)                                            1.014    31.390
n11507.out[0] (.names)                                           0.261    31.651
n11508.in[0] (.names)                                            1.014    32.665
n11508.out[0] (.names)                                           0.261    32.926
n11534.in[0] (.names)                                            1.014    33.940
n11534.out[0] (.names)                                           0.261    34.201
n11540.in[0] (.names)                                            1.014    35.215
n11540.out[0] (.names)                                           0.261    35.476
n11515.in[0] (.names)                                            1.014    36.490
n11515.out[0] (.names)                                           0.261    36.751
n11516.in[0] (.names)                                            1.014    37.765
n11516.out[0] (.names)                                           0.261    38.026
n11510.in[0] (.names)                                            1.014    39.039
n11510.out[0] (.names)                                           0.261    39.300
n11511.in[0] (.names)                                            1.014    40.314
n11511.out[0] (.names)                                           0.261    40.575
n9825.in[1] (.names)                                             1.014    41.589
n9825.out[0] (.names)                                            0.261    41.850
n11505.in[0] (.names)                                            1.014    42.864
n11505.out[0] (.names)                                           0.261    43.125
n8358.in[0] (.names)                                             1.014    44.139
n8358.out[0] (.names)                                            0.261    44.400
n10274.in[2] (.names)                                            1.014    45.413
n10274.out[0] (.names)                                           0.261    45.674
n1239.in[0] (.names)                                             1.014    46.688
n1239.out[0] (.names)                                            0.261    46.949
n10280.in[0] (.names)                                            1.014    47.963
n10280.out[0] (.names)                                           0.261    48.224
n10283.in[0] (.names)                                            1.014    49.238
n10283.out[0] (.names)                                           0.261    49.499
n1753.in[1] (.names)                                             1.014    50.513
n1753.out[0] (.names)                                            0.261    50.774
n1903.in[0] (.names)                                             1.014    51.787
n1903.out[0] (.names)                                            0.261    52.048
n10286.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10286.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n9717.Q[0] (.latch clocked by pclk)
Endpoint  : n1871.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9717.clk[0] (.latch)                                            1.014     1.014
n9717.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10173.in[0] (.names)                                            1.014     2.070
n10173.out[0] (.names)                                           0.261     2.331
n1373.in[0] (.names)                                             1.014     3.344
n1373.out[0] (.names)                                            0.261     3.605
n10175.in[0] (.names)                                            1.014     4.619
n10175.out[0] (.names)                                           0.261     4.880
n10176.in[1] (.names)                                            1.014     5.894
n10176.out[0] (.names)                                           0.261     6.155
n10180.in[1] (.names)                                            1.014     7.169
n10180.out[0] (.names)                                           0.261     7.430
n10111.in[1] (.names)                                            1.014     8.444
n10111.out[0] (.names)                                           0.261     8.705
n10112.in[0] (.names)                                            1.014     9.719
n10112.out[0] (.names)                                           0.261     9.980
n10108.in[0] (.names)                                            1.014    10.993
n10108.out[0] (.names)                                           0.261    11.254
n10110.in[0] (.names)                                            1.014    12.268
n10110.out[0] (.names)                                           0.261    12.529
n10113.in[1] (.names)                                            1.014    13.543
n10113.out[0] (.names)                                           0.261    13.804
n10114.in[3] (.names)                                            1.014    14.818
n10114.out[0] (.names)                                           0.261    15.079
n10115.in[1] (.names)                                            1.014    16.093
n10115.out[0] (.names)                                           0.261    16.354
n10117.in[0] (.names)                                            1.014    17.367
n10117.out[0] (.names)                                           0.261    17.628
n10118.in[0] (.names)                                            1.014    18.642
n10118.out[0] (.names)                                           0.261    18.903
n10379.in[2] (.names)                                            1.014    19.917
n10379.out[0] (.names)                                           0.261    20.178
n10377.in[0] (.names)                                            1.014    21.192
n10377.out[0] (.names)                                           0.261    21.453
n1496.in[3] (.names)                                             1.014    22.467
n1496.out[0] (.names)                                            0.261    22.728
n10240.in[1] (.names)                                            1.014    23.742
n10240.out[0] (.names)                                           0.261    24.003
n10233.in[0] (.names)                                            1.014    25.016
n10233.out[0] (.names)                                           0.261    25.277
n10236.in[0] (.names)                                            1.014    26.291
n10236.out[0] (.names)                                           0.261    26.552
n2228.in[0] (.names)                                             1.014    27.566
n2228.out[0] (.names)                                            0.261    27.827
n11533.in[1] (.names)                                            1.014    28.841
n11533.out[0] (.names)                                           0.261    29.102
n11506.in[0] (.names)                                            1.014    30.116
n11506.out[0] (.names)                                           0.261    30.377
n11507.in[0] (.names)                                            1.014    31.390
n11507.out[0] (.names)                                           0.261    31.651
n11508.in[0] (.names)                                            1.014    32.665
n11508.out[0] (.names)                                           0.261    32.926
n11534.in[0] (.names)                                            1.014    33.940
n11534.out[0] (.names)                                           0.261    34.201
n11540.in[0] (.names)                                            1.014    35.215
n11540.out[0] (.names)                                           0.261    35.476
n11515.in[0] (.names)                                            1.014    36.490
n11515.out[0] (.names)                                           0.261    36.751
n11516.in[0] (.names)                                            1.014    37.765
n11516.out[0] (.names)                                           0.261    38.026
n11510.in[0] (.names)                                            1.014    39.039
n11510.out[0] (.names)                                           0.261    39.300
n11511.in[0] (.names)                                            1.014    40.314
n11511.out[0] (.names)                                           0.261    40.575
n9825.in[1] (.names)                                             1.014    41.589
n9825.out[0] (.names)                                            0.261    41.850
n1907.in[3] (.names)                                             1.014    42.864
n1907.out[0] (.names)                                            0.261    43.125
n1823.in[0] (.names)                                             1.014    44.139
n1823.out[0] (.names)                                            0.261    44.400
n9829.in[2] (.names)                                             1.014    45.413
n9829.out[0] (.names)                                            0.261    45.674
n1376.in[0] (.names)                                             1.014    46.688
n1376.out[0] (.names)                                            0.261    46.949
n9787.in[0] (.names)                                             1.014    47.963
n9787.out[0] (.names)                                            0.261    48.224
n11561.in[2] (.names)                                            1.014    49.238
n11561.out[0] (.names)                                           0.261    49.499
n9821.in[0] (.names)                                             1.014    50.513
n9821.out[0] (.names)                                            0.261    50.774
n1870.in[0] (.names)                                             1.014    51.787
n1870.out[0] (.names)                                            0.261    52.048
n1871.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1871.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n9862.Q[0] (.latch clocked by pclk)
Endpoint  : n10583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9862.clk[0] (.latch)                                            1.014     1.014
n9862.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10022.in[0] (.names)                                            1.014     2.070
n10022.out[0] (.names)                                           0.261     2.331
n10023.in[0] (.names)                                            1.014     3.344
n10023.out[0] (.names)                                           0.261     3.605
n10024.in[0] (.names)                                            1.014     4.619
n10024.out[0] (.names)                                           0.261     4.880
n10025.in[1] (.names)                                            1.014     5.894
n10025.out[0] (.names)                                           0.261     6.155
n10934.in[0] (.names)                                            1.014     7.169
n10934.out[0] (.names)                                           0.261     7.430
n10935.in[0] (.names)                                            1.014     8.444
n10935.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10898.in[2] (.names)                                            1.014    10.993
n10898.out[0] (.names)                                           0.261    11.254
n10946.in[0] (.names)                                            1.014    12.268
n10946.out[0] (.names)                                           0.261    12.529
n10947.in[0] (.names)                                            1.014    13.543
n10947.out[0] (.names)                                           0.261    13.804
n10783.in[0] (.names)                                            1.014    14.818
n10783.out[0] (.names)                                           0.261    15.079
n10717.in[1] (.names)                                            1.014    16.093
n10717.out[0] (.names)                                           0.261    16.354
n10718.in[2] (.names)                                            1.014    17.367
n10718.out[0] (.names)                                           0.261    17.628
n10721.in[2] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10719.in[0] (.names)                                            1.014    19.917
n10719.out[0] (.names)                                           0.261    20.178
n10689.in[0] (.names)                                            1.014    21.192
n10689.out[0] (.names)                                           0.261    21.453
n10690.in[0] (.names)                                            1.014    22.467
n10690.out[0] (.names)                                           0.261    22.728
n10692.in[2] (.names)                                            1.014    23.742
n10692.out[0] (.names)                                           0.261    24.003
n10695.in[0] (.names)                                            1.014    25.016
n10695.out[0] (.names)                                           0.261    25.277
n10696.in[1] (.names)                                            1.014    26.291
n10696.out[0] (.names)                                           0.261    26.552
n10698.in[1] (.names)                                            1.014    27.566
n10698.out[0] (.names)                                           0.261    27.827
n10699.in[1] (.names)                                            1.014    28.841
n10699.out[0] (.names)                                           0.261    29.102
n10703.in[1] (.names)                                            1.014    30.116
n10703.out[0] (.names)                                           0.261    30.377
n10705.in[1] (.names)                                            1.014    31.390
n10705.out[0] (.names)                                           0.261    31.651
n10659.in[2] (.names)                                            1.014    32.665
n10659.out[0] (.names)                                           0.261    32.926
n10707.in[1] (.names)                                            1.014    33.940
n10707.out[0] (.names)                                           0.261    34.201
n10710.in[1] (.names)                                            1.014    35.215
n10710.out[0] (.names)                                           0.261    35.476
n10711.in[1] (.names)                                            1.014    36.490
n10711.out[0] (.names)                                           0.261    36.751
n10643.in[0] (.names)                                            1.014    37.765
n10643.out[0] (.names)                                           0.261    38.026
n10645.in[1] (.names)                                            1.014    39.039
n10645.out[0] (.names)                                           0.261    39.300
n10650.in[2] (.names)                                            1.014    40.314
n10650.out[0] (.names)                                           0.261    40.575
n10660.in[0] (.names)                                            1.014    41.589
n10660.out[0] (.names)                                           0.261    41.850
n10661.in[0] (.names)                                            1.014    42.864
n10661.out[0] (.names)                                           0.261    43.125
n10662.in[0] (.names)                                            1.014    44.139
n10662.out[0] (.names)                                           0.261    44.400
n10663.in[0] (.names)                                            1.014    45.413
n10663.out[0] (.names)                                           0.261    45.674
n10580.in[0] (.names)                                            1.014    46.688
n10580.out[0] (.names)                                           0.261    46.949
n10582.in[2] (.names)                                            1.014    47.963
n10582.out[0] (.names)                                           0.261    48.224
n10587.in[1] (.names)                                            1.014    49.238
n10587.out[0] (.names)                                           0.261    49.499
n1616.in[0] (.names)                                             1.014    50.513
n1616.out[0] (.names)                                            0.261    50.774
n1734.in[0] (.names)                                             1.014    51.787
n1734.out[0] (.names)                                            0.261    52.048
n10583.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10583.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n9862.Q[0] (.latch clocked by pclk)
Endpoint  : n1586.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9862.clk[0] (.latch)                                            1.014     1.014
n9862.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10022.in[0] (.names)                                            1.014     2.070
n10022.out[0] (.names)                                           0.261     2.331
n10023.in[0] (.names)                                            1.014     3.344
n10023.out[0] (.names)                                           0.261     3.605
n10024.in[0] (.names)                                            1.014     4.619
n10024.out[0] (.names)                                           0.261     4.880
n10025.in[1] (.names)                                            1.014     5.894
n10025.out[0] (.names)                                           0.261     6.155
n10934.in[0] (.names)                                            1.014     7.169
n10934.out[0] (.names)                                           0.261     7.430
n10935.in[0] (.names)                                            1.014     8.444
n10935.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10898.in[2] (.names)                                            1.014    10.993
n10898.out[0] (.names)                                           0.261    11.254
n10946.in[0] (.names)                                            1.014    12.268
n10946.out[0] (.names)                                           0.261    12.529
n10947.in[0] (.names)                                            1.014    13.543
n10947.out[0] (.names)                                           0.261    13.804
n10783.in[0] (.names)                                            1.014    14.818
n10783.out[0] (.names)                                           0.261    15.079
n10717.in[1] (.names)                                            1.014    16.093
n10717.out[0] (.names)                                           0.261    16.354
n10718.in[2] (.names)                                            1.014    17.367
n10718.out[0] (.names)                                           0.261    17.628
n10721.in[2] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10719.in[0] (.names)                                            1.014    19.917
n10719.out[0] (.names)                                           0.261    20.178
n10689.in[0] (.names)                                            1.014    21.192
n10689.out[0] (.names)                                           0.261    21.453
n10690.in[0] (.names)                                            1.014    22.467
n10690.out[0] (.names)                                           0.261    22.728
n10692.in[2] (.names)                                            1.014    23.742
n10692.out[0] (.names)                                           0.261    24.003
n10695.in[0] (.names)                                            1.014    25.016
n10695.out[0] (.names)                                           0.261    25.277
n10696.in[1] (.names)                                            1.014    26.291
n10696.out[0] (.names)                                           0.261    26.552
n10698.in[1] (.names)                                            1.014    27.566
n10698.out[0] (.names)                                           0.261    27.827
n10699.in[1] (.names)                                            1.014    28.841
n10699.out[0] (.names)                                           0.261    29.102
n10703.in[1] (.names)                                            1.014    30.116
n10703.out[0] (.names)                                           0.261    30.377
n10705.in[1] (.names)                                            1.014    31.390
n10705.out[0] (.names)                                           0.261    31.651
n10659.in[2] (.names)                                            1.014    32.665
n10659.out[0] (.names)                                           0.261    32.926
n10707.in[1] (.names)                                            1.014    33.940
n10707.out[0] (.names)                                           0.261    34.201
n10710.in[1] (.names)                                            1.014    35.215
n10710.out[0] (.names)                                           0.261    35.476
n10711.in[1] (.names)                                            1.014    36.490
n10711.out[0] (.names)                                           0.261    36.751
n10643.in[0] (.names)                                            1.014    37.765
n10643.out[0] (.names)                                           0.261    38.026
n10645.in[1] (.names)                                            1.014    39.039
n10645.out[0] (.names)                                           0.261    39.300
n10650.in[2] (.names)                                            1.014    40.314
n10650.out[0] (.names)                                           0.261    40.575
n10660.in[0] (.names)                                            1.014    41.589
n10660.out[0] (.names)                                           0.261    41.850
n10661.in[0] (.names)                                            1.014    42.864
n10661.out[0] (.names)                                           0.261    43.125
n10662.in[0] (.names)                                            1.014    44.139
n10662.out[0] (.names)                                           0.261    44.400
n10663.in[0] (.names)                                            1.014    45.413
n10663.out[0] (.names)                                           0.261    45.674
n10580.in[0] (.names)                                            1.014    46.688
n10580.out[0] (.names)                                           0.261    46.949
n10582.in[2] (.names)                                            1.014    47.963
n10582.out[0] (.names)                                           0.261    48.224
n10587.in[1] (.names)                                            1.014    49.238
n10587.out[0] (.names)                                           0.261    49.499
n1616.in[0] (.names)                                             1.014    50.513
n1616.out[0] (.names)                                            0.261    50.774
n1734.in[0] (.names)                                             1.014    51.787
n1734.out[0] (.names)                                            0.261    52.048
n1586.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1586.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n1228.Q[0] (.latch clocked by pclk)
Endpoint  : n2360.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1228.clk[0] (.latch)                                            1.014     1.014
n1228.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3800.in[0] (.names)                                             1.014     2.070
n3800.out[0] (.names)                                            0.261     2.331
n3802.in[0] (.names)                                             1.014     3.344
n3802.out[0] (.names)                                            0.261     3.605
n3795.in[0] (.names)                                             1.014     4.619
n3795.out[0] (.names)                                            0.261     4.880
n3796.in[0] (.names)                                             1.014     5.894
n3796.out[0] (.names)                                            0.261     6.155
n3797.in[1] (.names)                                             1.014     7.169
n3797.out[0] (.names)                                            0.261     7.430
n3836.in[1] (.names)                                             1.014     8.444
n3836.out[0] (.names)                                            0.261     8.705
n3839.in[1] (.names)                                             1.014     9.719
n3839.out[0] (.names)                                            0.261     9.980
n3736.in[0] (.names)                                             1.014    10.993
n3736.out[0] (.names)                                            0.261    11.254
n3737.in[3] (.names)                                             1.014    12.268
n3737.out[0] (.names)                                            0.261    12.529
n3731.in[0] (.names)                                             1.014    13.543
n3731.out[0] (.names)                                            0.261    13.804
n3734.in[0] (.names)                                             1.014    14.818
n3734.out[0] (.names)                                            0.261    15.079
n3738.in[0] (.names)                                             1.014    16.093
n3738.out[0] (.names)                                            0.261    16.354
n3732.in[0] (.names)                                             1.014    17.367
n3732.out[0] (.names)                                            0.261    17.628
n3740.in[1] (.names)                                             1.014    18.642
n3740.out[0] (.names)                                            0.261    18.903
n1931.in[0] (.names)                                             1.014    19.917
n1931.out[0] (.names)                                            0.261    20.178
n3840.in[0] (.names)                                             1.014    21.192
n3840.out[0] (.names)                                            0.261    21.453
n3842.in[0] (.names)                                             1.014    22.467
n3842.out[0] (.names)                                            0.261    22.728
n3845.in[1] (.names)                                             1.014    23.742
n3845.out[0] (.names)                                            0.261    24.003
n3660.in[2] (.names)                                             1.014    25.016
n3660.out[0] (.names)                                            0.261    25.277
n3743.in[0] (.names)                                             1.014    26.291
n3743.out[0] (.names)                                            0.261    26.552
n1955.in[1] (.names)                                             1.014    27.566
n1955.out[0] (.names)                                            0.261    27.827
n3174.in[1] (.names)                                             1.014    28.841
n3174.out[0] (.names)                                            0.261    29.102
n3176.in[2] (.names)                                             1.014    30.116
n3176.out[0] (.names)                                            0.261    30.377
n3177.in[1] (.names)                                             1.014    31.390
n3177.out[0] (.names)                                            0.261    31.651
n3178.in[0] (.names)                                             1.014    32.665
n3178.out[0] (.names)                                            0.261    32.926
n3183.in[2] (.names)                                             1.014    33.940
n3183.out[0] (.names)                                            0.261    34.201
n3185.in[1] (.names)                                             1.014    35.215
n3185.out[0] (.names)                                            0.261    35.476
n2827.in[2] (.names)                                             1.014    36.490
n2827.out[0] (.names)                                            0.261    36.751
n3122.in[0] (.names)                                             1.014    37.765
n3122.out[0] (.names)                                            0.261    38.026
n3124.in[0] (.names)                                             1.014    39.039
n3124.out[0] (.names)                                            0.261    39.300
n2839.in[1] (.names)                                             1.014    40.314
n2839.out[0] (.names)                                            0.261    40.575
n2840.in[2] (.names)                                             1.014    41.589
n2840.out[0] (.names)                                            0.261    41.850
n2877.in[0] (.names)                                             1.014    42.864
n2877.out[0] (.names)                                            0.261    43.125
n1964.in[1] (.names)                                             1.014    44.139
n1964.out[0] (.names)                                            0.261    44.400
n2878.in[0] (.names)                                             1.014    45.413
n2878.out[0] (.names)                                            0.261    45.674
n2908.in[0] (.names)                                             1.014    46.688
n2908.out[0] (.names)                                            0.261    46.949
n2910.in[2] (.names)                                             1.014    47.963
n2910.out[0] (.names)                                            0.261    48.224
n2918.in[0] (.names)                                             1.014    49.238
n2918.out[0] (.names)                                            0.261    49.499
n2565.in[1] (.names)                                             1.014    50.513
n2565.out[0] (.names)                                            0.261    50.774
n2562.in[0] (.names)                                             1.014    51.787
n2562.out[0] (.names)                                            0.261    52.048
n2360.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2360.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n1228.Q[0] (.latch clocked by pclk)
Endpoint  : n2957.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1228.clk[0] (.latch)                                            1.014     1.014
n1228.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3800.in[0] (.names)                                             1.014     2.070
n3800.out[0] (.names)                                            0.261     2.331
n3802.in[0] (.names)                                             1.014     3.344
n3802.out[0] (.names)                                            0.261     3.605
n3795.in[0] (.names)                                             1.014     4.619
n3795.out[0] (.names)                                            0.261     4.880
n3796.in[0] (.names)                                             1.014     5.894
n3796.out[0] (.names)                                            0.261     6.155
n3797.in[1] (.names)                                             1.014     7.169
n3797.out[0] (.names)                                            0.261     7.430
n3836.in[1] (.names)                                             1.014     8.444
n3836.out[0] (.names)                                            0.261     8.705
n3839.in[1] (.names)                                             1.014     9.719
n3839.out[0] (.names)                                            0.261     9.980
n3736.in[0] (.names)                                             1.014    10.993
n3736.out[0] (.names)                                            0.261    11.254
n3737.in[3] (.names)                                             1.014    12.268
n3737.out[0] (.names)                                            0.261    12.529
n3731.in[0] (.names)                                             1.014    13.543
n3731.out[0] (.names)                                            0.261    13.804
n3734.in[0] (.names)                                             1.014    14.818
n3734.out[0] (.names)                                            0.261    15.079
n3738.in[0] (.names)                                             1.014    16.093
n3738.out[0] (.names)                                            0.261    16.354
n3732.in[0] (.names)                                             1.014    17.367
n3732.out[0] (.names)                                            0.261    17.628
n3740.in[1] (.names)                                             1.014    18.642
n3740.out[0] (.names)                                            0.261    18.903
n1931.in[0] (.names)                                             1.014    19.917
n1931.out[0] (.names)                                            0.261    20.178
n3840.in[0] (.names)                                             1.014    21.192
n3840.out[0] (.names)                                            0.261    21.453
n3842.in[0] (.names)                                             1.014    22.467
n3842.out[0] (.names)                                            0.261    22.728
n3845.in[1] (.names)                                             1.014    23.742
n3845.out[0] (.names)                                            0.261    24.003
n3660.in[2] (.names)                                             1.014    25.016
n3660.out[0] (.names)                                            0.261    25.277
n3743.in[0] (.names)                                             1.014    26.291
n3743.out[0] (.names)                                            0.261    26.552
n1955.in[1] (.names)                                             1.014    27.566
n1955.out[0] (.names)                                            0.261    27.827
n3174.in[1] (.names)                                             1.014    28.841
n3174.out[0] (.names)                                            0.261    29.102
n3176.in[2] (.names)                                             1.014    30.116
n3176.out[0] (.names)                                            0.261    30.377
n3177.in[1] (.names)                                             1.014    31.390
n3177.out[0] (.names)                                            0.261    31.651
n3178.in[0] (.names)                                             1.014    32.665
n3178.out[0] (.names)                                            0.261    32.926
n3183.in[2] (.names)                                             1.014    33.940
n3183.out[0] (.names)                                            0.261    34.201
n3185.in[1] (.names)                                             1.014    35.215
n3185.out[0] (.names)                                            0.261    35.476
n2827.in[2] (.names)                                             1.014    36.490
n2827.out[0] (.names)                                            0.261    36.751
n3122.in[0] (.names)                                             1.014    37.765
n3122.out[0] (.names)                                            0.261    38.026
n3124.in[0] (.names)                                             1.014    39.039
n3124.out[0] (.names)                                            0.261    39.300
n2839.in[1] (.names)                                             1.014    40.314
n2839.out[0] (.names)                                            0.261    40.575
n2840.in[2] (.names)                                             1.014    41.589
n2840.out[0] (.names)                                            0.261    41.850
n2877.in[0] (.names)                                             1.014    42.864
n2877.out[0] (.names)                                            0.261    43.125
n1964.in[1] (.names)                                             1.014    44.139
n1964.out[0] (.names)                                            0.261    44.400
n2878.in[0] (.names)                                             1.014    45.413
n2878.out[0] (.names)                                            0.261    45.674
n2908.in[0] (.names)                                             1.014    46.688
n2908.out[0] (.names)                                            0.261    46.949
n2909.in[0] (.names)                                             1.014    47.963
n2909.out[0] (.names)                                            0.261    48.224
n2805.in[1] (.names)                                             1.014    49.238
n2805.out[0] (.names)                                            0.261    49.499
n1243.in[0] (.names)                                             1.014    50.513
n1243.out[0] (.names)                                            0.261    50.774
n2953.in[2] (.names)                                             1.014    51.787
n2953.out[0] (.names)                                            0.261    52.048
n2957.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2957.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n9862.Q[0] (.latch clocked by pclk)
Endpoint  : n10589.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9862.clk[0] (.latch)                                            1.014     1.014
n9862.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10022.in[0] (.names)                                            1.014     2.070
n10022.out[0] (.names)                                           0.261     2.331
n10023.in[0] (.names)                                            1.014     3.344
n10023.out[0] (.names)                                           0.261     3.605
n10024.in[0] (.names)                                            1.014     4.619
n10024.out[0] (.names)                                           0.261     4.880
n10025.in[1] (.names)                                            1.014     5.894
n10025.out[0] (.names)                                           0.261     6.155
n10934.in[0] (.names)                                            1.014     7.169
n10934.out[0] (.names)                                           0.261     7.430
n10935.in[0] (.names)                                            1.014     8.444
n10935.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10898.in[2] (.names)                                            1.014    10.993
n10898.out[0] (.names)                                           0.261    11.254
n10946.in[0] (.names)                                            1.014    12.268
n10946.out[0] (.names)                                           0.261    12.529
n10947.in[0] (.names)                                            1.014    13.543
n10947.out[0] (.names)                                           0.261    13.804
n10948.in[1] (.names)                                            1.014    14.818
n10948.out[0] (.names)                                           0.261    15.079
n10953.in[2] (.names)                                            1.014    16.093
n10953.out[0] (.names)                                           0.261    16.354
n10955.in[0] (.names)                                            1.014    17.367
n10955.out[0] (.names)                                           0.261    17.628
n10949.in[0] (.names)                                            1.014    18.642
n10949.out[0] (.names)                                           0.261    18.903
n1217.in[0] (.names)                                             1.014    19.917
n1217.out[0] (.names)                                            0.261    20.178
n10957.in[0] (.names)                                            1.014    21.192
n10957.out[0] (.names)                                           0.261    21.453
n10964.in[3] (.names)                                            1.014    22.467
n10964.out[0] (.names)                                           0.261    22.728
n10967.in[0] (.names)                                            1.014    23.742
n10967.out[0] (.names)                                           0.261    24.003
n10968.in[0] (.names)                                            1.014    25.016
n10968.out[0] (.names)                                           0.261    25.277
n10970.in[1] (.names)                                            1.014    26.291
n10970.out[0] (.names)                                           0.261    26.552
n10973.in[0] (.names)                                            1.014    27.566
n10973.out[0] (.names)                                           0.261    27.827
n10976.in[1] (.names)                                            1.014    28.841
n10976.out[0] (.names)                                           0.261    29.102
n10978.in[2] (.names)                                            1.014    30.116
n10978.out[0] (.names)                                           0.261    30.377
n10979.in[2] (.names)                                            1.014    31.390
n10979.out[0] (.names)                                           0.261    31.651
n10981.in[3] (.names)                                            1.014    32.665
n10981.out[0] (.names)                                           0.261    32.926
n10089.in[1] (.names)                                            1.014    33.940
n10089.out[0] (.names)                                           0.261    34.201
n9801.in[1] (.names)                                             1.014    35.215
n9801.out[0] (.names)                                            0.261    35.476
n1756.in[1] (.names)                                             1.014    36.490
n1756.out[0] (.names)                                            0.261    36.751
n10991.in[0] (.names)                                            1.014    37.765
n10991.out[0] (.names)                                           0.261    38.026
n10983.in[1] (.names)                                            1.014    39.039
n10983.out[0] (.names)                                           0.261    39.300
n10790.in[2] (.names)                                            1.014    40.314
n10790.out[0] (.names)                                           0.261    40.575
n10791.in[0] (.names)                                            1.014    41.589
n10791.out[0] (.names)                                           0.261    41.850
n10795.in[1] (.names)                                            1.014    42.864
n10795.out[0] (.names)                                           0.261    43.125
n10800.in[0] (.names)                                            1.014    44.139
n10800.out[0] (.names)                                           0.261    44.400
n10804.in[1] (.names)                                            1.014    45.413
n10804.out[0] (.names)                                           0.261    45.674
n1312.in[1] (.names)                                             1.014    46.688
n1312.out[0] (.names)                                            0.261    46.949
n10737.in[1] (.names)                                            1.014    47.963
n10737.out[0] (.names)                                           0.261    48.224
n10738.in[3] (.names)                                            1.014    49.238
n10738.out[0] (.names)                                           0.261    49.499
n1739.in[0] (.names)                                             1.014    50.513
n1739.out[0] (.names)                                            0.261    50.774
n10588.in[1] (.names)                                            1.014    51.787
n10588.out[0] (.names)                                           0.261    52.048
n10589.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10589.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n9862.Q[0] (.latch clocked by pclk)
Endpoint  : n8384.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9862.clk[0] (.latch)                                            1.014     1.014
n9862.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10022.in[0] (.names)                                            1.014     2.070
n10022.out[0] (.names)                                           0.261     2.331
n10023.in[0] (.names)                                            1.014     3.344
n10023.out[0] (.names)                                           0.261     3.605
n10024.in[0] (.names)                                            1.014     4.619
n10024.out[0] (.names)                                           0.261     4.880
n10025.in[1] (.names)                                            1.014     5.894
n10025.out[0] (.names)                                           0.261     6.155
n10934.in[0] (.names)                                            1.014     7.169
n10934.out[0] (.names)                                           0.261     7.430
n10935.in[0] (.names)                                            1.014     8.444
n10935.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10898.in[2] (.names)                                            1.014    10.993
n10898.out[0] (.names)                                           0.261    11.254
n10946.in[0] (.names)                                            1.014    12.268
n10946.out[0] (.names)                                           0.261    12.529
n10947.in[0] (.names)                                            1.014    13.543
n10947.out[0] (.names)                                           0.261    13.804
n10783.in[0] (.names)                                            1.014    14.818
n10783.out[0] (.names)                                           0.261    15.079
n10717.in[1] (.names)                                            1.014    16.093
n10717.out[0] (.names)                                           0.261    16.354
n10718.in[2] (.names)                                            1.014    17.367
n10718.out[0] (.names)                                           0.261    17.628
n10721.in[2] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10719.in[0] (.names)                                            1.014    19.917
n10719.out[0] (.names)                                           0.261    20.178
n10689.in[0] (.names)                                            1.014    21.192
n10689.out[0] (.names)                                           0.261    21.453
n10690.in[0] (.names)                                            1.014    22.467
n10690.out[0] (.names)                                           0.261    22.728
n10692.in[2] (.names)                                            1.014    23.742
n10692.out[0] (.names)                                           0.261    24.003
n10695.in[0] (.names)                                            1.014    25.016
n10695.out[0] (.names)                                           0.261    25.277
n1656.in[0] (.names)                                             1.014    26.291
n1656.out[0] (.names)                                            0.261    26.552
n11674.in[1] (.names)                                            1.014    27.566
n11674.out[0] (.names)                                           0.261    27.827
n11676.in[2] (.names)                                            1.014    28.841
n11676.out[0] (.names)                                           0.261    29.102
n11680.in[0] (.names)                                            1.014    30.116
n11680.out[0] (.names)                                           0.261    30.377
n11682.in[0] (.names)                                            1.014    31.390
n11682.out[0] (.names)                                           0.261    31.651
n11798.in[1] (.names)                                            1.014    32.665
n11798.out[0] (.names)                                           0.261    32.926
n11799.in[0] (.names)                                            1.014    33.940
n11799.out[0] (.names)                                           0.261    34.201
n11800.in[0] (.names)                                            1.014    35.215
n11800.out[0] (.names)                                           0.261    35.476
n11807.in[0] (.names)                                            1.014    36.490
n11807.out[0] (.names)                                           0.261    36.751
n11786.in[0] (.names)                                            1.014    37.765
n11786.out[0] (.names)                                           0.261    38.026
n11808.in[1] (.names)                                            1.014    39.039
n11808.out[0] (.names)                                           0.261    39.300
n11809.in[0] (.names)                                            1.014    40.314
n11809.out[0] (.names)                                           0.261    40.575
n11810.in[0] (.names)                                            1.014    41.589
n11810.out[0] (.names)                                           0.261    41.850
n11661.in[0] (.names)                                            1.014    42.864
n11661.out[0] (.names)                                           0.261    43.125
n11772.in[0] (.names)                                            1.014    44.139
n11772.out[0] (.names)                                           0.261    44.400
n9895.in[0] (.names)                                             1.014    45.413
n9895.out[0] (.names)                                            0.261    45.674
n11949.in[2] (.names)                                            1.014    46.688
n11949.out[0] (.names)                                           0.261    46.949
n11950.in[0] (.names)                                            1.014    47.963
n11950.out[0] (.names)                                           0.261    48.224
n11951.in[0] (.names)                                            1.014    49.238
n11951.out[0] (.names)                                           0.261    49.499
n1776.in[1] (.names)                                             1.014    50.513
n1776.out[0] (.names)                                            0.261    50.774
n8383.in[0] (.names)                                             1.014    51.787
n8383.out[0] (.names)                                            0.261    52.048
n8384.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8384.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n9862.Q[0] (.latch clocked by pclk)
Endpoint  : n9912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9862.clk[0] (.latch)                                            1.014     1.014
n9862.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10022.in[0] (.names)                                            1.014     2.070
n10022.out[0] (.names)                                           0.261     2.331
n10023.in[0] (.names)                                            1.014     3.344
n10023.out[0] (.names)                                           0.261     3.605
n10024.in[0] (.names)                                            1.014     4.619
n10024.out[0] (.names)                                           0.261     4.880
n10025.in[1] (.names)                                            1.014     5.894
n10025.out[0] (.names)                                           0.261     6.155
n10934.in[0] (.names)                                            1.014     7.169
n10934.out[0] (.names)                                           0.261     7.430
n10935.in[0] (.names)                                            1.014     8.444
n10935.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10898.in[2] (.names)                                            1.014    10.993
n10898.out[0] (.names)                                           0.261    11.254
n10946.in[0] (.names)                                            1.014    12.268
n10946.out[0] (.names)                                           0.261    12.529
n10947.in[0] (.names)                                            1.014    13.543
n10947.out[0] (.names)                                           0.261    13.804
n10783.in[0] (.names)                                            1.014    14.818
n10783.out[0] (.names)                                           0.261    15.079
n10717.in[1] (.names)                                            1.014    16.093
n10717.out[0] (.names)                                           0.261    16.354
n10718.in[2] (.names)                                            1.014    17.367
n10718.out[0] (.names)                                           0.261    17.628
n10721.in[2] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10719.in[0] (.names)                                            1.014    19.917
n10719.out[0] (.names)                                           0.261    20.178
n10689.in[0] (.names)                                            1.014    21.192
n10689.out[0] (.names)                                           0.261    21.453
n10690.in[0] (.names)                                            1.014    22.467
n10690.out[0] (.names)                                           0.261    22.728
n10692.in[2] (.names)                                            1.014    23.742
n10692.out[0] (.names)                                           0.261    24.003
n10695.in[0] (.names)                                            1.014    25.016
n10695.out[0] (.names)                                           0.261    25.277
n1656.in[0] (.names)                                             1.014    26.291
n1656.out[0] (.names)                                            0.261    26.552
n11674.in[1] (.names)                                            1.014    27.566
n11674.out[0] (.names)                                           0.261    27.827
n11676.in[2] (.names)                                            1.014    28.841
n11676.out[0] (.names)                                           0.261    29.102
n11680.in[0] (.names)                                            1.014    30.116
n11680.out[0] (.names)                                           0.261    30.377
n11682.in[0] (.names)                                            1.014    31.390
n11682.out[0] (.names)                                           0.261    31.651
n11798.in[1] (.names)                                            1.014    32.665
n11798.out[0] (.names)                                           0.261    32.926
n11799.in[0] (.names)                                            1.014    33.940
n11799.out[0] (.names)                                           0.261    34.201
n11800.in[0] (.names)                                            1.014    35.215
n11800.out[0] (.names)                                           0.261    35.476
n11807.in[0] (.names)                                            1.014    36.490
n11807.out[0] (.names)                                           0.261    36.751
n11786.in[0] (.names)                                            1.014    37.765
n11786.out[0] (.names)                                           0.261    38.026
n11808.in[1] (.names)                                            1.014    39.039
n11808.out[0] (.names)                                           0.261    39.300
n11809.in[0] (.names)                                            1.014    40.314
n11809.out[0] (.names)                                           0.261    40.575
n11810.in[0] (.names)                                            1.014    41.589
n11810.out[0] (.names)                                           0.261    41.850
n11661.in[0] (.names)                                            1.014    42.864
n11661.out[0] (.names)                                           0.261    43.125
n11772.in[0] (.names)                                            1.014    44.139
n11772.out[0] (.names)                                           0.261    44.400
n9895.in[0] (.names)                                             1.014    45.413
n9895.out[0] (.names)                                            0.261    45.674
n9896.in[0] (.names)                                             1.014    46.688
n9896.out[0] (.names)                                            0.261    46.949
n9906.in[2] (.names)                                             1.014    47.963
n9906.out[0] (.names)                                            0.261    48.224
n1359.in[0] (.names)                                             1.014    49.238
n1359.out[0] (.names)                                            0.261    49.499
n9849.in[1] (.names)                                             1.014    50.513
n9849.out[0] (.names)                                            0.261    50.774
n9841.in[0] (.names)                                             1.014    51.787
n9841.out[0] (.names)                                            0.261    52.048
n9912.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9912.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n9862.Q[0] (.latch clocked by pclk)
Endpoint  : n9842.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9862.clk[0] (.latch)                                            1.014     1.014
n9862.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10022.in[0] (.names)                                            1.014     2.070
n10022.out[0] (.names)                                           0.261     2.331
n10023.in[0] (.names)                                            1.014     3.344
n10023.out[0] (.names)                                           0.261     3.605
n10024.in[0] (.names)                                            1.014     4.619
n10024.out[0] (.names)                                           0.261     4.880
n10025.in[1] (.names)                                            1.014     5.894
n10025.out[0] (.names)                                           0.261     6.155
n10934.in[0] (.names)                                            1.014     7.169
n10934.out[0] (.names)                                           0.261     7.430
n10935.in[0] (.names)                                            1.014     8.444
n10935.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10898.in[2] (.names)                                            1.014    10.993
n10898.out[0] (.names)                                           0.261    11.254
n10946.in[0] (.names)                                            1.014    12.268
n10946.out[0] (.names)                                           0.261    12.529
n10947.in[0] (.names)                                            1.014    13.543
n10947.out[0] (.names)                                           0.261    13.804
n10783.in[0] (.names)                                            1.014    14.818
n10783.out[0] (.names)                                           0.261    15.079
n10717.in[1] (.names)                                            1.014    16.093
n10717.out[0] (.names)                                           0.261    16.354
n10718.in[2] (.names)                                            1.014    17.367
n10718.out[0] (.names)                                           0.261    17.628
n10721.in[2] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10719.in[0] (.names)                                            1.014    19.917
n10719.out[0] (.names)                                           0.261    20.178
n10689.in[0] (.names)                                            1.014    21.192
n10689.out[0] (.names)                                           0.261    21.453
n10690.in[0] (.names)                                            1.014    22.467
n10690.out[0] (.names)                                           0.261    22.728
n10692.in[2] (.names)                                            1.014    23.742
n10692.out[0] (.names)                                           0.261    24.003
n10695.in[0] (.names)                                            1.014    25.016
n10695.out[0] (.names)                                           0.261    25.277
n1656.in[0] (.names)                                             1.014    26.291
n1656.out[0] (.names)                                            0.261    26.552
n11674.in[1] (.names)                                            1.014    27.566
n11674.out[0] (.names)                                           0.261    27.827
n11676.in[2] (.names)                                            1.014    28.841
n11676.out[0] (.names)                                           0.261    29.102
n11680.in[0] (.names)                                            1.014    30.116
n11680.out[0] (.names)                                           0.261    30.377
n11682.in[0] (.names)                                            1.014    31.390
n11682.out[0] (.names)                                           0.261    31.651
n11798.in[1] (.names)                                            1.014    32.665
n11798.out[0] (.names)                                           0.261    32.926
n11799.in[0] (.names)                                            1.014    33.940
n11799.out[0] (.names)                                           0.261    34.201
n11800.in[0] (.names)                                            1.014    35.215
n11800.out[0] (.names)                                           0.261    35.476
n11807.in[0] (.names)                                            1.014    36.490
n11807.out[0] (.names)                                           0.261    36.751
n11786.in[0] (.names)                                            1.014    37.765
n11786.out[0] (.names)                                           0.261    38.026
n11808.in[1] (.names)                                            1.014    39.039
n11808.out[0] (.names)                                           0.261    39.300
n11809.in[0] (.names)                                            1.014    40.314
n11809.out[0] (.names)                                           0.261    40.575
n11810.in[0] (.names)                                            1.014    41.589
n11810.out[0] (.names)                                           0.261    41.850
n11661.in[0] (.names)                                            1.014    42.864
n11661.out[0] (.names)                                           0.261    43.125
n11772.in[0] (.names)                                            1.014    44.139
n11772.out[0] (.names)                                           0.261    44.400
n9895.in[0] (.names)                                             1.014    45.413
n9895.out[0] (.names)                                            0.261    45.674
n9896.in[0] (.names)                                             1.014    46.688
n9896.out[0] (.names)                                            0.261    46.949
n9906.in[2] (.names)                                             1.014    47.963
n9906.out[0] (.names)                                            0.261    48.224
n1359.in[0] (.names)                                             1.014    49.238
n1359.out[0] (.names)                                            0.261    49.499
n9849.in[1] (.names)                                             1.014    50.513
n9849.out[0] (.names)                                            0.261    50.774
n9841.in[0] (.names)                                             1.014    51.787
n9841.out[0] (.names)                                            0.261    52.048
n9842.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9842.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n9862.Q[0] (.latch clocked by pclk)
Endpoint  : n10062.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9862.clk[0] (.latch)                                            1.014     1.014
n9862.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10022.in[0] (.names)                                            1.014     2.070
n10022.out[0] (.names)                                           0.261     2.331
n10023.in[0] (.names)                                            1.014     3.344
n10023.out[0] (.names)                                           0.261     3.605
n10024.in[0] (.names)                                            1.014     4.619
n10024.out[0] (.names)                                           0.261     4.880
n10025.in[1] (.names)                                            1.014     5.894
n10025.out[0] (.names)                                           0.261     6.155
n10934.in[0] (.names)                                            1.014     7.169
n10934.out[0] (.names)                                           0.261     7.430
n10935.in[0] (.names)                                            1.014     8.444
n10935.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10898.in[2] (.names)                                            1.014    10.993
n10898.out[0] (.names)                                           0.261    11.254
n10946.in[0] (.names)                                            1.014    12.268
n10946.out[0] (.names)                                           0.261    12.529
n10947.in[0] (.names)                                            1.014    13.543
n10947.out[0] (.names)                                           0.261    13.804
n10783.in[0] (.names)                                            1.014    14.818
n10783.out[0] (.names)                                           0.261    15.079
n10717.in[1] (.names)                                            1.014    16.093
n10717.out[0] (.names)                                           0.261    16.354
n10718.in[2] (.names)                                            1.014    17.367
n10718.out[0] (.names)                                           0.261    17.628
n10721.in[2] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10719.in[0] (.names)                                            1.014    19.917
n10719.out[0] (.names)                                           0.261    20.178
n10689.in[0] (.names)                                            1.014    21.192
n10689.out[0] (.names)                                           0.261    21.453
n10690.in[0] (.names)                                            1.014    22.467
n10690.out[0] (.names)                                           0.261    22.728
n10692.in[2] (.names)                                            1.014    23.742
n10692.out[0] (.names)                                           0.261    24.003
n10695.in[0] (.names)                                            1.014    25.016
n10695.out[0] (.names)                                           0.261    25.277
n10696.in[1] (.names)                                            1.014    26.291
n10696.out[0] (.names)                                           0.261    26.552
n10698.in[1] (.names)                                            1.014    27.566
n10698.out[0] (.names)                                           0.261    27.827
n10699.in[1] (.names)                                            1.014    28.841
n10699.out[0] (.names)                                           0.261    29.102
n10703.in[1] (.names)                                            1.014    30.116
n10703.out[0] (.names)                                           0.261    30.377
n10705.in[1] (.names)                                            1.014    31.390
n10705.out[0] (.names)                                           0.261    31.651
n10659.in[2] (.names)                                            1.014    32.665
n10659.out[0] (.names)                                           0.261    32.926
n10707.in[1] (.names)                                            1.014    33.940
n10707.out[0] (.names)                                           0.261    34.201
n10710.in[1] (.names)                                            1.014    35.215
n10710.out[0] (.names)                                           0.261    35.476
n10711.in[1] (.names)                                            1.014    36.490
n10711.out[0] (.names)                                           0.261    36.751
n10643.in[0] (.names)                                            1.014    37.765
n10643.out[0] (.names)                                           0.261    38.026
n1805.in[1] (.names)                                             1.014    39.039
n1805.out[0] (.names)                                            0.261    39.300
n10713.in[0] (.names)                                            1.014    40.314
n10713.out[0] (.names)                                           0.261    40.575
n9814.in[0] (.names)                                             1.014    41.589
n9814.out[0] (.names)                                            0.261    41.850
n10716.in[0] (.names)                                            1.014    42.864
n10716.out[0] (.names)                                           0.261    43.125
n10727.in[3] (.names)                                            1.014    44.139
n10727.out[0] (.names)                                           0.261    44.400
n10728.in[0] (.names)                                            1.014    45.413
n10728.out[0] (.names)                                           0.261    45.674
n10731.in[0] (.names)                                            1.014    46.688
n10731.out[0] (.names)                                           0.261    46.949
n10733.in[1] (.names)                                            1.014    47.963
n10733.out[0] (.names)                                           0.261    48.224
n10734.in[0] (.names)                                            1.014    49.238
n10734.out[0] (.names)                                           0.261    49.499
n1844.in[1] (.names)                                             1.014    50.513
n1844.out[0] (.names)                                            0.261    50.774
n10061.in[0] (.names)                                            1.014    51.787
n10061.out[0] (.names)                                           0.261    52.048
n10062.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10062.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n9862.Q[0] (.latch clocked by pclk)
Endpoint  : n11001.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9862.clk[0] (.latch)                                            1.014     1.014
n9862.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10022.in[0] (.names)                                            1.014     2.070
n10022.out[0] (.names)                                           0.261     2.331
n10023.in[0] (.names)                                            1.014     3.344
n10023.out[0] (.names)                                           0.261     3.605
n10024.in[0] (.names)                                            1.014     4.619
n10024.out[0] (.names)                                           0.261     4.880
n10025.in[1] (.names)                                            1.014     5.894
n10025.out[0] (.names)                                           0.261     6.155
n10934.in[0] (.names)                                            1.014     7.169
n10934.out[0] (.names)                                           0.261     7.430
n10935.in[0] (.names)                                            1.014     8.444
n10935.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10898.in[2] (.names)                                            1.014    10.993
n10898.out[0] (.names)                                           0.261    11.254
n10946.in[0] (.names)                                            1.014    12.268
n10946.out[0] (.names)                                           0.261    12.529
n10947.in[0] (.names)                                            1.014    13.543
n10947.out[0] (.names)                                           0.261    13.804
n10783.in[0] (.names)                                            1.014    14.818
n10783.out[0] (.names)                                           0.261    15.079
n10717.in[1] (.names)                                            1.014    16.093
n10717.out[0] (.names)                                           0.261    16.354
n10718.in[2] (.names)                                            1.014    17.367
n10718.out[0] (.names)                                           0.261    17.628
n10721.in[2] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10719.in[0] (.names)                                            1.014    19.917
n10719.out[0] (.names)                                           0.261    20.178
n10689.in[0] (.names)                                            1.014    21.192
n10689.out[0] (.names)                                           0.261    21.453
n10690.in[0] (.names)                                            1.014    22.467
n10690.out[0] (.names)                                           0.261    22.728
n10692.in[2] (.names)                                            1.014    23.742
n10692.out[0] (.names)                                           0.261    24.003
n10695.in[0] (.names)                                            1.014    25.016
n10695.out[0] (.names)                                           0.261    25.277
n10696.in[1] (.names)                                            1.014    26.291
n10696.out[0] (.names)                                           0.261    26.552
n10698.in[1] (.names)                                            1.014    27.566
n10698.out[0] (.names)                                           0.261    27.827
n10699.in[1] (.names)                                            1.014    28.841
n10699.out[0] (.names)                                           0.261    29.102
n10703.in[1] (.names)                                            1.014    30.116
n10703.out[0] (.names)                                           0.261    30.377
n10705.in[1] (.names)                                            1.014    31.390
n10705.out[0] (.names)                                           0.261    31.651
n10659.in[2] (.names)                                            1.014    32.665
n10659.out[0] (.names)                                           0.261    32.926
n10707.in[1] (.names)                                            1.014    33.940
n10707.out[0] (.names)                                           0.261    34.201
n10710.in[1] (.names)                                            1.014    35.215
n10710.out[0] (.names)                                           0.261    35.476
n10711.in[1] (.names)                                            1.014    36.490
n10711.out[0] (.names)                                           0.261    36.751
n10643.in[0] (.names)                                            1.014    37.765
n10643.out[0] (.names)                                           0.261    38.026
n1805.in[1] (.names)                                             1.014    39.039
n1805.out[0] (.names)                                            0.261    39.300
n10713.in[0] (.names)                                            1.014    40.314
n10713.out[0] (.names)                                           0.261    40.575
n9814.in[0] (.names)                                             1.014    41.589
n9814.out[0] (.names)                                            0.261    41.850
n10716.in[0] (.names)                                            1.014    42.864
n10716.out[0] (.names)                                           0.261    43.125
n10727.in[3] (.names)                                            1.014    44.139
n10727.out[0] (.names)                                           0.261    44.400
n10728.in[0] (.names)                                            1.014    45.413
n10728.out[0] (.names)                                           0.261    45.674
n10731.in[0] (.names)                                            1.014    46.688
n10731.out[0] (.names)                                           0.261    46.949
n10733.in[1] (.names)                                            1.014    47.963
n10733.out[0] (.names)                                           0.261    48.224
n10734.in[0] (.names)                                            1.014    49.238
n10734.out[0] (.names)                                           0.261    49.499
n10735.in[0] (.names)                                            1.014    50.513
n10735.out[0] (.names)                                           0.261    50.774
n11000.in[1] (.names)                                            1.014    51.787
n11000.out[0] (.names)                                           0.261    52.048
n11001.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11001.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n11578.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1498.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11578.clk[0] (.latch)                                           1.014     1.014
n11578.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11585.in[0] (.names)                                            1.014     2.070
n11585.out[0] (.names)                                           0.261     2.331
n11590.in[0] (.names)                                            1.014     3.344
n11590.out[0] (.names)                                           0.261     3.605
n11591.in[1] (.names)                                            1.014     4.619
n11591.out[0] (.names)                                           0.261     4.880
n11592.in[2] (.names)                                            1.014     5.894
n11592.out[0] (.names)                                           0.261     6.155
n1596.in[1] (.names)                                             1.014     7.169
n1596.out[0] (.names)                                            0.261     7.430
n11593.in[0] (.names)                                            1.014     8.444
n11593.out[0] (.names)                                           0.261     8.705
n11583.in[0] (.names)                                            1.014     9.719
n11583.out[0] (.names)                                           0.261     9.980
n11579.in[1] (.names)                                            1.014    10.993
n11579.out[0] (.names)                                           0.261    11.254
n11581.in[0] (.names)                                            1.014    12.268
n11581.out[0] (.names)                                           0.261    12.529
n11597.in[2] (.names)                                            1.014    13.543
n11597.out[0] (.names)                                           0.261    13.804
n11598.in[0] (.names)                                            1.014    14.818
n11598.out[0] (.names)                                           0.261    15.079
n11582.in[0] (.names)                                            1.014    16.093
n11582.out[0] (.names)                                           0.261    16.354
n11602.in[1] (.names)                                            1.014    17.367
n11602.out[0] (.names)                                           0.261    17.628
n11603.in[0] (.names)                                            1.014    18.642
n11603.out[0] (.names)                                           0.261    18.903
n1574.in[0] (.names)                                             1.014    19.917
n1574.out[0] (.names)                                            0.261    20.178
n11801.in[1] (.names)                                            1.014    21.192
n11801.out[0] (.names)                                           0.261    21.453
n11802.in[0] (.names)                                            1.014    22.467
n11802.out[0] (.names)                                           0.261    22.728
n11804.in[1] (.names)                                            1.014    23.742
n11804.out[0] (.names)                                           0.261    24.003
n11797.in[0] (.names)                                            1.014    25.016
n11797.out[0] (.names)                                           0.261    25.277
n11805.in[0] (.names)                                            1.014    26.291
n11805.out[0] (.names)                                           0.261    26.552
n11643.in[0] (.names)                                            1.014    27.566
n11643.out[0] (.names)                                           0.261    27.827
n11639.in[3] (.names)                                            1.014    28.841
n11639.out[0] (.names)                                           0.261    29.102
n11640.in[1] (.names)                                            1.014    30.116
n11640.out[0] (.names)                                           0.261    30.377
n11653.in[0] (.names)                                            1.014    31.390
n11653.out[0] (.names)                                           0.261    31.651
n11654.in[0] (.names)                                            1.014    32.665
n11654.out[0] (.names)                                           0.261    32.926
n11658.in[0] (.names)                                            1.014    33.940
n11658.out[0] (.names)                                           0.261    34.201
n11655.in[0] (.names)                                            1.014    35.215
n11655.out[0] (.names)                                           0.261    35.476
n11656.in[1] (.names)                                            1.014    36.490
n11656.out[0] (.names)                                           0.261    36.751
n11657.in[2] (.names)                                            1.014    37.765
n11657.out[0] (.names)                                           0.261    38.026
n9810.in[0] (.names)                                             1.014    39.039
n9810.out[0] (.names)                                            0.261    39.300
n11467.in[0] (.names)                                            1.014    40.314
n11467.out[0] (.names)                                           0.261    40.575
n11660.in[0] (.names)                                            1.014    41.589
n11660.out[0] (.names)                                           0.261    41.850
n1842.in[0] (.names)                                             1.014    42.864
n1842.out[0] (.names)                                            0.261    43.125
n11483.in[2] (.names)                                            1.014    44.139
n11483.out[0] (.names)                                           0.261    44.400
n8372.in[0] (.names)                                             1.014    45.413
n8372.out[0] (.names)                                            0.261    45.674
n11484.in[0] (.names)                                            1.014    46.688
n11484.out[0] (.names)                                           0.261    46.949
n11501.in[0] (.names)                                            1.014    47.963
n11501.out[0] (.names)                                           0.261    48.224
n11502.in[2] (.names)                                            1.014    49.238
n11502.out[0] (.names)                                           0.261    49.499
n1498.in[0] (.names)                                             1.014    50.513
n1498.out[0] (.names)                                            0.261    50.774
out:n1498.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 94
Startpoint: n9862.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1616.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9862.clk[0] (.latch)                                            1.014     1.014
n9862.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10022.in[0] (.names)                                            1.014     2.070
n10022.out[0] (.names)                                           0.261     2.331
n10023.in[0] (.names)                                            1.014     3.344
n10023.out[0] (.names)                                           0.261     3.605
n10024.in[0] (.names)                                            1.014     4.619
n10024.out[0] (.names)                                           0.261     4.880
n10025.in[1] (.names)                                            1.014     5.894
n10025.out[0] (.names)                                           0.261     6.155
n10934.in[0] (.names)                                            1.014     7.169
n10934.out[0] (.names)                                           0.261     7.430
n10935.in[0] (.names)                                            1.014     8.444
n10935.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10898.in[2] (.names)                                            1.014    10.993
n10898.out[0] (.names)                                           0.261    11.254
n10946.in[0] (.names)                                            1.014    12.268
n10946.out[0] (.names)                                           0.261    12.529
n10947.in[0] (.names)                                            1.014    13.543
n10947.out[0] (.names)                                           0.261    13.804
n10783.in[0] (.names)                                            1.014    14.818
n10783.out[0] (.names)                                           0.261    15.079
n10717.in[1] (.names)                                            1.014    16.093
n10717.out[0] (.names)                                           0.261    16.354
n10718.in[2] (.names)                                            1.014    17.367
n10718.out[0] (.names)                                           0.261    17.628
n10721.in[2] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10719.in[0] (.names)                                            1.014    19.917
n10719.out[0] (.names)                                           0.261    20.178
n10689.in[0] (.names)                                            1.014    21.192
n10689.out[0] (.names)                                           0.261    21.453
n10690.in[0] (.names)                                            1.014    22.467
n10690.out[0] (.names)                                           0.261    22.728
n10692.in[2] (.names)                                            1.014    23.742
n10692.out[0] (.names)                                           0.261    24.003
n10695.in[0] (.names)                                            1.014    25.016
n10695.out[0] (.names)                                           0.261    25.277
n10696.in[1] (.names)                                            1.014    26.291
n10696.out[0] (.names)                                           0.261    26.552
n10698.in[1] (.names)                                            1.014    27.566
n10698.out[0] (.names)                                           0.261    27.827
n10699.in[1] (.names)                                            1.014    28.841
n10699.out[0] (.names)                                           0.261    29.102
n10703.in[1] (.names)                                            1.014    30.116
n10703.out[0] (.names)                                           0.261    30.377
n10705.in[1] (.names)                                            1.014    31.390
n10705.out[0] (.names)                                           0.261    31.651
n10659.in[2] (.names)                                            1.014    32.665
n10659.out[0] (.names)                                           0.261    32.926
n10707.in[1] (.names)                                            1.014    33.940
n10707.out[0] (.names)                                           0.261    34.201
n10710.in[1] (.names)                                            1.014    35.215
n10710.out[0] (.names)                                           0.261    35.476
n10711.in[1] (.names)                                            1.014    36.490
n10711.out[0] (.names)                                           0.261    36.751
n10643.in[0] (.names)                                            1.014    37.765
n10643.out[0] (.names)                                           0.261    38.026
n10645.in[1] (.names)                                            1.014    39.039
n10645.out[0] (.names)                                           0.261    39.300
n10650.in[2] (.names)                                            1.014    40.314
n10650.out[0] (.names)                                           0.261    40.575
n10660.in[0] (.names)                                            1.014    41.589
n10660.out[0] (.names)                                           0.261    41.850
n10661.in[0] (.names)                                            1.014    42.864
n10661.out[0] (.names)                                           0.261    43.125
n10662.in[0] (.names)                                            1.014    44.139
n10662.out[0] (.names)                                           0.261    44.400
n10663.in[0] (.names)                                            1.014    45.413
n10663.out[0] (.names)                                           0.261    45.674
n10580.in[0] (.names)                                            1.014    46.688
n10580.out[0] (.names)                                           0.261    46.949
n10582.in[2] (.names)                                            1.014    47.963
n10582.out[0] (.names)                                           0.261    48.224
n10587.in[1] (.names)                                            1.014    49.238
n10587.out[0] (.names)                                           0.261    49.499
n1616.in[0] (.names)                                             1.014    50.513
n1616.out[0] (.names)                                            0.261    50.774
out:n1616.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 95
Startpoint: n1228.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1243.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1228.clk[0] (.latch)                                            1.014     1.014
n1228.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3800.in[0] (.names)                                             1.014     2.070
n3800.out[0] (.names)                                            0.261     2.331
n3802.in[0] (.names)                                             1.014     3.344
n3802.out[0] (.names)                                            0.261     3.605
n3795.in[0] (.names)                                             1.014     4.619
n3795.out[0] (.names)                                            0.261     4.880
n3796.in[0] (.names)                                             1.014     5.894
n3796.out[0] (.names)                                            0.261     6.155
n3797.in[1] (.names)                                             1.014     7.169
n3797.out[0] (.names)                                            0.261     7.430
n3836.in[1] (.names)                                             1.014     8.444
n3836.out[0] (.names)                                            0.261     8.705
n3839.in[1] (.names)                                             1.014     9.719
n3839.out[0] (.names)                                            0.261     9.980
n3736.in[0] (.names)                                             1.014    10.993
n3736.out[0] (.names)                                            0.261    11.254
n3737.in[3] (.names)                                             1.014    12.268
n3737.out[0] (.names)                                            0.261    12.529
n3731.in[0] (.names)                                             1.014    13.543
n3731.out[0] (.names)                                            0.261    13.804
n3734.in[0] (.names)                                             1.014    14.818
n3734.out[0] (.names)                                            0.261    15.079
n3738.in[0] (.names)                                             1.014    16.093
n3738.out[0] (.names)                                            0.261    16.354
n3732.in[0] (.names)                                             1.014    17.367
n3732.out[0] (.names)                                            0.261    17.628
n3740.in[1] (.names)                                             1.014    18.642
n3740.out[0] (.names)                                            0.261    18.903
n1931.in[0] (.names)                                             1.014    19.917
n1931.out[0] (.names)                                            0.261    20.178
n3840.in[0] (.names)                                             1.014    21.192
n3840.out[0] (.names)                                            0.261    21.453
n3842.in[0] (.names)                                             1.014    22.467
n3842.out[0] (.names)                                            0.261    22.728
n3845.in[1] (.names)                                             1.014    23.742
n3845.out[0] (.names)                                            0.261    24.003
n3660.in[2] (.names)                                             1.014    25.016
n3660.out[0] (.names)                                            0.261    25.277
n3743.in[0] (.names)                                             1.014    26.291
n3743.out[0] (.names)                                            0.261    26.552
n1955.in[1] (.names)                                             1.014    27.566
n1955.out[0] (.names)                                            0.261    27.827
n3174.in[1] (.names)                                             1.014    28.841
n3174.out[0] (.names)                                            0.261    29.102
n3176.in[2] (.names)                                             1.014    30.116
n3176.out[0] (.names)                                            0.261    30.377
n3177.in[1] (.names)                                             1.014    31.390
n3177.out[0] (.names)                                            0.261    31.651
n3178.in[0] (.names)                                             1.014    32.665
n3178.out[0] (.names)                                            0.261    32.926
n3183.in[2] (.names)                                             1.014    33.940
n3183.out[0] (.names)                                            0.261    34.201
n3185.in[1] (.names)                                             1.014    35.215
n3185.out[0] (.names)                                            0.261    35.476
n2827.in[2] (.names)                                             1.014    36.490
n2827.out[0] (.names)                                            0.261    36.751
n3122.in[0] (.names)                                             1.014    37.765
n3122.out[0] (.names)                                            0.261    38.026
n3124.in[0] (.names)                                             1.014    39.039
n3124.out[0] (.names)                                            0.261    39.300
n2839.in[1] (.names)                                             1.014    40.314
n2839.out[0] (.names)                                            0.261    40.575
n2840.in[2] (.names)                                             1.014    41.589
n2840.out[0] (.names)                                            0.261    41.850
n2877.in[0] (.names)                                             1.014    42.864
n2877.out[0] (.names)                                            0.261    43.125
n1964.in[1] (.names)                                             1.014    44.139
n1964.out[0] (.names)                                            0.261    44.400
n2878.in[0] (.names)                                             1.014    45.413
n2878.out[0] (.names)                                            0.261    45.674
n2908.in[0] (.names)                                             1.014    46.688
n2908.out[0] (.names)                                            0.261    46.949
n2909.in[0] (.names)                                             1.014    47.963
n2909.out[0] (.names)                                            0.261    48.224
n2805.in[1] (.names)                                             1.014    49.238
n2805.out[0] (.names)                                            0.261    49.499
n1243.in[0] (.names)                                             1.014    50.513
n1243.out[0] (.names)                                            0.261    50.774
out:n1243.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 96
Startpoint: n1296.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1561.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1296.clk[0] (.latch)                                            1.014     1.014
n1296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2638.in[0] (.names)                                             1.014     2.070
n2638.out[0] (.names)                                            0.261     2.331
n2641.in[0] (.names)                                             1.014     3.344
n2641.out[0] (.names)                                            0.261     3.605
n2642.in[0] (.names)                                             1.014     4.619
n2642.out[0] (.names)                                            0.261     4.880
n2644.in[0] (.names)                                             1.014     5.894
n2644.out[0] (.names)                                            0.261     6.155
n2645.in[0] (.names)                                             1.014     7.169
n2645.out[0] (.names)                                            0.261     7.430
n2655.in[1] (.names)                                             1.014     8.444
n2655.out[0] (.names)                                            0.261     8.705
n2651.in[1] (.names)                                             1.014     9.719
n2651.out[0] (.names)                                            0.261     9.980
n3026.in[0] (.names)                                             1.014    10.993
n3026.out[0] (.names)                                            0.261    11.254
n3030.in[0] (.names)                                             1.014    12.268
n3030.out[0] (.names)                                            0.261    12.529
n3032.in[0] (.names)                                             1.014    13.543
n3032.out[0] (.names)                                            0.261    13.804
n3033.in[0] (.names)                                             1.014    14.818
n3033.out[0] (.names)                                            0.261    15.079
n3034.in[1] (.names)                                             1.014    16.093
n3034.out[0] (.names)                                            0.261    16.354
n3035.in[0] (.names)                                             1.014    17.367
n3035.out[0] (.names)                                            0.261    17.628
n3036.in[0] (.names)                                             1.014    18.642
n3036.out[0] (.names)                                            0.261    18.903
n1451.in[0] (.names)                                             1.014    19.917
n1451.out[0] (.names)                                            0.261    20.178
n2990.in[1] (.names)                                             1.014    21.192
n2990.out[0] (.names)                                            0.261    21.453
n2991.in[1] (.names)                                             1.014    22.467
n2991.out[0] (.names)                                            0.261    22.728
n2992.in[0] (.names)                                             1.014    23.742
n2992.out[0] (.names)                                            0.261    24.003
n3004.in[2] (.names)                                             1.014    25.016
n3004.out[0] (.names)                                            0.261    25.277
n2998.in[1] (.names)                                             1.014    26.291
n2998.out[0] (.names)                                            0.261    26.552
n3005.in[1] (.names)                                             1.014    27.566
n3005.out[0] (.names)                                            0.261    27.827
n3011.in[0] (.names)                                             1.014    28.841
n3011.out[0] (.names)                                            0.261    29.102
n3041.in[1] (.names)                                             1.014    30.116
n3041.out[0] (.names)                                            0.261    30.377
n3042.in[0] (.names)                                             1.014    31.390
n3042.out[0] (.names)                                            0.261    31.651
n3047.in[1] (.names)                                             1.014    32.665
n3047.out[0] (.names)                                            0.261    32.926
n3063.in[2] (.names)                                             1.014    33.940
n3063.out[0] (.names)                                            0.261    34.201
n3059.in[1] (.names)                                             1.014    35.215
n3059.out[0] (.names)                                            0.261    35.476
n3060.in[0] (.names)                                             1.014    36.490
n3060.out[0] (.names)                                            0.261    36.751
n3056.in[1] (.names)                                             1.014    37.765
n3056.out[0] (.names)                                            0.261    38.026
n3054.in[0] (.names)                                             1.014    39.039
n3054.out[0] (.names)                                            0.261    39.300
n3055.in[0] (.names)                                             1.014    40.314
n3055.out[0] (.names)                                            0.261    40.575
n1391.in[1] (.names)                                             1.014    41.589
n1391.out[0] (.names)                                            0.261    41.850
n2218.in[1] (.names)                                             1.014    42.864
n2218.out[0] (.names)                                            0.261    43.125
n2221.in[0] (.names)                                             1.014    44.139
n2221.out[0] (.names)                                            0.261    44.400
n2222.in[1] (.names)                                             1.014    45.413
n2222.out[0] (.names)                                            0.261    45.674
n2223.in[2] (.names)                                             1.014    46.688
n2223.out[0] (.names)                                            0.261    46.949
n2224.in[2] (.names)                                             1.014    47.963
n2224.out[0] (.names)                                            0.261    48.224
n2056.in[0] (.names)                                             1.014    49.238
n2056.out[0] (.names)                                            0.261    49.499
n1561.in[0] (.names)                                             1.014    50.513
n1561.out[0] (.names)                                            0.261    50.774
out:n1561.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 97
Startpoint: n9862.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1569.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9862.clk[0] (.latch)                                            1.014     1.014
n9862.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10022.in[0] (.names)                                            1.014     2.070
n10022.out[0] (.names)                                           0.261     2.331
n10023.in[0] (.names)                                            1.014     3.344
n10023.out[0] (.names)                                           0.261     3.605
n10024.in[0] (.names)                                            1.014     4.619
n10024.out[0] (.names)                                           0.261     4.880
n10025.in[1] (.names)                                            1.014     5.894
n10025.out[0] (.names)                                           0.261     6.155
n10934.in[0] (.names)                                            1.014     7.169
n10934.out[0] (.names)                                           0.261     7.430
n10935.in[0] (.names)                                            1.014     8.444
n10935.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10898.in[2] (.names)                                            1.014    10.993
n10898.out[0] (.names)                                           0.261    11.254
n10946.in[0] (.names)                                            1.014    12.268
n10946.out[0] (.names)                                           0.261    12.529
n10947.in[0] (.names)                                            1.014    13.543
n10947.out[0] (.names)                                           0.261    13.804
n10783.in[0] (.names)                                            1.014    14.818
n10783.out[0] (.names)                                           0.261    15.079
n10717.in[1] (.names)                                            1.014    16.093
n10717.out[0] (.names)                                           0.261    16.354
n10718.in[2] (.names)                                            1.014    17.367
n10718.out[0] (.names)                                           0.261    17.628
n10721.in[2] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10719.in[0] (.names)                                            1.014    19.917
n10719.out[0] (.names)                                           0.261    20.178
n10689.in[0] (.names)                                            1.014    21.192
n10689.out[0] (.names)                                           0.261    21.453
n10690.in[0] (.names)                                            1.014    22.467
n10690.out[0] (.names)                                           0.261    22.728
n10692.in[2] (.names)                                            1.014    23.742
n10692.out[0] (.names)                                           0.261    24.003
n10695.in[0] (.names)                                            1.014    25.016
n10695.out[0] (.names)                                           0.261    25.277
n1656.in[0] (.names)                                             1.014    26.291
n1656.out[0] (.names)                                            0.261    26.552
n11674.in[1] (.names)                                            1.014    27.566
n11674.out[0] (.names)                                           0.261    27.827
n11676.in[2] (.names)                                            1.014    28.841
n11676.out[0] (.names)                                           0.261    29.102
n11680.in[0] (.names)                                            1.014    30.116
n11680.out[0] (.names)                                           0.261    30.377
n11682.in[0] (.names)                                            1.014    31.390
n11682.out[0] (.names)                                           0.261    31.651
n11798.in[1] (.names)                                            1.014    32.665
n11798.out[0] (.names)                                           0.261    32.926
n11799.in[0] (.names)                                            1.014    33.940
n11799.out[0] (.names)                                           0.261    34.201
n11800.in[0] (.names)                                            1.014    35.215
n11800.out[0] (.names)                                           0.261    35.476
n11807.in[0] (.names)                                            1.014    36.490
n11807.out[0] (.names)                                           0.261    36.751
n11786.in[0] (.names)                                            1.014    37.765
n11786.out[0] (.names)                                           0.261    38.026
n11945.in[1] (.names)                                            1.014    39.039
n11945.out[0] (.names)                                           0.261    39.300
n1479.in[0] (.names)                                             1.014    40.314
n1479.out[0] (.names)                                            0.261    40.575
n11946.in[0] (.names)                                            1.014    41.589
n11946.out[0] (.names)                                           0.261    41.850
n9800.in[0] (.names)                                             1.014    42.864
n9800.out[0] (.names)                                            0.261    43.125
n11948.in[0] (.names)                                            1.014    44.139
n11948.out[0] (.names)                                           0.261    44.400
n11933.in[0] (.names)                                            1.014    45.413
n11933.out[0] (.names)                                           0.261    45.674
n11934.in[0] (.names)                                            1.014    46.688
n11934.out[0] (.names)                                           0.261    46.949
n11937.in[1] (.names)                                            1.014    47.963
n11937.out[0] (.names)                                           0.261    48.224
n11823.in[1] (.names)                                            1.014    49.238
n11823.out[0] (.names)                                           0.261    49.499
n1569.in[1] (.names)                                             1.014    50.513
n1569.out[0] (.names)                                            0.261    50.774
out:n1569.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 98
Startpoint: n4094.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1637.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4094.clk[0] (.latch)                                            1.014     1.014
n4094.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4027.in[0] (.names)                                             1.014     2.070
n4027.out[0] (.names)                                            0.261     2.331
n4065.in[1] (.names)                                             1.014     3.344
n4065.out[0] (.names)                                            0.261     3.605
n4067.in[0] (.names)                                             1.014     4.619
n4067.out[0] (.names)                                            0.261     4.880
n4057.in[0] (.names)                                             1.014     5.894
n4057.out[0] (.names)                                            0.261     6.155
n4007.in[0] (.names)                                             1.014     7.169
n4007.out[0] (.names)                                            0.261     7.430
n4008.in[0] (.names)                                             1.014     8.444
n4008.out[0] (.names)                                            0.261     8.705
n4009.in[1] (.names)                                             1.014     9.719
n4009.out[0] (.names)                                            0.261     9.980
n4010.in[2] (.names)                                             1.014    10.993
n4010.out[0] (.names)                                            0.261    11.254
n4011.in[0] (.names)                                             1.014    12.268
n4011.out[0] (.names)                                            0.261    12.529
n4012.in[1] (.names)                                             1.014    13.543
n4012.out[0] (.names)                                            0.261    13.804
n3998.in[0] (.names)                                             1.014    14.818
n3998.out[0] (.names)                                            0.261    15.079
n4014.in[0] (.names)                                             1.014    16.093
n4014.out[0] (.names)                                            0.261    16.354
n4015.in[0] (.names)                                             1.014    17.367
n4015.out[0] (.names)                                            0.261    17.628
n4016.in[0] (.names)                                             1.014    18.642
n4016.out[0] (.names)                                            0.261    18.903
n4017.in[0] (.names)                                             1.014    19.917
n4017.out[0] (.names)                                            0.261    20.178
n4018.in[0] (.names)                                             1.014    21.192
n4018.out[0] (.names)                                            0.261    21.453
n4022.in[1] (.names)                                             1.014    22.467
n4022.out[0] (.names)                                            0.261    22.728
n3969.in[0] (.names)                                             1.014    23.742
n3969.out[0] (.names)                                            0.261    24.003
n1572.in[1] (.names)                                             1.014    25.016
n1572.out[0] (.names)                                            0.261    25.277
n2504.in[2] (.names)                                             1.014    26.291
n2504.out[0] (.names)                                            0.261    26.552
n2506.in[1] (.names)                                             1.014    27.566
n2506.out[0] (.names)                                            0.261    27.827
n2516.in[3] (.names)                                             1.014    28.841
n2516.out[0] (.names)                                            0.261    29.102
n2527.in[1] (.names)                                             1.014    30.116
n2527.out[0] (.names)                                            0.261    30.377
n2523.in[0] (.names)                                             1.014    31.390
n2523.out[0] (.names)                                            0.261    31.651
n2546.in[1] (.names)                                             1.014    32.665
n2546.out[0] (.names)                                            0.261    32.926
n2550.in[2] (.names)                                             1.014    33.940
n2550.out[0] (.names)                                            0.261    34.201
n2552.in[0] (.names)                                             1.014    35.215
n2552.out[0] (.names)                                            0.261    35.476
n1859.in[1] (.names)                                             1.014    36.490
n1859.out[0] (.names)                                            0.261    36.751
n2132.in[0] (.names)                                             1.014    37.765
n2132.out[0] (.names)                                            0.261    38.026
n2133.in[1] (.names)                                             1.014    39.039
n2133.out[0] (.names)                                            0.261    39.300
n2134.in[1] (.names)                                             1.014    40.314
n2134.out[0] (.names)                                            0.261    40.575
n2483.in[1] (.names)                                             1.014    41.589
n2483.out[0] (.names)                                            0.261    41.850
n2444.in[0] (.names)                                             1.014    42.864
n2444.out[0] (.names)                                            0.261    43.125
n2445.in[1] (.names)                                             1.014    44.139
n2445.out[0] (.names)                                            0.261    44.400
n2446.in[0] (.names)                                             1.014    45.413
n2446.out[0] (.names)                                            0.261    45.674
n2403.in[0] (.names)                                             1.014    46.688
n2403.out[0] (.names)                                            0.261    46.949
n2404.in[1] (.names)                                             1.014    47.963
n2404.out[0] (.names)                                            0.261    48.224
n2405.in[0] (.names)                                             1.014    49.238
n2405.out[0] (.names)                                            0.261    49.499
n1637.in[3] (.names)                                             1.014    50.513
n1637.out[0] (.names)                                            0.261    50.774
out:n1637.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 99
Startpoint: n6238.Q[0] (.latch clocked by pclk)
Endpoint  : n7467.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6238.clk[0] (.latch)                                            1.014     1.014
n6238.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7697.in[1] (.names)                                             1.014     2.070
n7697.out[0] (.names)                                            0.261     2.331
n7698.in[0] (.names)                                             1.014     3.344
n7698.out[0] (.names)                                            0.261     3.605
n7699.in[0] (.names)                                             1.014     4.619
n7699.out[0] (.names)                                            0.261     4.880
n7700.in[0] (.names)                                             1.014     5.894
n7700.out[0] (.names)                                            0.261     6.155
n7701.in[0] (.names)                                             1.014     7.169
n7701.out[0] (.names)                                            0.261     7.430
n7719.in[1] (.names)                                             1.014     8.444
n7719.out[0] (.names)                                            0.261     8.705
n7721.in[2] (.names)                                             1.014     9.719
n7721.out[0] (.names)                                            0.261     9.980
n7722.in[0] (.names)                                             1.014    10.993
n7722.out[0] (.names)                                            0.261    11.254
n7723.in[0] (.names)                                             1.014    12.268
n7723.out[0] (.names)                                            0.261    12.529
n7724.in[0] (.names)                                             1.014    13.543
n7724.out[0] (.names)                                            0.261    13.804
n7728.in[2] (.names)                                             1.014    14.818
n7728.out[0] (.names)                                            0.261    15.079
n7729.in[2] (.names)                                             1.014    16.093
n7729.out[0] (.names)                                            0.261    16.354
n7731.in[0] (.names)                                             1.014    17.367
n7731.out[0] (.names)                                            0.261    17.628
n1629.in[0] (.names)                                             1.014    18.642
n1629.out[0] (.names)                                            0.261    18.903
n7655.in[0] (.names)                                             1.014    19.917
n7655.out[0] (.names)                                            0.261    20.178
n7667.in[0] (.names)                                             1.014    21.192
n7667.out[0] (.names)                                            0.261    21.453
n7669.in[1] (.names)                                             1.014    22.467
n7669.out[0] (.names)                                            0.261    22.728
n7671.in[1] (.names)                                             1.014    23.742
n7671.out[0] (.names)                                            0.261    24.003
n7672.in[0] (.names)                                             1.014    25.016
n7672.out[0] (.names)                                            0.261    25.277
n7673.in[1] (.names)                                             1.014    26.291
n7673.out[0] (.names)                                            0.261    26.552
n7674.in[1] (.names)                                             1.014    27.566
n7674.out[0] (.names)                                            0.261    27.827
n7675.in[2] (.names)                                             1.014    28.841
n7675.out[0] (.names)                                            0.261    29.102
n7714.in[0] (.names)                                             1.014    30.116
n7714.out[0] (.names)                                            0.261    30.377
n7636.in[0] (.names)                                             1.014    31.390
n7636.out[0] (.names)                                            0.261    31.651
n7370.in[1] (.names)                                             1.014    32.665
n7370.out[0] (.names)                                            0.261    32.926
n7715.in[0] (.names)                                             1.014    33.940
n7715.out[0] (.names)                                            0.261    34.201
n7576.in[0] (.names)                                             1.014    35.215
n7576.out[0] (.names)                                            0.261    35.476
n7578.in[2] (.names)                                             1.014    36.490
n7578.out[0] (.names)                                            0.261    36.751
n7573.in[1] (.names)                                             1.014    37.765
n7573.out[0] (.names)                                            0.261    38.026
n6239.in[0] (.names)                                             1.014    39.039
n6239.out[0] (.names)                                            0.261    39.300
n7586.in[0] (.names)                                             1.014    40.314
n7586.out[0] (.names)                                            0.261    40.575
n7560.in[0] (.names)                                             1.014    41.589
n7560.out[0] (.names)                                            0.261    41.850
n7555.in[0] (.names)                                             1.014    42.864
n7555.out[0] (.names)                                            0.261    43.125
n7556.in[0] (.names)                                             1.014    44.139
n7556.out[0] (.names)                                            0.261    44.400
n7558.in[1] (.names)                                             1.014    45.413
n7558.out[0] (.names)                                            0.261    45.674
n7489.in[1] (.names)                                             1.014    46.688
n7489.out[0] (.names)                                            0.261    46.949
n7485.in[0] (.names)                                             1.014    47.963
n7485.out[0] (.names)                                            0.261    48.224
n7493.in[1] (.names)                                             1.014    49.238
n7493.out[0] (.names)                                            0.261    49.499
n1989.in[0] (.names)                                             1.014    50.513
n1989.out[0] (.names)                                            0.261    50.774
n7467.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7467.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 100
Startpoint: n6238.Q[0] (.latch clocked by pclk)
Endpoint  : n1990.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6238.clk[0] (.latch)                                            1.014     1.014
n6238.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7697.in[1] (.names)                                             1.014     2.070
n7697.out[0] (.names)                                            0.261     2.331
n7698.in[0] (.names)                                             1.014     3.344
n7698.out[0] (.names)                                            0.261     3.605
n7699.in[0] (.names)                                             1.014     4.619
n7699.out[0] (.names)                                            0.261     4.880
n7700.in[0] (.names)                                             1.014     5.894
n7700.out[0] (.names)                                            0.261     6.155
n7701.in[0] (.names)                                             1.014     7.169
n7701.out[0] (.names)                                            0.261     7.430
n7719.in[1] (.names)                                             1.014     8.444
n7719.out[0] (.names)                                            0.261     8.705
n7721.in[2] (.names)                                             1.014     9.719
n7721.out[0] (.names)                                            0.261     9.980
n7722.in[0] (.names)                                             1.014    10.993
n7722.out[0] (.names)                                            0.261    11.254
n7723.in[0] (.names)                                             1.014    12.268
n7723.out[0] (.names)                                            0.261    12.529
n7724.in[0] (.names)                                             1.014    13.543
n7724.out[0] (.names)                                            0.261    13.804
n7728.in[2] (.names)                                             1.014    14.818
n7728.out[0] (.names)                                            0.261    15.079
n7729.in[2] (.names)                                             1.014    16.093
n7729.out[0] (.names)                                            0.261    16.354
n7731.in[0] (.names)                                             1.014    17.367
n7731.out[0] (.names)                                            0.261    17.628
n1629.in[0] (.names)                                             1.014    18.642
n1629.out[0] (.names)                                            0.261    18.903
n7655.in[0] (.names)                                             1.014    19.917
n7655.out[0] (.names)                                            0.261    20.178
n7667.in[0] (.names)                                             1.014    21.192
n7667.out[0] (.names)                                            0.261    21.453
n7669.in[1] (.names)                                             1.014    22.467
n7669.out[0] (.names)                                            0.261    22.728
n7671.in[1] (.names)                                             1.014    23.742
n7671.out[0] (.names)                                            0.261    24.003
n7672.in[0] (.names)                                             1.014    25.016
n7672.out[0] (.names)                                            0.261    25.277
n7673.in[1] (.names)                                             1.014    26.291
n7673.out[0] (.names)                                            0.261    26.552
n7674.in[1] (.names)                                             1.014    27.566
n7674.out[0] (.names)                                            0.261    27.827
n7675.in[2] (.names)                                             1.014    28.841
n7675.out[0] (.names)                                            0.261    29.102
n7714.in[0] (.names)                                             1.014    30.116
n7714.out[0] (.names)                                            0.261    30.377
n7636.in[0] (.names)                                             1.014    31.390
n7636.out[0] (.names)                                            0.261    31.651
n7370.in[1] (.names)                                             1.014    32.665
n7370.out[0] (.names)                                            0.261    32.926
n7715.in[0] (.names)                                             1.014    33.940
n7715.out[0] (.names)                                            0.261    34.201
n7576.in[0] (.names)                                             1.014    35.215
n7576.out[0] (.names)                                            0.261    35.476
n7578.in[2] (.names)                                             1.014    36.490
n7578.out[0] (.names)                                            0.261    36.751
n7573.in[1] (.names)                                             1.014    37.765
n7573.out[0] (.names)                                            0.261    38.026
n6239.in[0] (.names)                                             1.014    39.039
n6239.out[0] (.names)                                            0.261    39.300
n7586.in[0] (.names)                                             1.014    40.314
n7586.out[0] (.names)                                            0.261    40.575
n7560.in[0] (.names)                                             1.014    41.589
n7560.out[0] (.names)                                            0.261    41.850
n7555.in[0] (.names)                                             1.014    42.864
n7555.out[0] (.names)                                            0.261    43.125
n7556.in[0] (.names)                                             1.014    44.139
n7556.out[0] (.names)                                            0.261    44.400
n7558.in[1] (.names)                                             1.014    45.413
n7558.out[0] (.names)                                            0.261    45.674
n7489.in[1] (.names)                                             1.014    46.688
n7489.out[0] (.names)                                            0.261    46.949
n7485.in[0] (.names)                                             1.014    47.963
n7485.out[0] (.names)                                            0.261    48.224
n7493.in[1] (.names)                                             1.014    49.238
n7493.out[0] (.names)                                            0.261    49.499
n1989.in[0] (.names)                                             1.014    50.513
n1989.out[0] (.names)                                            0.261    50.774
n1990.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1990.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#End of timing report
