{
    "id": "1567168561",
    "title": "Modeling a Hardware Synthesis Methodology in Isabelle",
    "venue": "formal methods",
    "year": 1999,
    "authors": [
        {
            "name": "David A. Basin",
            "id": "2203547071",
            "org": "Institut fur Informatik, Albert-Ludwigs-Universitat Freiburg, Am Flughafen 17, D-79110 Freiburg i. Br., Germany. basin@informatik.uni-freiburg.de#TAB#"
        },
        {
            "name": "Stefan Friedrich",
            "id": "2134915492",
            "org": "Institut fur Informatik, Albert-Ludwigs-Universitat Freiburg, Am Flughafen 17, D-79110 Freiburg i. Br., Germany. friedric@informatik.uni-freiburg.de#TAB#"
        }
    ],
    "fields_of_study": [
        "High-level verification",
        "Theoretical computer science",
        "Formal equivalence checking",
        "Formal verification",
        "Register-transfer level",
        "Formal specification",
        "Computer science",
        "Intelligent verification",
        "Mathematical proof",
        "Formal methods"
    ],
    "references": [
        "109451664",
        "1555915743",
        "1556584728",
        "1568768546",
        "1572073643",
        "1577877660",
        "1588869192",
        "1840501309",
        "1986402635",
        "2021790140",
        "2048518011",
        "2056168527",
        "2112418952",
        "2113352466",
        "2484292908"
    ]
}