#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000227a3269c30 .scope module, "Branch_flag_Gen" "Branch_flag_Gen" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Rs1";
    .port_info 1 /INPUT 32 "Rs2";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /OUTPUT 1 "neq";
    .port_info 4 /OUTPUT 1 "lt";
    .port_info 5 /OUTPUT 1 "gteq";
P_00000227a3274520 .param/l "bit_width" 0 2 3, +C4<00000000000000000000000000100000>;
o00000227a3293ff8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000227a328d920_0 .net "Rs1", 31 0, o00000227a3293ff8;  0 drivers
o00000227a3294028 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000227a328c2a0_0 .net "Rs2", 31 0, o00000227a3294028;  0 drivers
v00000227a328dba0_0 .net *"_ivl_0", 0 0, L_00000227a331d5f0;  1 drivers
L_00000227a331f5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000227a328d1a0_0 .net/2u *"_ivl_10", 0 0, L_00000227a331f5b8;  1 drivers
L_00000227a331f600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000227a328c3e0_0 .net/2u *"_ivl_12", 0 0, L_00000227a331f600;  1 drivers
v00000227a328c520_0 .net *"_ivl_16", 0 0, L_00000227a331cf10;  1 drivers
L_00000227a331f648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000227a328db00_0 .net/2u *"_ivl_18", 0 0, L_00000227a331f648;  1 drivers
L_00000227a331f528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000227a328d2e0_0 .net/2u *"_ivl_2", 0 0, L_00000227a331f528;  1 drivers
L_00000227a331f690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000227a328c840_0 .net/2u *"_ivl_20", 0 0, L_00000227a331f690;  1 drivers
v00000227a328dec0_0 .net *"_ivl_24", 0 0, L_00000227a331bf70;  1 drivers
L_00000227a331f6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000227a328c480_0 .net/2u *"_ivl_26", 0 0, L_00000227a331f6d8;  1 drivers
L_00000227a331f720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000227a328df60_0 .net/2u *"_ivl_28", 0 0, L_00000227a331f720;  1 drivers
L_00000227a331f570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000227a328dd80_0 .net/2u *"_ivl_4", 0 0, L_00000227a331f570;  1 drivers
v00000227a328dc40_0 .net *"_ivl_8", 0 0, L_00000227a331bc50;  1 drivers
v00000227a328cac0_0 .net "eq", 0 0, L_00000227a331bbb0;  1 drivers
v00000227a328c200_0 .net "gte", 0 0, L_00000227a331c010;  1 drivers
o00000227a32942f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000227a328c8e0_0 .net "gteq", 0 0, o00000227a32942f8;  0 drivers
v00000227a328dce0_0 .net "lt", 0 0, L_00000227a331bd90;  1 drivers
v00000227a328e000_0 .net "neq", 0 0, L_00000227a331be30;  1 drivers
L_00000227a331d5f0 .cmp/eq 32, o00000227a3293ff8, o00000227a3294028;
L_00000227a331bbb0 .functor MUXZ 1, L_00000227a331f570, L_00000227a331f528, L_00000227a331d5f0, C4<>;
L_00000227a331bc50 .cmp/ne 32, o00000227a3293ff8, o00000227a3294028;
L_00000227a331be30 .functor MUXZ 1, L_00000227a331f600, L_00000227a331f5b8, L_00000227a331bc50, C4<>;
L_00000227a331cf10 .cmp/gt.s 32, o00000227a3294028, o00000227a3293ff8;
L_00000227a331bd90 .functor MUXZ 1, L_00000227a331f690, L_00000227a331f648, L_00000227a331cf10, C4<>;
L_00000227a331bf70 .cmp/ge.s 32, o00000227a3293ff8, o00000227a3294028;
L_00000227a331c010 .functor MUXZ 1, L_00000227a331f720, L_00000227a331f6d8, L_00000227a331bf70, C4<>;
S_00000227a3293890 .scope module, "PL_CPU_mod" "PL_CPU_mod" 3 35;
 .timescale 0 0;
v00000227a331d2d0_0 .net "PC", 31 0, L_00000227a3377910;  1 drivers
v00000227a331bcf0_0 .net "cycles_consumed", 31 0, v00000227a331d690_0;  1 drivers
v00000227a331ba70_0 .var "input_clk", 0 0;
v00000227a331d370_0 .var "rst", 0 0;
S_00000227a3293a20 .scope module, "cpu" "CPU5STAGE" 3 40, 4 2 0, S_00000227a3293890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_00000227a32745e0 .param/l "handler_addr" 0 4 9, C4<00000000000000000000000011111110>;
L_00000227a3304b00 .functor NOR 1, v00000227a331ba70_0, v00000227a33183e0_0, C4<0>, C4<0>;
L_00000227a3377910 .functor BUFZ 32, v00000227a33002b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000227a3318160_0 .net "EX_FLUSH", 0 0, L_00000227a3304240;  1 drivers
v00000227a3318f20_0 .net "EX_INST", 31 0, v00000227a32f53c0_0;  1 drivers
v00000227a33176c0_0 .net "EX_Immed", 31 0, v00000227a32f62c0_0;  1 drivers
v00000227a3318e80_0 .net "EX_PC", 31 0, v00000227a32f6a40_0;  1 drivers
v00000227a3317300_0 .net "EX_memread", 0 0, v00000227a32f6ae0_0;  1 drivers
v00000227a3318fc0_0 .net "EX_memwrite", 0 0, v00000227a32f6e00_0;  1 drivers
v00000227a33173a0_0 .net "EX_opcode", 6 0, v00000227a32f5780_0;  1 drivers
v00000227a33174e0_0 .net "EX_rd_ind", 4 0, v00000227a32f5aa0_0;  1 drivers
v00000227a3319060_0 .net "EX_regwrite", 0 0, v00000227a32f5460_0;  1 drivers
v00000227a3317f80_0 .net "EX_rs1", 31 0, v00000227a32f5b40_0;  1 drivers
v00000227a3318700_0 .net "EX_rs1_ind", 4 0, v00000227a32f69a0_0;  1 drivers
v00000227a3318ca0_0 .net "EX_rs2", 31 0, v00000227a32f55a0_0;  1 drivers
v00000227a3317d00_0 .net "EX_rs2_ind", 4 0, v00000227a32f5c80_0;  1 drivers
v00000227a3318200_0 .net "ID_FLUSH_buf", 0 0, L_00000227a3377c90;  1 drivers
v00000227a3318480_0 .net "ID_INST", 31 0, v00000227a3301390_0;  1 drivers
v00000227a3317c60_0 .net "ID_Immed", 31 0, v00000227a32fc1b0_0;  1 drivers
v00000227a3317620_0 .net "ID_PC", 31 0, v00000227a3301110_0;  1 drivers
v00000227a33191a0_0 .net "ID_memread", 0 0, L_00000227a331ebd0;  1 drivers
v00000227a33188e0_0 .net "ID_memwrite", 0 0, L_00000227a3381c40;  1 drivers
v00000227a3317800_0 .net "ID_opcode", 6 0, v00000227a3301430_0;  1 drivers
v00000227a3319240_0 .net "ID_rd_ind", 4 0, v00000227a3301750_0;  1 drivers
v00000227a33192e0_0 .net "ID_regwrite", 0 0, L_00000227a331eb30;  1 drivers
v00000227a3318520_0 .net "ID_rs1", 31 0, L_00000227a3304320;  1 drivers
v00000227a3318d40_0 .net "ID_rs1_ind", 4 0, v00000227a33005d0_0;  1 drivers
v00000227a3317940_0 .net "ID_rs2", 31 0, L_00000227a3304470;  1 drivers
v00000227a33178a0_0 .net "ID_rs2_ind", 4 0, v00000227a33014d0_0;  1 drivers
L_00000227a3320650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000227a3318de0_0 .net "IF_FLUSH", 0 0, L_00000227a3320650;  1 drivers
v00000227a3318980_0 .net "IF_INST", 31 0, L_00000227a33042b0;  1 drivers
v00000227a3319560_0 .net "IF_pc", 31 0, v00000227a33002b0_0;  1 drivers
v00000227a33187a0_0 .net "MEM_ALU_OUT", 31 0, v00000227a32e88a0_0;  1 drivers
v00000227a33196a0_0 .net "MEM_Data_mem_out", 31 0, L_00000227a3377bb0;  1 drivers
v00000227a3317080_0 .net "MEM_FLUSH", 0 0, L_00000227a3304da0;  1 drivers
v00000227a33179e0_0 .net "MEM_INST", 31 0, v00000227a32ea2e0_0;  1 drivers
v00000227a3317da0_0 .net "MEM_PC", 31 0, v00000227a32e97a0_0;  1 drivers
v00000227a3317a80_0 .net "MEM_memread", 0 0, v00000227a32e9840_0;  1 drivers
v00000227a3317b20_0 .net "MEM_memwrite", 0 0, v00000227a32e8f80_0;  1 drivers
v00000227a3317bc0_0 .net "MEM_opcode", 6 0, v00000227a32e9ac0_0;  1 drivers
v00000227a3318020_0 .net "MEM_rd_ind", 4 0, v00000227a32e8ee0_0;  1 drivers
v00000227a331daf0_0 .net "MEM_regwrite", 0 0, v00000227a32e8d00_0;  1 drivers
v00000227a331c830_0 .net "MEM_rs1_ind", 4 0, v00000227a32e8800_0;  1 drivers
v00000227a331d190_0 .net "MEM_rs2", 31 0, v00000227a32e93e0_0;  1 drivers
v00000227a331d9b0_0 .net "MEM_rs2_ind", 4 0, v00000227a32e9200_0;  1 drivers
v00000227a331d730_0 .net "PC", 31 0, L_00000227a3377910;  alias, 1 drivers
v00000227a331db90_0 .net "WB_ALU_OUT", 31 0, v00000227a33182a0_0;  1 drivers
v00000227a331c970_0 .net "WB_Data_mem_out", 31 0, v00000227a33185c0_0;  1 drivers
v00000227a331d050_0 .net "WB_INST", 31 0, v00000227a3319600_0;  1 drivers
v00000227a331d870_0 .net "WB_PC", 31 0, v00000227a3316fe0_0;  1 drivers
v00000227a331bed0_0 .net "WB_memread", 0 0, v00000227a3318840_0;  1 drivers
v00000227a331d7d0_0 .net "WB_memwrite", 0 0, v00000227a3318340_0;  1 drivers
v00000227a331c3d0_0 .net "WB_opcode", 6 0, v00000227a3319740_0;  1 drivers
v00000227a331d910_0 .net "WB_rd_ind", 4 0, v00000227a3319420_0;  1 drivers
v00000227a331ce70_0 .net "WB_regwrite", 0 0, v00000227a3317760_0;  1 drivers
v00000227a331dc30_0 .net "WB_rs1_ind", 4 0, v00000227a3317e40_0;  1 drivers
v00000227a331b6b0_0 .net "WB_rs2", 31 0, v00000227a3317120_0;  1 drivers
v00000227a331bb10_0 .net "WB_rs2_ind", 4 0, v00000227a3318a20_0;  1 drivers
v00000227a331da50_0 .net "alu_out", 31 0, v00000227a32e90c0_0;  1 drivers
v00000227a331d410_0 .net "alu_selA", 1 0, v00000227a32eb5b0_0;  1 drivers
v00000227a331c0b0_0 .net "alu_selB", 2 0, v00000227a32eb650_0;  1 drivers
v00000227a331b610_0 .net "clk", 0 0, L_00000227a3304b00;  1 drivers
v00000227a331d0f0_0 .net "comp_selA", 1 0, v00000227a32ead90_0;  1 drivers
v00000227a331b930_0 .net "comp_selB", 1 0, v00000227a32eaf70_0;  1 drivers
v00000227a331d690_0 .var "cycles_consumed", 31 0;
v00000227a331b9d0_0 .net "exception_flag", 0 0, L_00000227a331e130;  1 drivers
v00000227a331dcd0_0 .net "forwarded_data", 31 0, v00000227a331a960_0;  1 drivers
v00000227a331c6f0_0 .net "hlt", 0 0, v00000227a33183e0_0;  1 drivers
v00000227a331cfb0_0 .net "id_flush", 0 0, L_00000227a3304940;  1 drivers
v00000227a331cab0_0 .net "if_id_write", 0 0, v00000227a32f6ea0_0;  1 drivers
v00000227a331b570_0 .net "input_clk", 0 0, v00000227a331ba70_0;  1 drivers
v00000227a331d4b0_0 .net "pc_src", 1 0, L_00000227a331ea90;  1 drivers
v00000227a331b750_0 .net "pc_write", 0 0, v00000227a32f6400_0;  1 drivers
v00000227a331b7f0_0 .net "pfc", 31 0, L_00000227a331ef90;  1 drivers
v00000227a331d550_0 .net "rs2_out", 31 0, v00000227a32eb1f0_0;  1 drivers
v00000227a331c470_0 .net "rst", 0 0, v00000227a331d370_0;  1 drivers
v00000227a331b890_0 .net "store_rs2_forward", 1 0, v00000227a32f7080_0;  1 drivers
v00000227a331d230_0 .net "target_addr_adder_mux_sel", 2 0, v00000227a32f6220_0;  1 drivers
v00000227a331cb50_0 .net "wdata_to_reg_file", 31 0, v00000227a3317260_0;  1 drivers
S_00000227a310b010 .scope module, "EDU" "exception_detect_unit" 4 37, 5 3 0, S_00000227a3293a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_00000227a32de060 .param/l "add" 0 6 3, C4<0100000>;
P_00000227a32de098 .param/l "addi" 0 6 3, C4<1001000>;
P_00000227a32de0d0 .param/l "addu" 0 6 3, C4<0100001>;
P_00000227a32de108 .param/l "and_" 0 6 3, C4<0100100>;
P_00000227a32de140 .param/l "andi" 0 6 3, C4<1001100>;
P_00000227a32de178 .param/l "beq" 0 6 4, C4<1000100>;
P_00000227a32de1b0 .param/l "bge" 0 6 4, C4<1010001>;
P_00000227a32de1e8 .param/l "blt" 0 6 4, C4<1010000>;
P_00000227a32de220 .param/l "bne" 0 6 4, C4<1000101>;
P_00000227a32de258 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_00000227a32de290 .param/l "j" 0 6 5, C4<1000010>;
P_00000227a32de2c8 .param/l "jal" 0 6 5, C4<1000011>;
P_00000227a32de300 .param/l "jr" 0 6 5, C4<0001000>;
P_00000227a32de338 .param/l "lw" 0 6 4, C4<1100011>;
P_00000227a32de370 .param/l "nor_" 0 6 4, C4<0100111>;
P_00000227a32de3a8 .param/l "numofinst" 0 5 11, +C4<00000000000000000000000000011000>;
P_00000227a32de3e0 .param/l "opcodes" 0 5 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_00000227a32de418 .param/l "or_" 0 6 3, C4<0100101>;
P_00000227a32de450 .param/l "ori" 0 6 3, C4<1001101>;
P_00000227a32de488 .param/l "sll" 0 6 4, C4<0000000>;
P_00000227a32de4c0 .param/l "slt" 0 6 5, C4<0101010>;
P_00000227a32de4f8 .param/l "srl" 0 6 4, C4<0000010>;
P_00000227a32de530 .param/l "sub" 0 6 3, C4<0100010>;
P_00000227a32de568 .param/l "subu" 0 6 3, C4<0100011>;
P_00000227a32de5a0 .param/l "sw" 0 6 4, C4<1101011>;
P_00000227a32de5d8 .param/l "xor_" 0 6 3, C4<0100110>;
P_00000227a32de610 .param/l "xori" 0 6 4, C4<1001110>;
L_00000227a3304400 .functor OR 1, L_00000227a331c150, L_00000227a331c1f0, C4<0>, C4<0>;
L_00000227a3304c50 .functor OR 1, L_00000227a3304400, L_00000227a331c290, C4<0>, C4<0>;
L_00000227a3304b70 .functor OR 1, L_00000227a3304c50, L_00000227a331c510, C4<0>, C4<0>;
L_00000227a3304710 .functor OR 1, L_00000227a3304b70, L_00000227a331c330, C4<0>, C4<0>;
L_00000227a3304080 .functor OR 1, L_00000227a3304710, L_00000227a331c5b0, C4<0>, C4<0>;
L_00000227a3304630 .functor OR 1, L_00000227a3304080, L_00000227a331c650, C4<0>, C4<0>;
L_00000227a3304a20 .functor OR 1, L_00000227a3304630, L_00000227a331c8d0, C4<0>, C4<0>;
L_00000227a33046a0 .functor OR 1, L_00000227a3304a20, L_00000227a331cbf0, C4<0>, C4<0>;
L_00000227a3304010 .functor OR 1, L_00000227a33046a0, L_00000227a331c790, C4<0>, C4<0>;
L_00000227a3304780 .functor OR 1, L_00000227a3304010, L_00000227a331ca10, C4<0>, C4<0>;
L_00000227a3304a90 .functor OR 1, L_00000227a3304780, L_00000227a331cc90, C4<0>, C4<0>;
L_00000227a33048d0 .functor OR 1, L_00000227a3304a90, L_00000227a331cd30, C4<0>, C4<0>;
L_00000227a33044e0 .functor OR 1, L_00000227a33048d0, L_00000227a331cdd0, C4<0>, C4<0>;
L_00000227a3304be0 .functor OR 1, L_00000227a33044e0, L_00000227a331e310, C4<0>, C4<0>;
L_00000227a33047f0 .functor OR 1, L_00000227a3304be0, L_00000227a331f170, C4<0>, C4<0>;
L_00000227a3304e80 .functor OR 1, L_00000227a33047f0, L_00000227a331ed10, C4<0>, C4<0>;
L_00000227a33049b0 .functor OR 1, L_00000227a3304e80, L_00000227a331e590, C4<0>, C4<0>;
L_00000227a33040f0 .functor OR 1, L_00000227a33049b0, L_00000227a331dff0, C4<0>, C4<0>;
L_00000227a3303fa0 .functor OR 1, L_00000227a33040f0, L_00000227a331dd70, C4<0>, C4<0>;
L_00000227a3304160 .functor OR 1, L_00000227a3303fa0, L_00000227a331eef0, C4<0>, C4<0>;
L_00000227a33041d0 .functor OR 1, L_00000227a3304160, L_00000227a331e270, C4<0>, C4<0>;
L_00000227a3304d30 .functor OR 1, L_00000227a33041d0, L_00000227a331edb0, C4<0>, C4<0>;
L_00000227a3304390 .functor OR 1, L_00000227a3304d30, L_00000227a331f030, C4<0>, C4<0>;
L_00000227a3304860 .functor OR 1, L_00000227a3304390, L_00000227a331ec70, C4<0>, C4<0>;
L_00000227a3304940 .functor BUFZ 1, L_00000227a331e130, C4<0>, C4<0>, C4<0>;
L_00000227a3304240 .functor BUFZ 1, L_00000227a331e130, C4<0>, C4<0>, C4<0>;
L_00000227a3304da0 .functor BUFZ 1, L_00000227a331e130, C4<0>, C4<0>, C4<0>;
v00000227a328cd40_0 .net "EX_FLUSH", 0 0, L_00000227a3304240;  alias, 1 drivers
v00000227a328d6a0_0 .net "ID_PC", 31 0, v00000227a3301110_0;  alias, 1 drivers
v00000227a328d420_0 .net "ID_opcode", 6 0, v00000227a3301430_0;  alias, 1 drivers
v00000227a328c5c0_0 .net "MEM_FLUSH", 0 0, L_00000227a3304da0;  alias, 1 drivers
L_00000227a331f768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000227a328de20_0 .net/2u *"_ivl_0", 0 0, L_00000227a331f768;  1 drivers
v00000227a328ce80_0 .net *"_ivl_101", 0 0, L_00000227a3304e80;  1 drivers
L_00000227a331fc78 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000227a328e0a0_0 .net/2u *"_ivl_102", 6 0, L_00000227a331fc78;  1 drivers
v00000227a328c980_0 .net *"_ivl_104", 0 0, L_00000227a331e590;  1 drivers
v00000227a328c660_0 .net *"_ivl_107", 0 0, L_00000227a33049b0;  1 drivers
L_00000227a331fcc0 .functor BUFT 1, C4<1010000>, C4<0>, C4<0>, C4<0>;
v00000227a328d4c0_0 .net/2u *"_ivl_108", 6 0, L_00000227a331fcc0;  1 drivers
v00000227a328c7a0_0 .net *"_ivl_11", 0 0, L_00000227a3304400;  1 drivers
v00000227a328c340_0 .net *"_ivl_110", 0 0, L_00000227a331dff0;  1 drivers
v00000227a328cf20_0 .net *"_ivl_113", 0 0, L_00000227a33040f0;  1 drivers
L_00000227a331fd08 .functor BUFT 1, C4<1010001>, C4<0>, C4<0>, C4<0>;
v00000227a328d240_0 .net/2u *"_ivl_114", 6 0, L_00000227a331fd08;  1 drivers
v00000227a328c700_0 .net *"_ivl_116", 0 0, L_00000227a331dd70;  1 drivers
v00000227a328ca20_0 .net *"_ivl_119", 0 0, L_00000227a3303fa0;  1 drivers
L_00000227a331f840 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v00000227a328d060_0 .net/2u *"_ivl_12", 6 0, L_00000227a331f840;  1 drivers
L_00000227a331fd50 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000227a328d560_0 .net/2u *"_ivl_120", 6 0, L_00000227a331fd50;  1 drivers
v00000227a328d100_0 .net *"_ivl_122", 0 0, L_00000227a331eef0;  1 drivers
v00000227a328d7e0_0 .net *"_ivl_125", 0 0, L_00000227a3304160;  1 drivers
L_00000227a331fd98 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v00000227a328d380_0 .net/2u *"_ivl_126", 6 0, L_00000227a331fd98;  1 drivers
v00000227a328d600_0 .net *"_ivl_128", 0 0, L_00000227a331e270;  1 drivers
v00000227a328d740_0 .net *"_ivl_131", 0 0, L_00000227a33041d0;  1 drivers
L_00000227a331fde0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000227a328d880_0 .net/2u *"_ivl_132", 6 0, L_00000227a331fde0;  1 drivers
v00000227a323f4e0_0 .net *"_ivl_134", 0 0, L_00000227a331edb0;  1 drivers
v00000227a323f9e0_0 .net *"_ivl_137", 0 0, L_00000227a3304d30;  1 drivers
L_00000227a331fe28 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v00000227a323fb20_0 .net/2u *"_ivl_138", 6 0, L_00000227a331fe28;  1 drivers
v00000227a323fd00_0 .net *"_ivl_14", 0 0, L_00000227a331c290;  1 drivers
v00000227a326a460_0 .net *"_ivl_140", 0 0, L_00000227a331f030;  1 drivers
v00000227a326a6e0_0 .net *"_ivl_143", 0 0, L_00000227a3304390;  1 drivers
L_00000227a331fe70 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000227a32df960_0 .net/2u *"_ivl_144", 6 0, L_00000227a331fe70;  1 drivers
v00000227a32e04a0_0 .net *"_ivl_146", 0 0, L_00000227a331ec70;  1 drivers
v00000227a32df280_0 .net *"_ivl_149", 0 0, L_00000227a3304860;  1 drivers
L_00000227a331feb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000227a32dfd20_0 .net/2u *"_ivl_150", 0 0, L_00000227a331feb8;  1 drivers
L_00000227a331ff00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000227a32e0540_0 .net/2u *"_ivl_152", 0 0, L_00000227a331ff00;  1 drivers
v00000227a32dee20_0 .net *"_ivl_154", 0 0, L_00000227a331e770;  1 drivers
v00000227a32e00e0_0 .net *"_ivl_17", 0 0, L_00000227a3304c50;  1 drivers
L_00000227a331f888 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000227a32dece0_0 .net/2u *"_ivl_18", 6 0, L_00000227a331f888;  1 drivers
L_00000227a331f7b0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v00000227a32def60_0 .net/2u *"_ivl_2", 6 0, L_00000227a331f7b0;  1 drivers
v00000227a32dfbe0_0 .net *"_ivl_20", 0 0, L_00000227a331c510;  1 drivers
v00000227a32de6a0_0 .net *"_ivl_23", 0 0, L_00000227a3304b70;  1 drivers
L_00000227a331f8d0 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v00000227a32e0180_0 .net/2u *"_ivl_24", 6 0, L_00000227a331f8d0;  1 drivers
v00000227a32df780_0 .net *"_ivl_26", 0 0, L_00000227a331c330;  1 drivers
v00000227a32dfa00_0 .net *"_ivl_29", 0 0, L_00000227a3304710;  1 drivers
L_00000227a331f918 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v00000227a32df5a0_0 .net/2u *"_ivl_30", 6 0, L_00000227a331f918;  1 drivers
v00000227a32e0400_0 .net *"_ivl_32", 0 0, L_00000227a331c5b0;  1 drivers
v00000227a32e0220_0 .net *"_ivl_35", 0 0, L_00000227a3304080;  1 drivers
L_00000227a331f960 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v00000227a32ded80_0 .net/2u *"_ivl_36", 6 0, L_00000227a331f960;  1 drivers
v00000227a32df1e0_0 .net *"_ivl_38", 0 0, L_00000227a331c650;  1 drivers
v00000227a32deec0_0 .net *"_ivl_4", 0 0, L_00000227a331c150;  1 drivers
v00000227a32dfc80_0 .net *"_ivl_41", 0 0, L_00000227a3304630;  1 drivers
L_00000227a331f9a8 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v00000227a32df000_0 .net/2u *"_ivl_42", 6 0, L_00000227a331f9a8;  1 drivers
v00000227a32deba0_0 .net *"_ivl_44", 0 0, L_00000227a331c8d0;  1 drivers
v00000227a32de920_0 .net *"_ivl_47", 0 0, L_00000227a3304a20;  1 drivers
L_00000227a331f9f0 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v00000227a32e02c0_0 .net/2u *"_ivl_48", 6 0, L_00000227a331f9f0;  1 drivers
v00000227a32df820_0 .net *"_ivl_50", 0 0, L_00000227a331cbf0;  1 drivers
v00000227a32e0360_0 .net *"_ivl_53", 0 0, L_00000227a33046a0;  1 drivers
L_00000227a331fa38 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v00000227a32df8c0_0 .net/2u *"_ivl_54", 6 0, L_00000227a331fa38;  1 drivers
v00000227a32df0a0_0 .net *"_ivl_56", 0 0, L_00000227a331c790;  1 drivers
v00000227a32dfaa0_0 .net *"_ivl_59", 0 0, L_00000227a3304010;  1 drivers
L_00000227a331f7f8 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v00000227a32de740_0 .net/2u *"_ivl_6", 6 0, L_00000227a331f7f8;  1 drivers
L_00000227a331fa80 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v00000227a32de880_0 .net/2u *"_ivl_60", 6 0, L_00000227a331fa80;  1 drivers
v00000227a32dec40_0 .net *"_ivl_62", 0 0, L_00000227a331ca10;  1 drivers
v00000227a32de7e0_0 .net *"_ivl_65", 0 0, L_00000227a3304780;  1 drivers
L_00000227a331fac8 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v00000227a32de9c0_0 .net/2u *"_ivl_66", 6 0, L_00000227a331fac8;  1 drivers
v00000227a32df320_0 .net *"_ivl_68", 0 0, L_00000227a331cc90;  1 drivers
v00000227a32dea60_0 .net *"_ivl_71", 0 0, L_00000227a3304a90;  1 drivers
L_00000227a331fb10 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000227a32df140_0 .net/2u *"_ivl_72", 6 0, L_00000227a331fb10;  1 drivers
v00000227a32deb00_0 .net *"_ivl_74", 0 0, L_00000227a331cd30;  1 drivers
v00000227a32df3c0_0 .net *"_ivl_77", 0 0, L_00000227a33048d0;  1 drivers
L_00000227a331fb58 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v00000227a32df460_0 .net/2u *"_ivl_78", 6 0, L_00000227a331fb58;  1 drivers
v00000227a32df640_0 .net *"_ivl_8", 0 0, L_00000227a331c1f0;  1 drivers
v00000227a32df500_0 .net *"_ivl_80", 0 0, L_00000227a331cdd0;  1 drivers
v00000227a32df6e0_0 .net *"_ivl_83", 0 0, L_00000227a33044e0;  1 drivers
L_00000227a331fba0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000227a32dfb40_0 .net/2u *"_ivl_84", 6 0, L_00000227a331fba0;  1 drivers
v00000227a32dfdc0_0 .net *"_ivl_86", 0 0, L_00000227a331e310;  1 drivers
v00000227a32dfe60_0 .net *"_ivl_89", 0 0, L_00000227a3304be0;  1 drivers
L_00000227a331fbe8 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v00000227a32dff00_0 .net/2u *"_ivl_90", 6 0, L_00000227a331fbe8;  1 drivers
v00000227a32dffa0_0 .net *"_ivl_92", 0 0, L_00000227a331f170;  1 drivers
v00000227a32e0040_0 .net *"_ivl_95", 0 0, L_00000227a33047f0;  1 drivers
L_00000227a331fc30 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000227a32e9d40_0 .net/2u *"_ivl_96", 6 0, L_00000227a331fc30;  1 drivers
v00000227a32e8b20_0 .net *"_ivl_98", 0 0, L_00000227a331ed10;  1 drivers
v00000227a32e89e0_0 .net "clk", 0 0, L_00000227a3304b00;  alias, 1 drivers
v00000227a32e9160_0 .net "excep_flag", 0 0, L_00000227a331e130;  alias, 1 drivers
v00000227a32e9de0_0 .net "id_flush", 0 0, L_00000227a3304940;  alias, 1 drivers
v00000227a32e86c0_0 .net "rst", 0 0, v00000227a331d370_0;  alias, 1 drivers
L_00000227a331c150 .cmp/eq 7, v00000227a3301430_0, L_00000227a331f7b0;
L_00000227a331c1f0 .cmp/eq 7, v00000227a3301430_0, L_00000227a331f7f8;
L_00000227a331c290 .cmp/eq 7, v00000227a3301430_0, L_00000227a331f840;
L_00000227a331c510 .cmp/eq 7, v00000227a3301430_0, L_00000227a331f888;
L_00000227a331c330 .cmp/eq 7, v00000227a3301430_0, L_00000227a331f8d0;
L_00000227a331c5b0 .cmp/eq 7, v00000227a3301430_0, L_00000227a331f918;
L_00000227a331c650 .cmp/eq 7, v00000227a3301430_0, L_00000227a331f960;
L_00000227a331c8d0 .cmp/eq 7, v00000227a3301430_0, L_00000227a331f9a8;
L_00000227a331cbf0 .cmp/eq 7, v00000227a3301430_0, L_00000227a331f9f0;
L_00000227a331c790 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fa38;
L_00000227a331ca10 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fa80;
L_00000227a331cc90 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fac8;
L_00000227a331cd30 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fb10;
L_00000227a331cdd0 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fb58;
L_00000227a331e310 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fba0;
L_00000227a331f170 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fbe8;
L_00000227a331ed10 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fc30;
L_00000227a331e590 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fc78;
L_00000227a331dff0 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fcc0;
L_00000227a331dd70 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fd08;
L_00000227a331eef0 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fd50;
L_00000227a331e270 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fd98;
L_00000227a331edb0 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fde0;
L_00000227a331f030 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fe28;
L_00000227a331ec70 .cmp/eq 7, v00000227a3301430_0, L_00000227a331fe70;
L_00000227a331e770 .functor MUXZ 1, L_00000227a331ff00, L_00000227a331feb8, L_00000227a3304860, C4<>;
L_00000227a331e130 .functor MUXZ 1, L_00000227a331e770, L_00000227a331f768, v00000227a331d370_0, C4<>;
S_00000227a310b1a0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 4 88, 7 2 0, S_00000227a3293a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v00000227a32ea060_0 .net "EX_ALU_OUT", 31 0, v00000227a32e90c0_0;  alias, 1 drivers
v00000227a32e8da0_0 .net "EX_FLUSH", 0 0, L_00000227a3304240;  alias, 1 drivers
v00000227a32ea380_0 .net "EX_INST", 31 0, v00000227a32f53c0_0;  alias, 1 drivers
v00000227a32e8c60_0 .net "EX_PC", 31 0, v00000227a32f6a40_0;  alias, 1 drivers
v00000227a32e9e80_0 .net "EX_memread", 0 0, v00000227a32f6ae0_0;  alias, 1 drivers
v00000227a32e8e40_0 .net "EX_memwrite", 0 0, v00000227a32f6e00_0;  alias, 1 drivers
v00000227a32e9480_0 .net "EX_opcode", 6 0, v00000227a32f5780_0;  alias, 1 drivers
v00000227a32e9b60_0 .net "EX_rd_ind", 4 0, v00000227a32f5aa0_0;  alias, 1 drivers
v00000227a32e8bc0_0 .net "EX_regwrite", 0 0, v00000227a32f5460_0;  alias, 1 drivers
v00000227a32ea420_0 .net "EX_rs1_ind", 4 0, v00000227a32f69a0_0;  alias, 1 drivers
v00000227a32e9a20_0 .net "EX_rs2", 31 0, v00000227a32eb1f0_0;  alias, 1 drivers
v00000227a32e9700_0 .net "EX_rs2_ind", 4 0, v00000227a32f5c80_0;  alias, 1 drivers
v00000227a32e88a0_0 .var "MEM_ALU_OUT", 31 0;
v00000227a32ea2e0_0 .var "MEM_INST", 31 0;
v00000227a32e97a0_0 .var "MEM_PC", 31 0;
v00000227a32e9840_0 .var "MEM_memread", 0 0;
v00000227a32e8f80_0 .var "MEM_memwrite", 0 0;
v00000227a32e9ac0_0 .var "MEM_opcode", 6 0;
v00000227a32e8ee0_0 .var "MEM_rd_ind", 4 0;
v00000227a32e8d00_0 .var "MEM_regwrite", 0 0;
v00000227a32e8800_0 .var "MEM_rs1_ind", 4 0;
v00000227a32e93e0_0 .var "MEM_rs2", 31 0;
v00000227a32e9200_0 .var "MEM_rs2_ind", 4 0;
v00000227a32e9ca0_0 .net "clk", 0 0, L_00000227a3304b00;  alias, 1 drivers
v00000227a32e9020_0 .net "rst", 0 0, v00000227a331d370_0;  alias, 1 drivers
E_00000227a3274c20/0 .event negedge, v00000227a32e89e0_0;
E_00000227a3274c20/1 .event posedge, v00000227a32e86c0_0;
E_00000227a3274c20 .event/or E_00000227a3274c20/0, E_00000227a3274c20/1;
S_00000227a3140880 .scope module, "ex_stage" "EX_stage" 4 79, 8 3 0, S_00000227a3293a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "rs1";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /INPUT 5 "rs1_ind";
    .port_info 7 /INPUT 5 "rs2_ind";
    .port_info 8 /INPUT 2 "alu_selA";
    .port_info 9 /INPUT 3 "alu_selB";
    .port_info 10 /INPUT 2 "store_rs2_forward";
    .port_info 11 /INOUT 1 "reg_write";
    .port_info 12 /INOUT 1 "mem_read";
    .port_info 13 /INOUT 1 "mem_write";
    .port_info 14 /INPUT 32 "rs2_in";
    .port_info 15 /OUTPUT 32 "rs2_out";
    .port_info 16 /OUTPUT 32 "alu_out";
v00000227a32ec7d0_0 .net "CF", 0 0, v00000227a32e95c0_0;  1 drivers
v00000227a32ec410_0 .net "ZF", 0 0, L_00000227a33778a0;  1 drivers
v00000227a32ec870_0 .net "alu_op", 3 0, v00000227a32e92a0_0;  1 drivers
v00000227a32eaed0_0 .net "alu_out", 31 0, v00000227a32e90c0_0;  alias, 1 drivers
v00000227a32eb470_0 .net "alu_selA", 1 0, v00000227a32eb5b0_0;  alias, 1 drivers
v00000227a32ec0f0_0 .net "alu_selB", 2 0, v00000227a32eb650_0;  alias, 1 drivers
v00000227a32ec230_0 .net "ex_haz", 31 0, v00000227a331a960_0;  alias, 1 drivers
v00000227a32ebc90_0 .net "imm", 31 0, v00000227a32f62c0_0;  alias, 1 drivers
v00000227a32ec4b0_0 .net "mem_haz", 31 0, v00000227a3317260_0;  alias, 1 drivers
v00000227a32ec910_0 .net "mem_read", 0 0, v00000227a32f6ae0_0;  alias, 1 drivers
v00000227a32ecaf0_0 .net "mem_write", 0 0, v00000227a32f6e00_0;  alias, 1 drivers
v00000227a32ec550_0 .net "opcode", 6 0, v00000227a32f5780_0;  alias, 1 drivers
v00000227a32eac50_0 .net "oper1", 31 0, v00000227a32e9660_0;  1 drivers
v00000227a32eb290_0 .net "oper2", 31 0, v00000227a32eb0b0_0;  1 drivers
v00000227a32eae30_0 .net "pc", 31 0, v00000227a32f6a40_0;  alias, 1 drivers
v00000227a32ec690_0 .net "reg_write", 0 0, v00000227a32f5460_0;  alias, 1 drivers
v00000227a32ec2d0_0 .net "rs1", 31 0, v00000227a32f5b40_0;  alias, 1 drivers
v00000227a32eb3d0_0 .net "rs1_ind", 4 0, v00000227a32f69a0_0;  alias, 1 drivers
v00000227a32ec050_0 .net "rs2_in", 31 0, v00000227a32f55a0_0;  alias, 1 drivers
v00000227a32ec370_0 .net "rs2_ind", 4 0, v00000227a32f5c80_0;  alias, 1 drivers
v00000227a32eb830_0 .net "rs2_out", 31 0, v00000227a32eb1f0_0;  alias, 1 drivers
v00000227a32ec9b0_0 .net "store_rs2_forward", 1 0, v00000227a32f7080_0;  alias, 1 drivers
S_00000227a313ddc0 .scope module, "alu" "ALU" 8 24, 9 1 0, S_00000227a3140880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000227a3274de0 .param/l "bit_width" 0 9 3, +C4<00000000000000000000000000100000>;
L_00000227a33778a0 .functor NOT 1, L_00000227a33821e0, C4<0>, C4<0>, C4<0>;
v00000227a32e98e0_0 .net "A", 31 0, v00000227a32e9660_0;  alias, 1 drivers
v00000227a32e9f20_0 .net "ALUOP", 3 0, v00000227a32e92a0_0;  alias, 1 drivers
v00000227a32e9980_0 .net "B", 31 0, v00000227a32eb0b0_0;  alias, 1 drivers
v00000227a32e95c0_0 .var "CF", 0 0;
v00000227a32e9c00_0 .net "ZF", 0 0, L_00000227a33778a0;  alias, 1 drivers
v00000227a32ea240_0 .net *"_ivl_1", 0 0, L_00000227a33821e0;  1 drivers
v00000227a32e90c0_0 .var "res", 31 0;
E_00000227a3275ce0 .event anyedge, v00000227a32e9f20_0, v00000227a32e98e0_0, v00000227a32e9980_0, v00000227a32e95c0_0;
L_00000227a33821e0 .reduce/or v00000227a32e90c0_0;
S_00000227a313df50 .scope module, "alu_oper" "ALU_OPER" 8 26, 10 14 0, S_00000227a3140880;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000227a32ea680 .param/l "add" 0 6 3, C4<0100000>;
P_00000227a32ea6b8 .param/l "addi" 0 6 3, C4<1001000>;
P_00000227a32ea6f0 .param/l "addu" 0 6 3, C4<0100001>;
P_00000227a32ea728 .param/l "and_" 0 6 3, C4<0100100>;
P_00000227a32ea760 .param/l "andi" 0 6 3, C4<1001100>;
P_00000227a32ea798 .param/l "beq" 0 6 4, C4<1000100>;
P_00000227a32ea7d0 .param/l "bge" 0 6 4, C4<1010001>;
P_00000227a32ea808 .param/l "blt" 0 6 4, C4<1010000>;
P_00000227a32ea840 .param/l "bne" 0 6 4, C4<1000101>;
P_00000227a32ea878 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_00000227a32ea8b0 .param/l "j" 0 6 5, C4<1000010>;
P_00000227a32ea8e8 .param/l "jal" 0 6 5, C4<1000011>;
P_00000227a32ea920 .param/l "jr" 0 6 5, C4<0001000>;
P_00000227a32ea958 .param/l "lw" 0 6 4, C4<1100011>;
P_00000227a32ea990 .param/l "nor_" 0 6 4, C4<0100111>;
P_00000227a32ea9c8 .param/l "or_" 0 6 3, C4<0100101>;
P_00000227a32eaa00 .param/l "ori" 0 6 3, C4<1001101>;
P_00000227a32eaa38 .param/l "sll" 0 6 4, C4<0000000>;
P_00000227a32eaa70 .param/l "slt" 0 6 5, C4<0101010>;
P_00000227a32eaaa8 .param/l "srl" 0 6 4, C4<0000010>;
P_00000227a32eaae0 .param/l "sub" 0 6 3, C4<0100010>;
P_00000227a32eab18 .param/l "subu" 0 6 3, C4<0100011>;
P_00000227a32eab50 .param/l "sw" 0 6 4, C4<1101011>;
P_00000227a32eab88 .param/l "xor_" 0 6 3, C4<0100110>;
P_00000227a32eabc0 .param/l "xori" 0 6 4, C4<1001110>;
v00000227a32e92a0_0 .var "ALU_OP", 3 0;
v00000227a32e8940_0 .net "opcode", 6 0, v00000227a32f5780_0;  alias, 1 drivers
E_00000227a3275560 .event anyedge, v00000227a32e9480_0;
S_00000227a313b8b0 .scope module, "alu_oper1" "MUX_4x1" 8 20, 11 1 0, S_00000227a3140880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000227a32761e0 .param/l "bit_width" 0 11 2, +C4<00000000000000000000000000100000>;
v00000227a32e9fc0_0 .net "ina", 31 0, v00000227a32f6a40_0;  alias, 1 drivers
v00000227a32ea100_0 .net "inb", 31 0, v00000227a331a960_0;  alias, 1 drivers
v00000227a32e9340_0 .net "inc", 31 0, v00000227a3317260_0;  alias, 1 drivers
v00000227a32e9520_0 .net "ind", 31 0, v00000227a32f5b40_0;  alias, 1 drivers
v00000227a32e9660_0 .var "out", 31 0;
v00000227a32ea4c0_0 .net "sel", 1 0, v00000227a32eb5b0_0;  alias, 1 drivers
E_00000227a32764a0/0 .event anyedge, v00000227a32ea4c0_0, v00000227a32e8c60_0, v00000227a32ea100_0, v00000227a32e9340_0;
E_00000227a32764a0/1 .event anyedge, v00000227a32e9520_0;
E_00000227a32764a0 .event/or E_00000227a32764a0/0, E_00000227a32764a0/1;
S_00000227a313ba40 .scope module, "alu_oper2" "MUX_8x1" 8 22, 12 3 0, S_00000227a3140880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000227a3275e60 .param/l "bit_with" 0 12 4, +C4<00000000000000000000000000100000>;
v00000227a32ea1a0_0 .net "ina", 31 0, v00000227a32f62c0_0;  alias, 1 drivers
L_00000227a33204e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000227a32ea560_0 .net "inb", 31 0, L_00000227a33204e8;  1 drivers
v00000227a32e8760_0 .net "inc", 31 0, v00000227a331a960_0;  alias, 1 drivers
v00000227a32e8a80_0 .net "ind", 31 0, v00000227a3317260_0;  alias, 1 drivers
v00000227a32eca50_0 .net "ine", 31 0, v00000227a32f55a0_0;  alias, 1 drivers
L_00000227a3320530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000227a32ec190_0 .net "inf", 31 0, L_00000227a3320530;  1 drivers
L_00000227a3320578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000227a32ebf10_0 .net "ing", 31 0, L_00000227a3320578;  1 drivers
L_00000227a33205c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000227a32eb790_0 .net "inh", 31 0, L_00000227a33205c0;  1 drivers
v00000227a32eb0b0_0 .var "out", 31 0;
v00000227a32eb330_0 .net "sel", 2 0, v00000227a32eb650_0;  alias, 1 drivers
E_00000227a3276020/0 .event anyedge, v00000227a32eb330_0, v00000227a32ea1a0_0, v00000227a32ea560_0, v00000227a32ea100_0;
E_00000227a3276020/1 .event anyedge, v00000227a32e9340_0, v00000227a32eca50_0, v00000227a32ec190_0, v00000227a32ebf10_0;
E_00000227a3276020/2 .event anyedge, v00000227a32eb790_0;
E_00000227a3276020 .event/or E_00000227a3276020/0, E_00000227a3276020/1, E_00000227a3276020/2;
S_00000227a32ecc10 .scope module, "store_rs2_mux" "MUX_4x1" 8 28, 11 1 0, S_00000227a3140880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000227a3275660 .param/l "bit_width" 0 11 2, +C4<00000000000000000000000000100000>;
v00000227a32ec5f0_0 .net "ina", 31 0, v00000227a32f55a0_0;  alias, 1 drivers
v00000227a32eb150_0 .net "inb", 31 0, v00000227a331a960_0;  alias, 1 drivers
v00000227a32ec730_0 .net "inc", 31 0, v00000227a3317260_0;  alias, 1 drivers
L_00000227a3320608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000227a32eacf0_0 .net "ind", 31 0, L_00000227a3320608;  1 drivers
v00000227a32eb1f0_0 .var "out", 31 0;
v00000227a32ebfb0_0 .net "sel", 1 0, v00000227a32f7080_0;  alias, 1 drivers
E_00000227a32758a0/0 .event anyedge, v00000227a32ebfb0_0, v00000227a32eca50_0, v00000227a32ea100_0, v00000227a32e9340_0;
E_00000227a32758a0/1 .event anyedge, v00000227a32eacf0_0;
E_00000227a32758a0 .event/or E_00000227a32758a0/0, E_00000227a32758a0/1;
S_00000227a310a380 .scope module, "fu" "forward_unit" 4 39, 13 2 0, S_00000227a3293a20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 3 "sel_target_address_adder_mux_InDecodeStage";
    .port_info 13 /OUTPUT 2 "comparator_mux_selA";
    .port_info 14 /OUTPUT 2 "comparator_mux_selB";
    .port_info 15 /OUTPUT 2 "forwardA";
    .port_info 16 /OUTPUT 3 "forwardB";
    .port_info 17 /OUTPUT 2 "store_rs2_forward";
P_00000227a32f4db0 .param/l "add" 0 6 3, C4<0100000>;
P_00000227a32f4de8 .param/l "addi" 0 6 3, C4<1001000>;
P_00000227a32f4e20 .param/l "addu" 0 6 3, C4<0100001>;
P_00000227a32f4e58 .param/l "and_" 0 6 3, C4<0100100>;
P_00000227a32f4e90 .param/l "andi" 0 6 3, C4<1001100>;
P_00000227a32f4ec8 .param/l "beq" 0 6 4, C4<1000100>;
P_00000227a32f4f00 .param/l "bge" 0 6 4, C4<1010001>;
P_00000227a32f4f38 .param/l "bit_width" 0 13 8, +C4<00000000000000000000000000100000>;
P_00000227a32f4f70 .param/l "blt" 0 6 4, C4<1010000>;
P_00000227a32f4fa8 .param/l "bne" 0 6 4, C4<1000101>;
P_00000227a32f4fe0 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_00000227a32f5018 .param/l "j" 0 6 5, C4<1000010>;
P_00000227a32f5050 .param/l "jal" 0 6 5, C4<1000011>;
P_00000227a32f5088 .param/l "jr" 0 6 5, C4<0001000>;
P_00000227a32f50c0 .param/l "lw" 0 6 4, C4<1100011>;
P_00000227a32f50f8 .param/l "nor_" 0 6 4, C4<0100111>;
P_00000227a32f5130 .param/l "or_" 0 6 3, C4<0100101>;
P_00000227a32f5168 .param/l "ori" 0 6 3, C4<1001101>;
P_00000227a32f51a0 .param/l "sll" 0 6 4, C4<0000000>;
P_00000227a32f51d8 .param/l "slt" 0 6 5, C4<0101010>;
P_00000227a32f5210 .param/l "srl" 0 6 4, C4<0000010>;
P_00000227a32f5248 .param/l "sub" 0 6 3, C4<0100010>;
P_00000227a32f5280 .param/l "subu" 0 6 3, C4<0100011>;
P_00000227a32f52b8 .param/l "sw" 0 6 4, C4<1101011>;
P_00000227a32f52f0 .param/l "xor_" 0 6 3, C4<0100110>;
P_00000227a32f5328 .param/l "xori" 0 6 4, C4<1001110>;
v00000227a32ead90_0 .var "comparator_mux_selA", 1 0;
v00000227a32eaf70_0 .var "comparator_mux_selB", 1 0;
v00000227a32ebbf0_0 .net "ex_mem_rd", 4 0, v00000227a32e8ee0_0;  alias, 1 drivers
v00000227a32eb010_0 .net "ex_mem_wr", 0 0, v00000227a32e8d00_0;  alias, 1 drivers
v00000227a32eb5b0_0 .var "forwardA", 1 0;
v00000227a32eb650_0 .var "forwardB", 2 0;
v00000227a32eb8d0_0 .net "id_ex_opcode", 6 0, v00000227a32f5780_0;  alias, 1 drivers
v00000227a32eb6f0_0 .net "id_ex_rd", 4 0, v00000227a32f5aa0_0;  alias, 1 drivers
v00000227a32eb970_0 .net "id_ex_rs1", 4 0, v00000227a32f69a0_0;  alias, 1 drivers
v00000227a32eba10_0 .net "id_ex_rs2", 4 0, v00000227a32f5c80_0;  alias, 1 drivers
v00000227a32ebab0_0 .net "id_ex_wr", 0 0, v00000227a32f5460_0;  alias, 1 drivers
v00000227a32ebb50_0 .net "if_id_opcode", 6 0, v00000227a3301430_0;  alias, 1 drivers
v00000227a32ebd30_0 .net "if_id_rs1", 4 0, v00000227a33005d0_0;  alias, 1 drivers
v00000227a32ebdd0_0 .net "if_id_rs2", 4 0, v00000227a33014d0_0;  alias, 1 drivers
v00000227a32ebe70_0 .net "mem_wb_rd", 4 0, v00000227a3319420_0;  alias, 1 drivers
v00000227a32f6d60_0 .net "mem_wb_wr", 0 0, v00000227a3317760_0;  alias, 1 drivers
v00000227a32f6220_0 .var "sel_target_address_adder_mux_InDecodeStage", 2 0;
v00000227a32f7080_0 .var "store_rs2_forward", 1 0;
E_00000227a32755a0/0 .event anyedge, v00000227a32e8bc0_0, v00000227a32e9b60_0, v00000227a32ebd30_0, v00000227a32e8d00_0;
E_00000227a32755a0/1 .event anyedge, v00000227a32e8ee0_0, v00000227a32f6d60_0, v00000227a32ebe70_0, v00000227a32ebdd0_0;
E_00000227a32755a0 .event/or E_00000227a32755a0/0, E_00000227a32755a0/1;
E_00000227a3275d20/0 .event anyedge, v00000227a328d420_0, v00000227a32e8bc0_0, v00000227a32e9b60_0, v00000227a32ebd30_0;
E_00000227a3275d20/1 .event anyedge, v00000227a32e8d00_0, v00000227a32e8ee0_0, v00000227a32f6d60_0, v00000227a32ebe70_0;
E_00000227a3275d20 .event/or E_00000227a3275d20/0, E_00000227a3275d20/1;
E_00000227a3275e20/0 .event anyedge, v00000227a32e9480_0, v00000227a32e8d00_0, v00000227a32e8ee0_0, v00000227a32ea420_0;
E_00000227a3275e20/1 .event anyedge, v00000227a32f6d60_0, v00000227a32ebe70_0, v00000227a32e9700_0;
E_00000227a3275e20 .event/or E_00000227a3275e20/0, E_00000227a3275e20/1;
S_00000227a310a510 .scope module, "id_ex_buffer" "ID_EX_buffer" 4 71, 14 2 0, S_00000227a3293a20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /OUTPUT 7 "EX_opcode";
    .port_info 15 /OUTPUT 5 "EX_rs1_ind";
    .port_info 16 /OUTPUT 5 "EX_rs2_ind";
    .port_info 17 /OUTPUT 5 "EX_rd_ind";
    .port_info 18 /OUTPUT 32 "EX_PC";
    .port_info 19 /OUTPUT 32 "EX_INST";
    .port_info 20 /OUTPUT 32 "EX_Immed";
    .port_info 21 /OUTPUT 32 "EX_rs1";
    .port_info 22 /OUTPUT 32 "EX_rs2";
    .port_info 23 /OUTPUT 1 "EX_regwrite";
    .port_info 24 /OUTPUT 1 "EX_memread";
    .port_info 25 /OUTPUT 1 "EX_memwrite";
    .port_info 26 /INPUT 1 "rst";
P_00000227a312ee50 .param/l "add" 0 14 10, C4<0100000>;
P_00000227a312ee88 .param/l "addi" 0 14 10, C4<1001000>;
P_00000227a312eec0 .param/l "addu" 0 14 10, C4<0100001>;
P_00000227a312eef8 .param/l "and_" 0 14 10, C4<0100100>;
P_00000227a312ef30 .param/l "andi" 0 14 10, C4<1001100>;
P_00000227a312ef68 .param/l "beq" 0 14 11, C4<1000100>;
P_00000227a312efa0 .param/l "bge" 0 14 11, C4<1010001>;
P_00000227a312efd8 .param/l "blt" 0 14 11, C4<1010000>;
P_00000227a312f010 .param/l "bne" 0 14 11, C4<1000101>;
P_00000227a312f048 .param/l "j" 0 14 12, C4<1000010>;
P_00000227a312f080 .param/l "jal" 0 14 12, C4<1000011>;
P_00000227a312f0b8 .param/l "jr" 0 14 12, C4<0001000>;
P_00000227a312f0f0 .param/l "lw" 0 14 11, C4<1100011>;
P_00000227a312f128 .param/l "nor_" 0 14 11, C4<0100111>;
P_00000227a312f160 .param/l "or_" 0 14 10, C4<0100101>;
P_00000227a312f198 .param/l "ori" 0 14 10, C4<1001101>;
P_00000227a312f1d0 .param/l "sll" 0 14 11, C4<0000000>;
P_00000227a312f208 .param/l "srl" 0 14 11, C4<0000010>;
P_00000227a312f240 .param/l "sub" 0 14 10, C4<0100010>;
P_00000227a312f278 .param/l "subu" 0 14 10, C4<0100011>;
P_00000227a312f2b0 .param/l "sw" 0 14 11, C4<1101011>;
P_00000227a312f2e8 .param/l "xor_" 0 14 10, C4<0100110>;
P_00000227a312f320 .param/l "xori" 0 14 11, C4<1001110>;
v00000227a32f53c0_0 .var "EX_INST", 31 0;
v00000227a32f62c0_0 .var "EX_Immed", 31 0;
v00000227a32f6a40_0 .var "EX_PC", 31 0;
v00000227a32f6ae0_0 .var "EX_memread", 0 0;
v00000227a32f6e00_0 .var "EX_memwrite", 0 0;
v00000227a32f5780_0 .var "EX_opcode", 6 0;
v00000227a32f5aa0_0 .var "EX_rd_ind", 4 0;
v00000227a32f5460_0 .var "EX_regwrite", 0 0;
v00000227a32f5b40_0 .var "EX_rs1", 31 0;
v00000227a32f69a0_0 .var "EX_rs1_ind", 4 0;
v00000227a32f55a0_0 .var "EX_rs2", 31 0;
v00000227a32f5c80_0 .var "EX_rs2_ind", 4 0;
v00000227a32f6cc0_0 .net "ID_FLUSH", 0 0, L_00000227a3377c90;  alias, 1 drivers
v00000227a32f5500_0 .net "ID_INST", 31 0, v00000227a3301390_0;  alias, 1 drivers
v00000227a32f6f40_0 .net "ID_Immed", 31 0, v00000227a32fc1b0_0;  alias, 1 drivers
v00000227a32f67c0_0 .net "ID_PC", 31 0, v00000227a3301110_0;  alias, 1 drivers
v00000227a32f5640_0 .net "ID_memread", 0 0, L_00000227a331ebd0;  alias, 1 drivers
v00000227a32f6860_0 .net "ID_memwrite", 0 0, L_00000227a3381c40;  alias, 1 drivers
v00000227a32f5e60_0 .net "ID_opcode", 6 0, v00000227a3301430_0;  alias, 1 drivers
v00000227a32f5dc0_0 .net "ID_rd_ind", 4 0, v00000227a3301750_0;  alias, 1 drivers
v00000227a32f7260_0 .net "ID_regwrite", 0 0, L_00000227a331eb30;  alias, 1 drivers
v00000227a32f7120_0 .net "ID_rs1", 31 0, L_00000227a3304320;  alias, 1 drivers
v00000227a32f6b80_0 .net "ID_rs1_ind", 4 0, v00000227a33005d0_0;  alias, 1 drivers
v00000227a32f5be0_0 .net "ID_rs2", 31 0, L_00000227a3304470;  alias, 1 drivers
v00000227a32f71c0_0 .net "ID_rs2_ind", 4 0, v00000227a33014d0_0;  alias, 1 drivers
v00000227a32f56e0_0 .net "clk", 0 0, L_00000227a3304b00;  alias, 1 drivers
v00000227a32f6900_0 .net "rst", 0 0, v00000227a331d370_0;  alias, 1 drivers
S_00000227a315f870 .scope module, "id_stage" "ID_stage" 4 59, 15 2 0, S_00000227a3293a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 32 "id_haz";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "wr_reg_data";
    .port_info 7 /INPUT 5 "rs1_ind";
    .port_info 8 /INPUT 5 "rs2_ind";
    .port_info 9 /INPUT 5 "id_ex_rd_ind";
    .port_info 10 /INPUT 5 "wr_reg_from_wb";
    .port_info 11 /INPUT 2 "comp_selA";
    .port_info 12 /INPUT 2 "comp_selB";
    .port_info 13 /INPUT 3 "target_addr_adder_mux_sel";
    .port_info 14 /INPUT 1 "id_flush";
    .port_info 15 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 16 /INPUT 1 "id_ex_memread";
    .port_info 17 /INPUT 1 "exception_flag";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "pfc";
    .port_info 20 /OUTPUT 32 "rs1";
    .port_info 21 /OUTPUT 32 "rs2";
    .port_info 22 /OUTPUT 2 "pc_src";
    .port_info 23 /OUTPUT 1 "pc_write";
    .port_info 24 /OUTPUT 1 "if_id_write";
    .port_info 25 /OUTPUT 32 "imm";
    .port_info 26 /INPUT 1 "reg_write_from_wb";
    .port_info 27 /OUTPUT 1 "reg_write";
    .port_info 28 /OUTPUT 1 "mem_read";
    .port_info 29 /OUTPUT 1 "mem_write";
    .port_info 30 /INPUT 1 "rst";
L_00000227a3377c90 .functor OR 1, L_00000227a3304940, v00000227a32f5820_0, C4<0>, C4<0>;
L_00000227a33204a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000227a32fdc90_0 .net/2u *"_ivl_12", 2 0, L_00000227a33204a0;  1 drivers
v00000227a32fdd30_0 .net *"_ivl_14", 2 0, L_00000227a3381240;  1 drivers
v00000227a32feff0_0 .net *"_ivl_16", 2 0, L_00000227a3381ce0;  1 drivers
v00000227a32ff8b0_0 .net "clk", 0 0, L_00000227a3304b00;  alias, 1 drivers
v00000227a32fed70_0 .net "comp_oper1", 31 0, v00000227a32fb5d0_0;  1 drivers
v00000227a32ff770_0 .net "comp_oper2", 31 0, v00000227a32fbad0_0;  1 drivers
v00000227a32ff810_0 .net "comp_selA", 1 0, v00000227a32ead90_0;  alias, 1 drivers
v00000227a32fe050_0 .net "comp_selB", 1 0, v00000227a32eaf70_0;  alias, 1 drivers
v00000227a32ff4f0_0 .net "ex_haz", 31 0, v00000227a331a960_0;  alias, 1 drivers
v00000227a32ff950_0 .net "exception_flag", 0 0, L_00000227a331e130;  alias, 1 drivers
v00000227a32fddd0_0 .net "id_ex_memread", 0 0, v00000227a32f6ae0_0;  alias, 1 drivers
v00000227a32ff130_0 .net "id_ex_rd_ind", 4 0, v00000227a32f5aa0_0;  alias, 1 drivers
v00000227a32fe410_0 .net "id_ex_stall", 0 0, v00000227a32f5820_0;  1 drivers
v00000227a32fde70_0 .net "id_flush", 0 0, L_00000227a3304940;  alias, 1 drivers
v00000227a32ff9f0_0 .net "id_flush_mux_sel", 0 0, L_00000227a3377c90;  alias, 1 drivers
v00000227a32fee10_0 .net "id_haz", 31 0, v00000227a32e90c0_0;  alias, 1 drivers
v00000227a32fdf10_0 .net "if_id_write", 0 0, v00000227a32f6ea0_0;  alias, 1 drivers
v00000227a32fe4b0_0 .net "imm", 31 0, v00000227a32fc1b0_0;  alias, 1 drivers
v00000227a32fe9b0_0 .net "inst", 31 0, v00000227a3301390_0;  alias, 1 drivers
v00000227a32ffd10_0 .net "mem_haz", 31 0, v00000227a3317260_0;  alias, 1 drivers
v00000227a32ff090_0 .net "mem_read", 0 0, L_00000227a331ebd0;  alias, 1 drivers
v00000227a32fe5f0_0 .net "mem_read_wire", 0 0, v00000227a32fbc10_0;  1 drivers
v00000227a32ffbd0_0 .net "mem_write", 0 0, L_00000227a3381c40;  alias, 1 drivers
v00000227a32fe730_0 .net "mem_write_wire", 0 0, v00000227a32fc250_0;  1 drivers
v00000227a32ffdb0_0 .net "mux_out", 31 0, v00000227a32ffc70_0;  1 drivers
v00000227a32feb90_0 .net "opcode", 6 0, v00000227a3301430_0;  alias, 1 drivers
v00000227a32ff3b0_0 .net "pc", 31 0, v00000227a3301110_0;  alias, 1 drivers
v00000227a32fe690_0 .net "pc_src", 1 0, L_00000227a331ea90;  alias, 1 drivers
v00000227a32ffe50_0 .net "pc_write", 0 0, v00000227a32f6400_0;  alias, 1 drivers
v00000227a32fe7d0_0 .net "pfc", 31 0, L_00000227a331ef90;  alias, 1 drivers
v00000227a32fe870_0 .net "reg_write", 0 0, L_00000227a331eb30;  alias, 1 drivers
v00000227a32ffef0_0 .net "reg_write_from_wb", 0 0, v00000227a3317760_0;  alias, 1 drivers
v00000227a32feeb0_0 .net "reg_write_wire", 0 0, v00000227a32fc110_0;  1 drivers
v00000227a32fe910_0 .net "rs1", 31 0, L_00000227a3304320;  alias, 1 drivers
v00000227a32feaf0_0 .net "rs1_ind", 4 0, v00000227a33005d0_0;  alias, 1 drivers
v00000227a32fef50_0 .net "rs2", 31 0, L_00000227a3304470;  alias, 1 drivers
v00000227a33003f0_0 .net "rs2_ind", 4 0, v00000227a33014d0_0;  alias, 1 drivers
v00000227a3300fd0_0 .net "rst", 0 0, v00000227a331d370_0;  alias, 1 drivers
v00000227a3300350_0 .net "target_addr_adder_mux_sel", 2 0, v00000227a32f6220_0;  alias, 1 drivers
v00000227a3300cb0_0 .net "wr_reg_data", 31 0, v00000227a3317260_0;  alias, 1 drivers
v00000227a33011b0_0 .net "wr_reg_from_wb", 4 0, v00000227a3319420_0;  alias, 1 drivers
L_00000227a331ef90 .arith/sum 32, v00000227a32ffc70_0, v00000227a32fc1b0_0;
L_00000227a331eb30 .part L_00000227a3381ce0, 2, 1;
L_00000227a331ebd0 .part L_00000227a3381ce0, 1, 1;
L_00000227a3381c40 .part L_00000227a3381ce0, 0, 1;
L_00000227a3381240 .concat [ 1 1 1 0], v00000227a32fc250_0, v00000227a32fbc10_0, v00000227a32fc110_0;
L_00000227a3381ce0 .functor MUXZ 3, L_00000227a3381240, L_00000227a33204a0, L_00000227a3377c90, C4<>;
S_00000227a30f3cd0 .scope module, "SDU" "StallDetectionUnit" 15 42, 16 5 0, S_00000227a315f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "id_ex_memrd";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rd";
    .port_info 5 /OUTPUT 1 "PC_Write";
    .port_info 6 /OUTPUT 1 "if_id_Write";
    .port_info 7 /OUTPUT 1 "id_ex_cntrl_mux_sel";
P_00000227a32f9390 .param/l "add" 0 6 3, C4<0100000>;
P_00000227a32f93c8 .param/l "addi" 0 6 3, C4<1001000>;
P_00000227a32f9400 .param/l "addu" 0 6 3, C4<0100001>;
P_00000227a32f9438 .param/l "and_" 0 6 3, C4<0100100>;
P_00000227a32f9470 .param/l "andi" 0 6 3, C4<1001100>;
P_00000227a32f94a8 .param/l "beq" 0 6 4, C4<1000100>;
P_00000227a32f94e0 .param/l "bge" 0 6 4, C4<1010001>;
P_00000227a32f9518 .param/l "blt" 0 6 4, C4<1010000>;
P_00000227a32f9550 .param/l "bne" 0 6 4, C4<1000101>;
P_00000227a32f9588 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_00000227a32f95c0 .param/l "j" 0 6 5, C4<1000010>;
P_00000227a32f95f8 .param/l "jal" 0 6 5, C4<1000011>;
P_00000227a32f9630 .param/l "jr" 0 6 5, C4<0001000>;
P_00000227a32f9668 .param/l "lw" 0 6 4, C4<1100011>;
P_00000227a32f96a0 .param/l "nor_" 0 6 4, C4<0100111>;
P_00000227a32f96d8 .param/l "or_" 0 6 3, C4<0100101>;
P_00000227a32f9710 .param/l "ori" 0 6 3, C4<1001101>;
P_00000227a32f9748 .param/l "sll" 0 6 4, C4<0000000>;
P_00000227a32f9780 .param/l "slt" 0 6 5, C4<0101010>;
P_00000227a32f97b8 .param/l "srl" 0 6 4, C4<0000010>;
P_00000227a32f97f0 .param/l "sub" 0 6 3, C4<0100010>;
P_00000227a32f9828 .param/l "subu" 0 6 3, C4<0100011>;
P_00000227a32f9860 .param/l "sw" 0 6 4, C4<1101011>;
P_00000227a32f9898 .param/l "xor_" 0 6 3, C4<0100110>;
P_00000227a32f98d0 .param/l "xori" 0 6 4, C4<1001110>;
v00000227a32f6400_0 .var "PC_Write", 0 0;
v00000227a32f5820_0 .var "id_ex_cntrl_mux_sel", 0 0;
v00000227a32f6c20_0 .net "id_ex_memrd", 0 0, v00000227a32f6ae0_0;  alias, 1 drivers
v00000227a32f6040_0 .net "id_ex_rd", 4 0, v00000227a32f5aa0_0;  alias, 1 drivers
v00000227a32f6ea0_0 .var "if_id_Write", 0 0;
v00000227a32f5f00_0 .net "if_id_opcode", 6 0, v00000227a3301430_0;  alias, 1 drivers
v00000227a32f65e0_0 .net "if_id_rs1", 4 0, v00000227a33005d0_0;  alias, 1 drivers
v00000227a32f6fe0_0 .net "if_id_rs2", 4 0, v00000227a33014d0_0;  alias, 1 drivers
E_00000227a32756a0/0 .event anyedge, v00000227a32e9e80_0, v00000227a328d420_0, v00000227a32e9b60_0, v00000227a32ebd30_0;
E_00000227a32756a0/1 .event anyedge, v00000227a32ebdd0_0;
E_00000227a32756a0 .event/or E_00000227a32756a0/0, E_00000227a32756a0/1;
S_00000227a32fa450 .scope module, "comp" "comparator" 15 38, 17 2 0, S_00000227a315f870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 2 "PC_src";
    .port_info 3 /INPUT 1 "exception_flag";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 1 "rst";
P_00000227a32fa920 .param/l "add" 0 6 3, C4<0100000>;
P_00000227a32fa958 .param/l "addi" 0 6 3, C4<1001000>;
P_00000227a32fa990 .param/l "addu" 0 6 3, C4<0100001>;
P_00000227a32fa9c8 .param/l "and_" 0 6 3, C4<0100100>;
P_00000227a32faa00 .param/l "andi" 0 6 3, C4<1001100>;
P_00000227a32faa38 .param/l "beq" 0 6 4, C4<1000100>;
P_00000227a32faa70 .param/l "bge" 0 6 4, C4<1010001>;
P_00000227a32faaa8 .param/l "blt" 0 6 4, C4<1010000>;
P_00000227a32faae0 .param/l "bne" 0 6 4, C4<1000101>;
P_00000227a32fab18 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_00000227a32fab50 .param/l "j" 0 6 5, C4<1000010>;
P_00000227a32fab88 .param/l "jal" 0 6 5, C4<1000011>;
P_00000227a32fabc0 .param/l "jr" 0 6 5, C4<0001000>;
P_00000227a32fabf8 .param/l "lw" 0 6 4, C4<1100011>;
P_00000227a32fac30 .param/l "nor_" 0 6 4, C4<0100111>;
P_00000227a32fac68 .param/l "or_" 0 6 3, C4<0100101>;
P_00000227a32faca0 .param/l "ori" 0 6 3, C4<1001101>;
P_00000227a32facd8 .param/l "sll" 0 6 4, C4<0000000>;
P_00000227a32fad10 .param/l "slt" 0 6 5, C4<0101010>;
P_00000227a32fad48 .param/l "srl" 0 6 4, C4<0000010>;
P_00000227a32fad80 .param/l "sub" 0 6 3, C4<0100010>;
P_00000227a32fadb8 .param/l "subu" 0 6 3, C4<0100011>;
P_00000227a32fadf0 .param/l "sw" 0 6 4, C4<1101011>;
P_00000227a32fae28 .param/l "xor_" 0 6 3, C4<0100110>;
P_00000227a32fae60 .param/l "xori" 0 6 4, C4<1001110>;
L_00000227a3304550 .functor AND 1, L_00000227a331f350, L_00000227a331e8b0, C4<1>, C4<1>;
L_00000227a33045c0 .functor AND 1, L_00000227a331f3f0, L_00000227a331f0d0, C4<1>, C4<1>;
L_00000227a3378010 .functor OR 1, L_00000227a3304550, L_00000227a33045c0, C4<0>, C4<0>;
L_00000227a33777c0 .functor AND 1, L_00000227a331e950, L_00000227a331deb0, C4<1>, C4<1>;
L_00000227a3377ad0 .functor OR 1, L_00000227a3378010, L_00000227a33777c0, C4<0>, C4<0>;
L_00000227a3377c20 .functor AND 1, L_00000227a331f2b0, L_00000227a331e090, C4<1>, C4<1>;
L_00000227a3377600 .functor OR 1, L_00000227a3377ad0, L_00000227a3377c20, C4<0>, C4<0>;
L_00000227a3377ec0 .functor OR 1, L_00000227a3377600, L_00000227a331de10, C4<0>, C4<0>;
L_00000227a3377b40 .functor OR 1, L_00000227a3377ec0, L_00000227a331e6d0, C4<0>, C4<0>;
L_00000227a3377fa0 .functor OR 1, L_00000227a3377b40, L_00000227a331e1d0, C4<0>, C4<0>;
v00000227a32f6540_0 .net "A", 31 0, v00000227a32fb5d0_0;  alias, 1 drivers
v00000227a32f58c0_0 .net "B", 31 0, v00000227a32fbad0_0;  alias, 1 drivers
v00000227a32f5960_0 .net "PC_src", 1 0, L_00000227a331ea90;  alias, 1 drivers
L_00000227a3320140 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000227a32f6360_0 .net/2u *"_ivl_0", 1 0, L_00000227a3320140;  1 drivers
v00000227a32f6680_0 .net *"_ivl_10", 0 0, L_00000227a331f350;  1 drivers
v00000227a32f5d20_0 .net *"_ivl_12", 0 0, L_00000227a331e8b0;  1 drivers
v00000227a32f5fa0_0 .net *"_ivl_15", 0 0, L_00000227a3304550;  1 drivers
L_00000227a3320260 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000227a32f60e0_0 .net/2u *"_ivl_16", 6 0, L_00000227a3320260;  1 drivers
v00000227a32f6180_0 .net *"_ivl_18", 0 0, L_00000227a331f3f0;  1 drivers
L_00000227a3320188 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000227a32f64a0_0 .net/2u *"_ivl_2", 6 0, L_00000227a3320188;  1 drivers
v00000227a32f6720_0 .net *"_ivl_20", 0 0, L_00000227a331f0d0;  1 drivers
v00000227a32eb510_0 .net *"_ivl_23", 0 0, L_00000227a33045c0;  1 drivers
v00000227a32fb490_0 .net *"_ivl_25", 0 0, L_00000227a3378010;  1 drivers
L_00000227a33202a8 .functor BUFT 1, C4<1010000>, C4<0>, C4<0>, C4<0>;
v00000227a32fba30_0 .net/2u *"_ivl_26", 6 0, L_00000227a33202a8;  1 drivers
v00000227a32fb530_0 .net *"_ivl_28", 0 0, L_00000227a331e950;  1 drivers
v00000227a32fc390_0 .net *"_ivl_30", 0 0, L_00000227a331deb0;  1 drivers
v00000227a32fb710_0 .net *"_ivl_33", 0 0, L_00000227a33777c0;  1 drivers
v00000227a32fb350_0 .net *"_ivl_35", 0 0, L_00000227a3377ad0;  1 drivers
L_00000227a33202f0 .functor BUFT 1, C4<1010001>, C4<0>, C4<0>, C4<0>;
v00000227a32fb0d0_0 .net/2u *"_ivl_36", 6 0, L_00000227a33202f0;  1 drivers
v00000227a32fc6b0_0 .net *"_ivl_38", 0 0, L_00000227a331f2b0;  1 drivers
v00000227a32fbd50_0 .net *"_ivl_4", 0 0, L_00000227a331e630;  1 drivers
v00000227a32faf90_0 .net *"_ivl_40", 0 0, L_00000227a331e090;  1 drivers
v00000227a32fc750_0 .net *"_ivl_43", 0 0, L_00000227a3377c20;  1 drivers
v00000227a32fbdf0_0 .net *"_ivl_45", 0 0, L_00000227a3377600;  1 drivers
L_00000227a3320338 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000227a32fcbb0_0 .net/2u *"_ivl_46", 6 0, L_00000227a3320338;  1 drivers
v00000227a32fcc50_0 .net *"_ivl_48", 0 0, L_00000227a331de10;  1 drivers
v00000227a32fb170_0 .net *"_ivl_51", 0 0, L_00000227a3377ec0;  1 drivers
L_00000227a3320380 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v00000227a32fca70_0 .net/2u *"_ivl_52", 6 0, L_00000227a3320380;  1 drivers
v00000227a32fcd90_0 .net *"_ivl_54", 0 0, L_00000227a331e6d0;  1 drivers
v00000227a32fc9d0_0 .net *"_ivl_57", 0 0, L_00000227a3377b40;  1 drivers
L_00000227a33203c8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000227a32fc7f0_0 .net/2u *"_ivl_58", 6 0, L_00000227a33203c8;  1 drivers
L_00000227a33201d0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000227a32fcb10_0 .net/2u *"_ivl_6", 1 0, L_00000227a33201d0;  1 drivers
v00000227a32fb3f0_0 .net *"_ivl_60", 0 0, L_00000227a331e1d0;  1 drivers
v00000227a32fc610_0 .net *"_ivl_63", 0 0, L_00000227a3377fa0;  1 drivers
L_00000227a3320410 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000227a32fb7b0_0 .net/2u *"_ivl_64", 1 0, L_00000227a3320410;  1 drivers
L_00000227a3320458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000227a32fccf0_0 .net/2u *"_ivl_66", 1 0, L_00000227a3320458;  1 drivers
v00000227a32fb030_0 .net *"_ivl_68", 1 0, L_00000227a331df50;  1 drivers
v00000227a32fbf30_0 .net *"_ivl_70", 1 0, L_00000227a331e9f0;  1 drivers
L_00000227a3320218 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000227a32fc890_0 .net/2u *"_ivl_8", 6 0, L_00000227a3320218;  1 drivers
v00000227a32faef0_0 .net "exception_flag", 0 0, L_00000227a331e130;  alias, 1 drivers
v00000227a32fb210_0 .net "opcode", 6 0, v00000227a3301430_0;  alias, 1 drivers
v00000227a32fb850_0 .net "rst", 0 0, v00000227a331d370_0;  alias, 1 drivers
L_00000227a331e630 .cmp/eq 7, v00000227a3301430_0, L_00000227a3320188;
L_00000227a331f350 .cmp/eq 7, v00000227a3301430_0, L_00000227a3320218;
L_00000227a331e8b0 .cmp/eq 32, v00000227a32fb5d0_0, v00000227a32fbad0_0;
L_00000227a331f3f0 .cmp/eq 7, v00000227a3301430_0, L_00000227a3320260;
L_00000227a331f0d0 .cmp/ne 32, v00000227a32fb5d0_0, v00000227a32fbad0_0;
L_00000227a331e950 .cmp/eq 7, v00000227a3301430_0, L_00000227a33202a8;
L_00000227a331deb0 .cmp/gt.s 32, v00000227a32fbad0_0, v00000227a32fb5d0_0;
L_00000227a331f2b0 .cmp/eq 7, v00000227a3301430_0, L_00000227a33202f0;
L_00000227a331e090 .cmp/ge.s 32, v00000227a32fb5d0_0, v00000227a32fbad0_0;
L_00000227a331de10 .cmp/eq 7, v00000227a3301430_0, L_00000227a3320338;
L_00000227a331e6d0 .cmp/eq 7, v00000227a3301430_0, L_00000227a3320380;
L_00000227a331e1d0 .cmp/eq 7, v00000227a3301430_0, L_00000227a33203c8;
L_00000227a331df50 .functor MUXZ 2, L_00000227a3320458, L_00000227a3320410, L_00000227a3377fa0, C4<>;
L_00000227a331e9f0 .functor MUXZ 2, L_00000227a331df50, L_00000227a33201d0, L_00000227a331e630, C4<>;
L_00000227a331ea90 .functor MUXZ 2, L_00000227a331e9f0, L_00000227a3320140, L_00000227a331e130, C4<>;
S_00000227a32f9fa0 .scope module, "comp_mux_oper1" "MUX_4x1" 15 35, 11 1 0, S_00000227a315f870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000227a32760a0 .param/l "bit_width" 0 11 2, +C4<00000000000000000000000000100000>;
v00000227a32fc570_0 .net "ina", 31 0, v00000227a32e90c0_0;  alias, 1 drivers
v00000227a32fbcb0_0 .net "inb", 31 0, v00000227a331a960_0;  alias, 1 drivers
v00000227a32fb2b0_0 .net "inc", 31 0, v00000227a3317260_0;  alias, 1 drivers
v00000227a32fb8f0_0 .net "ind", 31 0, L_00000227a3304320;  alias, 1 drivers
v00000227a32fb5d0_0 .var "out", 31 0;
v00000227a32fb670_0 .net "sel", 1 0, v00000227a32ead90_0;  alias, 1 drivers
E_00000227a32763a0/0 .event anyedge, v00000227a32ead90_0, v00000227a32ea060_0, v00000227a32ea100_0, v00000227a32e9340_0;
E_00000227a32763a0/1 .event anyedge, v00000227a32f7120_0;
E_00000227a32763a0 .event/or E_00000227a32763a0/0, E_00000227a32763a0/1;
S_00000227a32f9af0 .scope module, "comp_mux_oper2" "MUX_4x1" 15 36, 11 1 0, S_00000227a315f870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000227a3276120 .param/l "bit_width" 0 11 2, +C4<00000000000000000000000000100000>;
v00000227a32fbfd0_0 .net "ina", 31 0, v00000227a32e90c0_0;  alias, 1 drivers
v00000227a32fc4d0_0 .net "inb", 31 0, v00000227a331a960_0;  alias, 1 drivers
v00000227a32fbe90_0 .net "inc", 31 0, v00000227a3317260_0;  alias, 1 drivers
v00000227a32fb990_0 .net "ind", 31 0, L_00000227a3304470;  alias, 1 drivers
v00000227a32fbad0_0 .var "out", 31 0;
v00000227a32fbb70_0 .net "sel", 1 0, v00000227a32eaf70_0;  alias, 1 drivers
E_00000227a32762a0/0 .event anyedge, v00000227a32eaf70_0, v00000227a32ea060_0, v00000227a32ea100_0, v00000227a32e9340_0;
E_00000227a32762a0/1 .event anyedge, v00000227a32f5be0_0;
E_00000227a32762a0 .event/or E_00000227a32762a0/0, E_00000227a32762a0/1;
S_00000227a32fa770 .scope module, "cu" "control_unit" 15 41, 18 2 0, S_00000227a315f870;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_00000227a32fceb0 .param/l "add" 0 6 3, C4<0100000>;
P_00000227a32fcee8 .param/l "addi" 0 6 3, C4<1001000>;
P_00000227a32fcf20 .param/l "addu" 0 6 3, C4<0100001>;
P_00000227a32fcf58 .param/l "and_" 0 6 3, C4<0100100>;
P_00000227a32fcf90 .param/l "andi" 0 6 3, C4<1001100>;
P_00000227a32fcfc8 .param/l "beq" 0 6 4, C4<1000100>;
P_00000227a32fd000 .param/l "bge" 0 6 4, C4<1010001>;
P_00000227a32fd038 .param/l "blt" 0 6 4, C4<1010000>;
P_00000227a32fd070 .param/l "bne" 0 6 4, C4<1000101>;
P_00000227a32fd0a8 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_00000227a32fd0e0 .param/l "j" 0 6 5, C4<1000010>;
P_00000227a32fd118 .param/l "jal" 0 6 5, C4<1000011>;
P_00000227a32fd150 .param/l "jr" 0 6 5, C4<0001000>;
P_00000227a32fd188 .param/l "lw" 0 6 4, C4<1100011>;
P_00000227a32fd1c0 .param/l "nor_" 0 6 4, C4<0100111>;
P_00000227a32fd1f8 .param/l "or_" 0 6 3, C4<0100101>;
P_00000227a32fd230 .param/l "ori" 0 6 3, C4<1001101>;
P_00000227a32fd268 .param/l "sll" 0 6 4, C4<0000000>;
P_00000227a32fd2a0 .param/l "slt" 0 6 5, C4<0101010>;
P_00000227a32fd2d8 .param/l "srl" 0 6 4, C4<0000010>;
P_00000227a32fd310 .param/l "sub" 0 6 3, C4<0100010>;
P_00000227a32fd348 .param/l "subu" 0 6 3, C4<0100011>;
P_00000227a32fd380 .param/l "sw" 0 6 4, C4<1101011>;
P_00000227a32fd3b8 .param/l "xor_" 0 6 3, C4<0100110>;
P_00000227a32fd3f0 .param/l "xori" 0 6 4, C4<1001110>;
v00000227a32fbc10_0 .var "memread", 0 0;
v00000227a32fc250_0 .var "memwrite", 0 0;
v00000227a32fc070_0 .net "opcode", 6 0, v00000227a3301430_0;  alias, 1 drivers
v00000227a32fc110_0 .var "regwrite", 0 0;
E_00000227a32758e0 .event anyedge, v00000227a328d420_0;
S_00000227a32f9960 .scope module, "immed_gen" "Immed_Gen_unit" 15 27, 19 2 0, S_00000227a315f870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000227a32fd430 .param/l "add" 0 6 3, C4<0100000>;
P_00000227a32fd468 .param/l "addi" 0 6 3, C4<1001000>;
P_00000227a32fd4a0 .param/l "addu" 0 6 3, C4<0100001>;
P_00000227a32fd4d8 .param/l "and_" 0 6 3, C4<0100100>;
P_00000227a32fd510 .param/l "andi" 0 6 3, C4<1001100>;
P_00000227a32fd548 .param/l "beq" 0 6 4, C4<1000100>;
P_00000227a32fd580 .param/l "bge" 0 6 4, C4<1010001>;
P_00000227a32fd5b8 .param/l "blt" 0 6 4, C4<1010000>;
P_00000227a32fd5f0 .param/l "bne" 0 6 4, C4<1000101>;
P_00000227a32fd628 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_00000227a32fd660 .param/l "j" 0 6 5, C4<1000010>;
P_00000227a32fd698 .param/l "jal" 0 6 5, C4<1000011>;
P_00000227a32fd6d0 .param/l "jr" 0 6 5, C4<0001000>;
P_00000227a32fd708 .param/l "lw" 0 6 4, C4<1100011>;
P_00000227a32fd740 .param/l "nor_" 0 6 4, C4<0100111>;
P_00000227a32fd778 .param/l "or_" 0 6 3, C4<0100101>;
P_00000227a32fd7b0 .param/l "ori" 0 6 3, C4<1001101>;
P_00000227a32fd7e8 .param/l "sll" 0 6 4, C4<0000000>;
P_00000227a32fd820 .param/l "slt" 0 6 5, C4<0101010>;
P_00000227a32fd858 .param/l "srl" 0 6 4, C4<0000010>;
P_00000227a32fd890 .param/l "sub" 0 6 3, C4<0100010>;
P_00000227a32fd8c8 .param/l "subu" 0 6 3, C4<0100011>;
P_00000227a32fd900 .param/l "sw" 0 6 4, C4<1101011>;
P_00000227a32fd938 .param/l "xor_" 0 6 3, C4<0100110>;
P_00000227a32fd970 .param/l "xori" 0 6 4, C4<1001110>;
v00000227a32fc1b0_0 .var "Immed", 31 0;
v00000227a32fc2f0_0 .net "Inst", 31 0, v00000227a3301390_0;  alias, 1 drivers
v00000227a32fc430_0 .net "opcode", 6 0, v00000227a3301430_0;  alias, 1 drivers
E_00000227a32757e0 .event anyedge, v00000227a328d420_0, v00000227a32f5500_0;
S_00000227a32f9e10 .scope module, "reg_file" "REG_FILE" 15 25, 20 2 0, S_00000227a315f870;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_00000227a32761a0 .param/l "bit_width" 0 20 3, +C4<00000000000000000000000000100000>;
L_00000227a3304320 .functor BUFZ 32, L_00000227a331ee50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000227a3304470 .functor BUFZ 32, L_00000227a331e450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000227a32ff450_0 .net *"_ivl_0", 31 0, L_00000227a331ee50;  1 drivers
v00000227a32fe190_0 .net *"_ivl_10", 6 0, L_00000227a331e4f0;  1 drivers
L_00000227a3320020 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000227a3300030_0 .net *"_ivl_13", 1 0, L_00000227a3320020;  1 drivers
v00000227a32ff270_0 .net *"_ivl_2", 6 0, L_00000227a331e3b0;  1 drivers
L_00000227a331ffd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000227a33000d0_0 .net *"_ivl_5", 1 0, L_00000227a331ffd8;  1 drivers
v00000227a32fea50_0 .net *"_ivl_8", 31 0, L_00000227a331e450;  1 drivers
v00000227a32ffa90_0 .net "clk", 0 0, L_00000227a3304b00;  alias, 1 drivers
v00000227a32ff310_0 .var/i "i", 31 0;
v00000227a32ff6d0_0 .net "rd_data1", 31 0, L_00000227a3304320;  alias, 1 drivers
v00000227a32fdbf0_0 .net "rd_data2", 31 0, L_00000227a3304470;  alias, 1 drivers
v00000227a32fecd0_0 .net "rd_reg1", 4 0, v00000227a33005d0_0;  alias, 1 drivers
v00000227a32ff590_0 .net "rd_reg2", 4 0, v00000227a33014d0_0;  alias, 1 drivers
v00000227a32ff630 .array "reg_file", 0 31, 31 0;
v00000227a3300170_0 .net "reg_wr", 0 0, v00000227a3317760_0;  alias, 1 drivers
v00000227a32ffb30_0 .net "rst", 0 0, v00000227a331d370_0;  alias, 1 drivers
v00000227a32fec30_0 .net "wr_data", 31 0, v00000227a3317260_0;  alias, 1 drivers
v00000227a32fe230_0 .net "wr_reg", 4 0, v00000227a3319420_0;  alias, 1 drivers
E_00000227a3275ea0 .event posedge, v00000227a32e86c0_0, v00000227a32e89e0_0;
L_00000227a331ee50 .array/port v00000227a32ff630, L_00000227a331e3b0;
L_00000227a331e3b0 .concat [ 5 2 0 0], v00000227a33005d0_0, L_00000227a331ffd8;
L_00000227a331e450 .array/port v00000227a32ff630, L_00000227a331e4f0;
L_00000227a331e4f0 .concat [ 5 2 0 0], v00000227a33014d0_0, L_00000227a3320020;
S_00000227a32f9c80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 20 44, 20 44 0, S_00000227a32f9e10;
 .timescale 0 0;
v00000227a32fff90_0 .var/i "i", 31 0;
S_00000227a32fa130 .scope module, "target_addr_mux" "MUX_8x1" 15 30, 12 3 0, S_00000227a315f870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000227a3275720 .param/l "bit_with" 0 12 4, +C4<00000000000000000000000000100000>;
v00000227a32fe2d0_0 .net "ina", 31 0, v00000227a32e90c0_0;  alias, 1 drivers
v00000227a32ff1d0_0 .net "inb", 31 0, v00000227a331a960_0;  alias, 1 drivers
v00000227a32fdab0_0 .net "inc", 31 0, v00000227a3317260_0;  alias, 1 drivers
v00000227a32fe0f0_0 .net "ind", 31 0, L_00000227a3304320;  alias, 1 drivers
v00000227a32fe370_0 .net "ine", 31 0, v00000227a3301110_0;  alias, 1 drivers
L_00000227a3320068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000227a32fda10_0 .net "inf", 31 0, L_00000227a3320068;  1 drivers
L_00000227a33200b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000227a32fdb50_0 .net "ing", 31 0, L_00000227a33200b0;  1 drivers
L_00000227a33200f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000227a32fdfb0_0 .net "inh", 31 0, L_00000227a33200f8;  1 drivers
v00000227a32ffc70_0 .var "out", 31 0;
v00000227a32fe550_0 .net "sel", 2 0, v00000227a32f6220_0;  alias, 1 drivers
E_00000227a32757a0/0 .event anyedge, v00000227a32f6220_0, v00000227a32ea060_0, v00000227a32ea100_0, v00000227a32e9340_0;
E_00000227a32757a0/1 .event anyedge, v00000227a32f7120_0, v00000227a328d6a0_0, v00000227a32fda10_0, v00000227a32fdb50_0;
E_00000227a32757a0/2 .event anyedge, v00000227a32fdfb0_0;
E_00000227a32757a0 .event/or E_00000227a32757a0/0, E_00000227a32757a0/1, E_00000227a32757a0/2;
S_00000227a32fa2c0 .scope module, "if_id_buffer" "IF_ID_buffer" 4 56, 21 1 0, S_00000227a3293a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000227a33039d0 .param/l "add" 0 21 13, C4<0100000>;
P_00000227a3303a08 .param/l "addi" 0 21 13, C4<1001000>;
P_00000227a3303a40 .param/l "addu" 0 21 13, C4<0100001>;
P_00000227a3303a78 .param/l "and_" 0 21 13, C4<0100100>;
P_00000227a3303ab0 .param/l "andi" 0 21 13, C4<1001100>;
P_00000227a3303ae8 .param/l "beq" 0 21 14, C4<1000100>;
P_00000227a3303b20 .param/l "bge" 0 21 14, C4<1010001>;
P_00000227a3303b58 .param/l "blt" 0 21 14, C4<1010000>;
P_00000227a3303b90 .param/l "bne" 0 21 14, C4<1000101>;
P_00000227a3303bc8 .param/l "hlt_inst" 0 21 15, C4<1111111>;
P_00000227a3303c00 .param/l "j" 0 21 15, C4<1000010>;
P_00000227a3303c38 .param/l "jal" 0 21 15, C4<1000011>;
P_00000227a3303c70 .param/l "jr" 0 21 15, C4<0001000>;
P_00000227a3303ca8 .param/l "lw" 0 21 14, C4<1100011>;
P_00000227a3303ce0 .param/l "nor_" 0 21 14, C4<0100111>;
P_00000227a3303d18 .param/l "or_" 0 21 13, C4<0100101>;
P_00000227a3303d50 .param/l "ori" 0 21 13, C4<1001101>;
P_00000227a3303d88 .param/l "sll" 0 21 14, C4<0000000>;
P_00000227a3303dc0 .param/l "slt" 0 21 15, C4<0101010>;
P_00000227a3303df8 .param/l "srl" 0 21 14, C4<0000010>;
P_00000227a3303e30 .param/l "sub" 0 21 13, C4<0100010>;
P_00000227a3303e68 .param/l "subu" 0 21 13, C4<0100011>;
P_00000227a3303ea0 .param/l "sw" 0 21 14, C4<1101011>;
P_00000227a3303ed8 .param/l "xor_" 0 21 13, C4<0100110>;
P_00000227a3303f10 .param/l "xori" 0 21 14, C4<1001110>;
v00000227a3301390_0 .var "ID_INST", 31 0;
v00000227a3301110_0 .var "ID_PC", 31 0;
v00000227a3301430_0 .var "ID_opcode", 6 0;
v00000227a3301750_0 .var "ID_rd_ind", 4 0;
v00000227a33005d0_0 .var "ID_rs1_ind", 4 0;
v00000227a33014d0_0 .var "ID_rs2_ind", 4 0;
v00000227a3301610_0 .net "IF_FLUSH", 0 0, L_00000227a3320650;  alias, 1 drivers
v00000227a3301070_0 .net "IF_INST", 31 0, L_00000227a33042b0;  alias, 1 drivers
v00000227a33007b0_0 .net "IF_PC", 31 0, v00000227a33002b0_0;  alias, 1 drivers
v00000227a3300990_0 .net "clk", 0 0, L_00000227a3304b00;  alias, 1 drivers
v00000227a3300670_0 .net "if_id_Write", 0 0, v00000227a32f6ea0_0;  alias, 1 drivers
v00000227a3300b70_0 .net "rst", 0 0, v00000227a331d370_0;  alias, 1 drivers
S_00000227a32fa5e0 .scope module, "if_stage" "IF_stage" 4 51, 22 1 0, S_00000227a3293a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pfc";
    .port_info 1 /INPUT 2 "pc_src";
    .port_info 2 /INOUT 32 "inst_mem_in";
    .port_info 3 /INPUT 1 "pc_write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "inst";
    .port_info 6 /INPUT 1 "rst";
P_00000227a3276220 .param/l "handler_addr" 0 22 2, C4<00000000000000000000000011111110>;
v00000227a3300ad0_0 .net "clk", 0 0, L_00000227a3304b00;  alias, 1 drivers
v00000227a3300c10_0 .net "inst", 31 0, L_00000227a33042b0;  alias, 1 drivers
v00000227a331ac80_0 .net "inst_mem_in", 31 0, v00000227a33002b0_0;  alias, 1 drivers
v00000227a3319ce0_0 .net "pc_next", 31 0, L_00000227a331e810;  1 drivers
v00000227a331a320_0 .net "pc_reg_in", 31 0, v00000227a3300a30_0;  1 drivers
v00000227a3319880_0 .net "pc_src", 1 0, L_00000227a331ea90;  alias, 1 drivers
v00000227a331ad20_0 .net "pc_write", 0 0, v00000227a32f6400_0;  alias, 1 drivers
v00000227a3319b00_0 .net "pfc", 31 0, L_00000227a331ef90;  alias, 1 drivers
v00000227a331abe0_0 .net "rst", 0 0, v00000227a331d370_0;  alias, 1 drivers
S_00000227a3306590 .scope module, "inst_mem" "IM" 22 20, 23 1 0, S_00000227a32fa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000227a32764e0 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_00000227a33042b0 .functor BUFZ 32, L_00000227a331f210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000227a3301250_0 .net "Data_Out", 31 0, L_00000227a33042b0;  alias, 1 drivers
v00000227a3300e90 .array "InstMem", 0 255, 31 0;
v00000227a3300df0_0 .net *"_ivl_0", 31 0, L_00000227a331f210;  1 drivers
v00000227a33017f0_0 .net "addr", 31 0, v00000227a33002b0_0;  alias, 1 drivers
L_00000227a331f210 .array/port v00000227a3300e90, v00000227a33002b0_0;
S_00000227a33055f0 .scope module, "new_PC" "Branch_or_Jump_TargGen" 22 22, 24 2 0, S_00000227a32fa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_00000227a3276260 .param/l "bit_width" 0 24 3, +C4<00000000000000000000000000100000>;
L_00000227a331ff90 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000227a33012f0_0 .net "Immed", 31 0, L_00000227a331ff90;  1 drivers
v00000227a3301570_0 .net "PC", 31 0, v00000227a33002b0_0;  alias, 1 drivers
v00000227a33016b0_0 .net "targ_addr", 31 0, L_00000227a331e810;  alias, 1 drivers
L_00000227a331e810 .arith/sum 32, v00000227a33002b0_0, L_00000227a331ff90;
S_00000227a3306720 .scope module, "pc_reg" "PC_register" 22 18, 25 2 0, S_00000227a32fa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000227a3275be0 .param/l "initialaddr" 0 25 11, +C4<11111111111111111111111111111111>;
v00000227a3301890_0 .net "PC_Write", 0 0, v00000227a32f6400_0;  alias, 1 drivers
v00000227a3300210_0 .net "addr_in", 31 0, v00000227a3300a30_0;  alias, 1 drivers
v00000227a33002b0_0 .var "addr_out", 31 0;
v00000227a3300490_0 .net "clk", 0 0, L_00000227a3304b00;  alias, 1 drivers
v00000227a3300f30_0 .net "rst", 0 0, v00000227a331d370_0;  alias, 1 drivers
S_00000227a3306270 .scope module, "pc_src_mux" "MUX_4x1" 22 16, 11 1 0, S_00000227a32fa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000227a32762e0 .param/l "bit_width" 0 11 2, +C4<00000000000000000000000000100000>;
v00000227a3300530_0 .net "ina", 31 0, L_00000227a331e810;  alias, 1 drivers
L_00000227a331ff48 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v00000227a3300710_0 .net "inb", 31 0, L_00000227a331ff48;  1 drivers
v00000227a3300850_0 .net "inc", 31 0, L_00000227a331ef90;  alias, 1 drivers
v00000227a33008f0_0 .net "ind", 31 0, v00000227a33002b0_0;  alias, 1 drivers
v00000227a3300a30_0 .var "out", 31 0;
v00000227a3300d50_0 .net "sel", 1 0, L_00000227a331ea90;  alias, 1 drivers
E_00000227a3275520/0 .event anyedge, v00000227a32f5960_0, v00000227a33016b0_0, v00000227a3300710_0, v00000227a32fe7d0_0;
E_00000227a3275520/1 .event anyedge, v00000227a33007b0_0;
E_00000227a3275520 .event/or E_00000227a3275520/0, E_00000227a3275520/1;
S_00000227a33068b0 .scope module, "mem_stage" "MEM_stage" 4 93, 26 3 0, S_00000227a3293a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /OUTPUT 32 "forwarded_data";
    .port_info 7 /INPUT 1 "clk";
v00000227a3319ec0_0 .net "addr", 31 0, v00000227a32e88a0_0;  alias, 1 drivers
v00000227a331ab40_0 .net "clk", 0 0, L_00000227a3304b00;  alias, 1 drivers
v00000227a331adc0_0 .net "forwarded_data", 31 0, v00000227a331a960_0;  alias, 1 drivers
v00000227a331ae60_0 .net "mem_out", 31 0, L_00000227a3377bb0;  alias, 1 drivers
v00000227a33197e0_0 .net "mem_read", 0 0, v00000227a32e9840_0;  alias, 1 drivers
v00000227a3319920_0 .net "mem_write", 0 0, v00000227a32e8f80_0;  alias, 1 drivers
v00000227a331a3c0_0 .net "reg_write", 0 0, v00000227a32e8d00_0;  alias, 1 drivers
v00000227a33199c0_0 .net "wdata", 31 0, v00000227a32e93e0_0;  alias, 1 drivers
S_00000227a3306400 .scope module, "data_mem" "DM" 26 13, 27 1 0, S_00000227a33068b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_00000227a3276320 .param/l "bit_width" 0 27 3, +C4<00000000000000000000000000100000>;
L_00000227a3377bb0 .functor BUFZ 32, L_00000227a3382d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000227a331a640_0 .net "Data_In", 31 0, v00000227a32e93e0_0;  alias, 1 drivers
v00000227a331a820_0 .net "Data_Out", 31 0, L_00000227a3377bb0;  alias, 1 drivers
v00000227a331a8c0_0 .net "WR", 0 0, v00000227a32e8f80_0;  alias, 1 drivers
v00000227a331a000_0 .net *"_ivl_0", 31 0, L_00000227a3382d20;  1 drivers
v00000227a3319ba0_0 .net "addr", 31 0, v00000227a32e88a0_0;  alias, 1 drivers
v00000227a3319a60_0 .net "clk", 0 0, L_00000227a3304b00;  alias, 1 drivers
v00000227a331a6e0 .array "data_mem", 0 255, 31 0;
E_00000227a3275620 .event posedge, v00000227a32e89e0_0;
L_00000227a3382d20 .array/port v00000227a331a6e0, v00000227a32e88a0_0;
S_00000227a3304fb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 27 24, 27 24 0, S_00000227a3306400;
 .timescale 0 0;
v00000227a331aa00_0 .var/i "i", 31 0;
S_00000227a3305140 .scope module, "forward_mux" "MUX_2x1" 26 15, 28 1 0, S_00000227a33068b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000227a331aaa0_0 .net "ina", 31 0, v00000227a32e88a0_0;  alias, 1 drivers
v00000227a331a780_0 .net "inb", 31 0, L_00000227a3377bb0;  alias, 1 drivers
v00000227a331a960_0 .var "out", 31 0;
v00000227a3319c40_0 .net "sel", 0 0, v00000227a32e9840_0;  alias, 1 drivers
E_00000227a3275960 .event anyedge, v00000227a32e9840_0, v00000227a32e88a0_0, v00000227a331a820_0;
S_00000227a3305910 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 4 100, 29 2 0, S_00000227a3293a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_00000227a331af90 .param/l "add" 0 6 3, C4<0100000>;
P_00000227a331afc8 .param/l "addi" 0 6 3, C4<1001000>;
P_00000227a331b000 .param/l "addu" 0 6 3, C4<0100001>;
P_00000227a331b038 .param/l "and_" 0 6 3, C4<0100100>;
P_00000227a331b070 .param/l "andi" 0 6 3, C4<1001100>;
P_00000227a331b0a8 .param/l "beq" 0 6 4, C4<1000100>;
P_00000227a331b0e0 .param/l "bge" 0 6 4, C4<1010001>;
P_00000227a331b118 .param/l "blt" 0 6 4, C4<1010000>;
P_00000227a331b150 .param/l "bne" 0 6 4, C4<1000101>;
P_00000227a331b188 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_00000227a331b1c0 .param/l "j" 0 6 5, C4<1000010>;
P_00000227a331b1f8 .param/l "jal" 0 6 5, C4<1000011>;
P_00000227a331b230 .param/l "jr" 0 6 5, C4<0001000>;
P_00000227a331b268 .param/l "lw" 0 6 4, C4<1100011>;
P_00000227a331b2a0 .param/l "nor_" 0 6 4, C4<0100111>;
P_00000227a331b2d8 .param/l "or_" 0 6 3, C4<0100101>;
P_00000227a331b310 .param/l "ori" 0 6 3, C4<1001101>;
P_00000227a331b348 .param/l "sll" 0 6 4, C4<0000000>;
P_00000227a331b380 .param/l "slt" 0 6 5, C4<0101010>;
P_00000227a331b3b8 .param/l "srl" 0 6 4, C4<0000010>;
P_00000227a331b3f0 .param/l "sub" 0 6 3, C4<0100010>;
P_00000227a331b428 .param/l "subu" 0 6 3, C4<0100011>;
P_00000227a331b460 .param/l "sw" 0 6 4, C4<1101011>;
P_00000227a331b498 .param/l "xor_" 0 6 3, C4<0100110>;
P_00000227a331b4d0 .param/l "xori" 0 6 4, C4<1001110>;
v00000227a3319d80_0 .net "MEM_ALU_OUT", 31 0, v00000227a32e88a0_0;  alias, 1 drivers
v00000227a3319e20_0 .net "MEM_Data_mem_out", 31 0, L_00000227a3377bb0;  alias, 1 drivers
v00000227a3319f60_0 .net "MEM_FLUSH", 0 0, L_00000227a3304da0;  alias, 1 drivers
v00000227a331a0a0_0 .net "MEM_INST", 31 0, v00000227a32ea2e0_0;  alias, 1 drivers
v00000227a331a140_0 .net "MEM_PC", 31 0, v00000227a32e97a0_0;  alias, 1 drivers
v00000227a331a1e0_0 .net "MEM_memread", 0 0, v00000227a32e9840_0;  alias, 1 drivers
v00000227a331a460_0 .net "MEM_memwrite", 0 0, v00000227a32e8f80_0;  alias, 1 drivers
v00000227a331a500_0 .net "MEM_opcode", 6 0, v00000227a32e9ac0_0;  alias, 1 drivers
v00000227a331a280_0 .net "MEM_rd_ind", 4 0, v00000227a32e8ee0_0;  alias, 1 drivers
v00000227a331a5a0_0 .net "MEM_regwrite", 0 0, v00000227a32e8d00_0;  alias, 1 drivers
v00000227a33180c0_0 .net "MEM_rs1_ind", 4 0, v00000227a32e8800_0;  alias, 1 drivers
v00000227a33194c0_0 .net "MEM_rs2", 31 0, v00000227a32e93e0_0;  alias, 1 drivers
v00000227a33171c0_0 .net "MEM_rs2_ind", 4 0, v00000227a32e9200_0;  alias, 1 drivers
v00000227a33182a0_0 .var "WB_ALU_OUT", 31 0;
v00000227a33185c0_0 .var "WB_Data_mem_out", 31 0;
v00000227a3319600_0 .var "WB_INST", 31 0;
v00000227a3316fe0_0 .var "WB_PC", 31 0;
v00000227a3318840_0 .var "WB_memread", 0 0;
v00000227a3318340_0 .var "WB_memwrite", 0 0;
v00000227a3319740_0 .var "WB_opcode", 6 0;
v00000227a3319420_0 .var "WB_rd_ind", 4 0;
v00000227a3317760_0 .var "WB_regwrite", 0 0;
v00000227a3317e40_0 .var "WB_rs1_ind", 4 0;
v00000227a3317120_0 .var "WB_rs2", 31 0;
v00000227a3318a20_0 .var "WB_rs2_ind", 4 0;
v00000227a3318c00_0 .net "clk", 0 0, L_00000227a3304b00;  alias, 1 drivers
v00000227a33183e0_0 .var "hlt", 0 0;
v00000227a3318ac0_0 .net "rst", 0 0, v00000227a331d370_0;  alias, 1 drivers
S_00000227a3305dc0 .scope module, "wb_stage" "WB_stage" 4 105, 30 3 0, S_00000227a3293a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v00000227a3317ee0_0 .net "alu_out", 31 0, v00000227a33182a0_0;  alias, 1 drivers
v00000227a3317580_0 .net "mem_out", 31 0, v00000227a33185c0_0;  alias, 1 drivers
v00000227a3319100_0 .net "mem_read", 0 0, v00000227a3318840_0;  alias, 1 drivers
v00000227a3317440_0 .net "wdata_to_reg_file", 31 0, v00000227a3317260_0;  alias, 1 drivers
S_00000227a3306a40 .scope module, "wb_mux" "MUX_2x1" 30 13, 28 1 0, S_00000227a3305dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000227a3319380_0 .net "ina", 31 0, v00000227a33182a0_0;  alias, 1 drivers
v00000227a3318b60_0 .net "inb", 31 0, v00000227a33185c0_0;  alias, 1 drivers
v00000227a3317260_0 .var "out", 31 0;
v00000227a3318660_0 .net "sel", 0 0, v00000227a3318840_0;  alias, 1 drivers
E_00000227a3275a20 .event anyedge, v00000227a3318840_0, v00000227a33182a0_0, v00000227a33185c0_0;
    .scope S_00000227a310a380;
T_0 ;
    %wait E_00000227a3275e20;
    %load/vec4 v00000227a32eb8d0_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000227a32eb5b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000227a32eb010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v00000227a32ebbf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000227a32ebbf0_0;
    %load/vec4 v00000227a32eb970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000227a32eb5b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000227a32f6d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v00000227a32ebe70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v00000227a32ebe70_0;
    %load/vec4 v00000227a32eb970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000227a32eb5b0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000227a32eb5b0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v00000227a32eb8d0_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32eb8d0_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32eb8d0_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32eb8d0_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32eb8d0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32eb8d0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32eb8d0_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32eb8d0_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000227a32eb650_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v00000227a32eb8d0_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.19, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000227a32eb650_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v00000227a32eb010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.24, 10;
    %load/vec4 v00000227a32ebbf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.23, 9;
    %load/vec4 v00000227a32ebbf0_0;
    %load/vec4 v00000227a32eba10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000227a32eb650_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v00000227a32f6d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.28, 10;
    %load/vec4 v00000227a32ebe70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.27, 9;
    %load/vec4 v00000227a32ebe70_0;
    %load/vec4 v00000227a32eba10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000227a32eb650_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000227a32eb650_0, 0;
T_0.26 ;
T_0.22 ;
T_0.20 ;
T_0.11 ;
    %load/vec4 v00000227a32eb010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.32, 10;
    %load/vec4 v00000227a32ebbf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.31, 9;
    %load/vec4 v00000227a32ebbf0_0;
    %load/vec4 v00000227a32eba10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.29, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000227a32f7080_0, 0;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v00000227a32f6d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.36, 10;
    %load/vec4 v00000227a32ebe70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.35, 9;
    %load/vec4 v00000227a32ebe70_0;
    %load/vec4 v00000227a32eba10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000227a32f7080_0, 0;
    %jmp T_0.34;
T_0.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000227a32f7080_0, 0;
T_0.34 ;
T_0.30 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000227a310a380;
T_1 ;
    %wait E_00000227a3275d20;
    %load/vec4 v00000227a32ebb50_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000227a32ebab0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v00000227a32eb6f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v00000227a32ebd30_0;
    %load/vec4 v00000227a32eb6f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000227a32f6220_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000227a32eb010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.9, 10;
    %load/vec4 v00000227a32ebbf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v00000227a32ebd30_0;
    %load/vec4 v00000227a32ebbf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000227a32f6220_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000227a32f6d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v00000227a32ebe70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v00000227a32ebd30_0;
    %load/vec4 v00000227a32ebe70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000227a32f6220_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000227a32f6220_0, 0;
T_1.11 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000227a32ebb50_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32ebb50_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_1.16;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000227a32f6220_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000227a32f6220_0, 0;
T_1.15 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000227a310a380;
T_2 ;
    %wait E_00000227a32755a0;
    %load/vec4 v00000227a32ebab0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v00000227a32eb6f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000227a32ebd30_0;
    %load/vec4 v00000227a32eb6f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000227a32ead90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000227a32eb010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v00000227a32ebbf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v00000227a32ebd30_0;
    %load/vec4 v00000227a32ebbf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000227a32ead90_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000227a32f6d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.11, 10;
    %load/vec4 v00000227a32ebe70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v00000227a32ebd30_0;
    %load/vec4 v00000227a32ebe70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000227a32ead90_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000227a32ead90_0, 0;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %load/vec4 v00000227a32ebab0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.15, 10;
    %load/vec4 v00000227a32eb6f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v00000227a32ebdd0_0;
    %load/vec4 v00000227a32eb6f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000227a32eaf70_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000227a32eb010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.19, 10;
    %load/vec4 v00000227a32ebbf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v00000227a32ebdd0_0;
    %load/vec4 v00000227a32ebbf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000227a32eaf70_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v00000227a32f6d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.23, 10;
    %load/vec4 v00000227a32ebe70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.22, 9;
    %load/vec4 v00000227a32ebdd0_0;
    %load/vec4 v00000227a32ebe70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000227a32eaf70_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000227a32eaf70_0, 0;
T_2.21 ;
T_2.17 ;
T_2.13 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000227a3306270;
T_3 ;
    %wait E_00000227a3275520;
    %load/vec4 v00000227a3300d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v00000227a3300530_0;
    %store/vec4 v00000227a3300a30_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v00000227a3300710_0;
    %store/vec4 v00000227a3300a30_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v00000227a3300850_0;
    %store/vec4 v00000227a3300a30_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v00000227a33008f0_0;
    %store/vec4 v00000227a3300a30_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000227a3306720;
T_4 ;
    %wait E_00000227a3275ea0;
    %load/vec4 v00000227a3300f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000227a33002b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000227a3301890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000227a3300210_0;
    %assign/vec4 v00000227a33002b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000227a3306590;
T_5 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 385220612, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 1123418114, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 201326632, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 134217770, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 254, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 255, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a3300e90, 0, 4;
    %end;
    .thread T_5;
    .scope S_00000227a32fa2c0;
T_6 ;
    %wait E_00000227a3274c20;
    %load/vec4 v00000227a3300b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000227a3301430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000227a33005d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000227a33014d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000227a3301750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227a3301390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227a3301110_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000227a3300670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000227a3301610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000227a3301070_0;
    %assign/vec4 v00000227a3301390_0, 0;
    %load/vec4 v00000227a33007b0_0;
    %assign/vec4 v00000227a3301110_0, 0;
    %load/vec4 v00000227a3301070_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000227a3301070_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000227a3301430_0, 0;
    %load/vec4 v00000227a3301070_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000227a33014d0_0, 0;
    %load/vec4 v00000227a3301070_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000227a3301750_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000227a3301070_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000227a3301070_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v00000227a3301070_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000227a33005d0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v00000227a3301070_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000227a33005d0_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000227a3301070_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000227a3301430_0, 0;
    %load/vec4 v00000227a3301070_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000227a33005d0_0, 0;
    %load/vec4 v00000227a3301070_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000227a33014d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000227a3301070_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000227a3301750_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v00000227a3301070_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000227a3301750_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000227a3301430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000227a33005d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000227a33014d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000227a3301750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227a3301390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227a3301110_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000227a32f9e10;
T_7 ;
    %wait E_00000227a3275ea0;
    %load/vec4 v00000227a32ffb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000227a32ff310_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000227a32ff310_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000227a32ff310_0;
    %store/vec4a v00000227a32ff630, 4, 0;
    %load/vec4 v00000227a32ff310_0;
    %addi 1, 0, 32;
    %store/vec4 v00000227a32ff310_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000227a32fe230_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v00000227a3300170_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000227a32fec30_0;
    %load/vec4 v00000227a32fe230_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a32ff630, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227a32ff630, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000227a32f9e10;
T_8 ;
    %delay 20005, 0;
    %vpi_call 20 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_00000227a32f9c80;
    %jmp t_0;
    .scope S_00000227a32f9c80;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000227a32fff90_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000227a32fff90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v00000227a32fff90_0;
    %load/vec4a v00000227a32ff630, 4;
    %ix/getv/s 4, v00000227a32fff90_0;
    %load/vec4a v00000227a32ff630, 4;
    %vpi_call 20 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v00000227a32fff90_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000227a32fff90_0;
    %subi 1, 0, 32;
    %store/vec4 v00000227a32fff90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_00000227a32f9e10;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_00000227a32f9960;
T_9 ;
    %wait E_00000227a32757e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000227a32fc1b0_0, 0, 32;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000227a32fc2f0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000227a32fc1b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000227a32fc430_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000227a32fc2f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000227a32fc1b0_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000227a32fc2f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000227a32fc1b0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.19;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000227a32fc430_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v00000227a32fc2f0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000227a32fc2f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000227a32fc1b0_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000227a32fa130;
T_10 ;
    %wait E_00000227a32757a0;
    %load/vec4 v00000227a32fe550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v00000227a32fe2d0_0;
    %store/vec4 v00000227a32ffc70_0, 0, 32;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v00000227a32ff1d0_0;
    %store/vec4 v00000227a32ffc70_0, 0, 32;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v00000227a32fdab0_0;
    %store/vec4 v00000227a32ffc70_0, 0, 32;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v00000227a32fe0f0_0;
    %store/vec4 v00000227a32ffc70_0, 0, 32;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v00000227a32fe370_0;
    %store/vec4 v00000227a32ffc70_0, 0, 32;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v00000227a32fda10_0;
    %store/vec4 v00000227a32ffc70_0, 0, 32;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v00000227a32fdb50_0;
    %store/vec4 v00000227a32ffc70_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v00000227a32fdfb0_0;
    %store/vec4 v00000227a32ffc70_0, 0, 32;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000227a32f9fa0;
T_11 ;
    %wait E_00000227a32763a0;
    %load/vec4 v00000227a32fb670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v00000227a32fc570_0;
    %store/vec4 v00000227a32fb5d0_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v00000227a32fbcb0_0;
    %store/vec4 v00000227a32fb5d0_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v00000227a32fb2b0_0;
    %store/vec4 v00000227a32fb5d0_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v00000227a32fb8f0_0;
    %store/vec4 v00000227a32fb5d0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000227a32f9af0;
T_12 ;
    %wait E_00000227a32762a0;
    %load/vec4 v00000227a32fbb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v00000227a32fbfd0_0;
    %store/vec4 v00000227a32fbad0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v00000227a32fc4d0_0;
    %store/vec4 v00000227a32fbad0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v00000227a32fbe90_0;
    %store/vec4 v00000227a32fbad0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v00000227a32fb990_0;
    %store/vec4 v00000227a32fbad0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000227a32fa770;
T_13 ;
    %wait E_00000227a32758e0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v00000227a32fc250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a32fbc10_0, 0;
    %assign/vec4 v00000227a32fc110_0, 0;
    %load/vec4 v00000227a32fc070_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_13.7, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000227a32fc070_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_13.7;
    %jmp/1 T_13.6, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000227a32fc070_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_13.6;
    %jmp/1 T_13.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000227a32fc070_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_13.5;
    %jmp/1 T_13.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000227a32fc070_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 9;
T_13.4;
    %jmp/1 T_13.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000227a32fc070_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 9;
T_13.3;
    %flag_get/vec4 4;
    %jmp/1 T_13.2, 4;
    %load/vec4 v00000227a32fc070_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_13.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227a32fc110_0, 0;
T_13.0 ;
    %load/vec4 v00000227a32fc070_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227a32fbc10_0, 0;
T_13.8 ;
    %load/vec4 v00000227a32fc070_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227a32fc250_0, 0;
T_13.10 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000227a30f3cd0;
T_14 ;
    %wait E_00000227a32756a0;
    %load/vec4 v00000227a32f6c20_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.4, 11;
    %load/vec4 v00000227a32f5f00_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_14.8, 4;
    %flag_mov 11, 4;
    %load/vec4 v00000227a32f5f00_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 11;
T_14.8;
    %jmp/1 T_14.7, 4;
    %flag_mov 11, 4;
    %load/vec4 v00000227a32f5f00_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 11;
T_14.7;
    %jmp/1 T_14.6, 4;
    %flag_mov 11, 4;
    %load/vec4 v00000227a32f5f00_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 11;
T_14.6;
    %flag_get/vec4 4;
    %jmp/1 T_14.5, 4;
    %load/vec4 v00000227a32f5f00_0;
    %pushi/vec4 8, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.5;
    %and;
T_14.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v00000227a32f6040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v00000227a32f65e0_0;
    %load/vec4 v00000227a32f6040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_14.9, 4;
    %load/vec4 v00000227a32f6fe0_0;
    %load/vec4 v00000227a32f6040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.9;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227a32f6400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227a32f6ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227a32f5820_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227a32f6400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227a32f6ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227a32f5820_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000227a310a510;
T_15 ;
    %wait E_00000227a3274c20;
    %load/vec4 v00000227a32f6900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v00000227a32f6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a32f6ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a32f5460_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32f55a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32f5b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32f62c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32f53c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32f6a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32f5aa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32f5c80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32f69a0_0, 0;
    %assign/vec4 v00000227a32f5780_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000227a32f6cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000227a32f5e60_0;
    %assign/vec4 v00000227a32f5780_0, 0;
    %load/vec4 v00000227a32f6b80_0;
    %assign/vec4 v00000227a32f69a0_0, 0;
    %load/vec4 v00000227a32f71c0_0;
    %assign/vec4 v00000227a32f5c80_0, 0;
    %load/vec4 v00000227a32f5dc0_0;
    %assign/vec4 v00000227a32f5aa0_0, 0;
    %load/vec4 v00000227a32f67c0_0;
    %assign/vec4 v00000227a32f6a40_0, 0;
    %load/vec4 v00000227a32f5500_0;
    %assign/vec4 v00000227a32f53c0_0, 0;
    %load/vec4 v00000227a32f6f40_0;
    %assign/vec4 v00000227a32f62c0_0, 0;
    %load/vec4 v00000227a32f7120_0;
    %assign/vec4 v00000227a32f5b40_0, 0;
    %load/vec4 v00000227a32f5be0_0;
    %assign/vec4 v00000227a32f55a0_0, 0;
    %load/vec4 v00000227a32f7260_0;
    %assign/vec4 v00000227a32f5460_0, 0;
    %load/vec4 v00000227a32f5640_0;
    %assign/vec4 v00000227a32f6ae0_0, 0;
    %load/vec4 v00000227a32f6860_0;
    %assign/vec4 v00000227a32f6e00_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v00000227a32f6e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a32f6ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a32f5460_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32f55a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32f5b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32f62c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32f53c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32f6a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32f5aa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32f5c80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32f69a0_0, 0;
    %assign/vec4 v00000227a32f5780_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000227a313b8b0;
T_16 ;
    %wait E_00000227a32764a0;
    %load/vec4 v00000227a32ea4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v00000227a32e9fc0_0;
    %store/vec4 v00000227a32e9660_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v00000227a32ea100_0;
    %store/vec4 v00000227a32e9660_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v00000227a32e9340_0;
    %store/vec4 v00000227a32e9660_0, 0, 32;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v00000227a32e9520_0;
    %store/vec4 v00000227a32e9660_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000227a313ba40;
T_17 ;
    %wait E_00000227a3276020;
    %load/vec4 v00000227a32eb330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %load/vec4 v00000227a32ea1a0_0;
    %store/vec4 v00000227a32eb0b0_0, 0, 32;
    %jmp T_17.8;
T_17.1 ;
    %load/vec4 v00000227a32ea560_0;
    %store/vec4 v00000227a32eb0b0_0, 0, 32;
    %jmp T_17.8;
T_17.2 ;
    %load/vec4 v00000227a32e8760_0;
    %store/vec4 v00000227a32eb0b0_0, 0, 32;
    %jmp T_17.8;
T_17.3 ;
    %load/vec4 v00000227a32e8a80_0;
    %store/vec4 v00000227a32eb0b0_0, 0, 32;
    %jmp T_17.8;
T_17.4 ;
    %load/vec4 v00000227a32eca50_0;
    %store/vec4 v00000227a32eb0b0_0, 0, 32;
    %jmp T_17.8;
T_17.5 ;
    %load/vec4 v00000227a32ec190_0;
    %store/vec4 v00000227a32eb0b0_0, 0, 32;
    %jmp T_17.8;
T_17.6 ;
    %load/vec4 v00000227a32ebf10_0;
    %store/vec4 v00000227a32eb0b0_0, 0, 32;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v00000227a32eb790_0;
    %store/vec4 v00000227a32eb0b0_0, 0, 32;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000227a313ddc0;
T_18 ;
    %wait E_00000227a3275ce0;
    %load/vec4 v00000227a32e9f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %jmp T_18.9;
T_18.0 ;
    %load/vec4 v00000227a32e98e0_0;
    %pad/u 33;
    %load/vec4 v00000227a32e9980_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000227a32e90c0_0, 0, 32;
    %store/vec4 v00000227a32e95c0_0, 0, 1;
    %jmp T_18.9;
T_18.1 ;
    %load/vec4 v00000227a32e98e0_0;
    %pad/u 33;
    %load/vec4 v00000227a32e9980_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000227a32e90c0_0, 0, 32;
    %store/vec4 v00000227a32e95c0_0, 0, 1;
    %jmp T_18.9;
T_18.2 ;
    %load/vec4 v00000227a32e98e0_0;
    %pad/u 33;
    %load/vec4 v00000227a32e9980_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v00000227a32e90c0_0, 0, 32;
    %store/vec4 v00000227a32e95c0_0, 0, 1;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v00000227a32e98e0_0;
    %pad/u 33;
    %load/vec4 v00000227a32e9980_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v00000227a32e90c0_0, 0, 32;
    %store/vec4 v00000227a32e95c0_0, 0, 1;
    %jmp T_18.9;
T_18.4 ;
    %load/vec4 v00000227a32e98e0_0;
    %pad/u 33;
    %load/vec4 v00000227a32e9980_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v00000227a32e90c0_0, 0, 32;
    %store/vec4 v00000227a32e95c0_0, 0, 1;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v00000227a32e98e0_0;
    %pad/u 33;
    %load/vec4 v00000227a32e9980_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v00000227a32e90c0_0, 0, 32;
    %store/vec4 v00000227a32e95c0_0, 0, 1;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v00000227a32e9980_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.10, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.11, 8;
T_18.10 ; End of true expr.
    %load/vec4 v00000227a32e95c0_0;
    %load/vec4 v00000227a32e9980_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000227a32e98e0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000227a32e9980_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000227a32e9980_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_18.11, 8;
 ; End of false expr.
    %blend;
T_18.11;
    %store/vec4 v00000227a32e95c0_0, 0, 1;
    %load/vec4 v00000227a32e98e0_0;
    %ix/getv 4, v00000227a32e9980_0;
    %shiftl 4;
    %store/vec4 v00000227a32e90c0_0, 0, 32;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v00000227a32e9980_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.12, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.13, 8;
T_18.12 ; End of true expr.
    %load/vec4 v00000227a32e95c0_0;
    %load/vec4 v00000227a32e9980_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000227a32e98e0_0;
    %load/vec4 v00000227a32e9980_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000227a32e9980_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_18.13, 8;
 ; End of false expr.
    %blend;
T_18.13;
    %store/vec4 v00000227a32e95c0_0, 0, 1;
    %load/vec4 v00000227a32e98e0_0;
    %ix/getv 4, v00000227a32e9980_0;
    %shiftr 4;
    %store/vec4 v00000227a32e90c0_0, 0, 32;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227a32e95c0_0, 0, 1;
    %load/vec4 v00000227a32e98e0_0;
    %load/vec4 v00000227a32e9980_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_18.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.15, 8;
T_18.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.15, 8;
 ; End of false expr.
    %blend;
T_18.15;
    %store/vec4 v00000227a32e90c0_0, 0, 32;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000227a313df50;
T_19 ;
    %wait E_00000227a3275560;
    %load/vec4 v00000227a32e8940_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 7;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 7;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 7;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 7;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %jmp T_19.24;
T_19.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.12 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.17 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.18 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.19 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.21 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.22 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.23 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000227a32e92a0_0, 0;
    %jmp T_19.24;
T_19.24 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000227a32ecc10;
T_20 ;
    %wait E_00000227a32758a0;
    %load/vec4 v00000227a32ebfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v00000227a32ec5f0_0;
    %store/vec4 v00000227a32eb1f0_0, 0, 32;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v00000227a32eb150_0;
    %store/vec4 v00000227a32eb1f0_0, 0, 32;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v00000227a32ec730_0;
    %store/vec4 v00000227a32eb1f0_0, 0, 32;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v00000227a32eacf0_0;
    %store/vec4 v00000227a32eb1f0_0, 0, 32;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000227a310b1a0;
T_21 ;
    %wait E_00000227a3274c20;
    %load/vec4 v00000227a32e9020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000227a32e8d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a32e8f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a32e9840_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000227a32e9ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32e8ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32e9200_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32e8800_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32e93e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32ea2e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32e97a0_0, 0;
    %assign/vec4 v00000227a32e88a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000227a32e8da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v00000227a32ea060_0;
    %assign/vec4 v00000227a32e88a0_0, 0;
    %load/vec4 v00000227a32e9a20_0;
    %assign/vec4 v00000227a32e93e0_0, 0;
    %load/vec4 v00000227a32ea420_0;
    %assign/vec4 v00000227a32e8800_0, 0;
    %load/vec4 v00000227a32e9700_0;
    %assign/vec4 v00000227a32e9200_0, 0;
    %load/vec4 v00000227a32e9b60_0;
    %assign/vec4 v00000227a32e8ee0_0, 0;
    %load/vec4 v00000227a32e9480_0;
    %assign/vec4 v00000227a32e9ac0_0, 0;
    %load/vec4 v00000227a32e9e80_0;
    %assign/vec4 v00000227a32e9840_0, 0;
    %load/vec4 v00000227a32e8e40_0;
    %assign/vec4 v00000227a32e8f80_0, 0;
    %load/vec4 v00000227a32e8bc0_0;
    %assign/vec4 v00000227a32e8d00_0, 0;
    %load/vec4 v00000227a32e8c60_0;
    %assign/vec4 v00000227a32e97a0_0, 0;
    %load/vec4 v00000227a32ea380_0;
    %assign/vec4 v00000227a32ea2e0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000227a32e8d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a32e8f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a32e9840_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000227a32e9ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32e8ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32e9200_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a32e8800_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32e93e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32ea2e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a32e97a0_0, 0;
    %assign/vec4 v00000227a32e88a0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000227a3306400;
T_22 ;
    %wait E_00000227a3275620;
    %load/vec4 v00000227a331a8c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v00000227a331a640_0;
    %ix/getv 4, v00000227a3319ba0_0;
    %store/vec4a v00000227a331a6e0, 4, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000227a3306400;
T_23 ;
    %delay 20004, 0;
    %vpi_call 27 23 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_00000227a3304fb0;
    %jmp t_2;
    .scope S_00000227a3304fb0;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v00000227a331aa00_0, 0, 32;
T_23.0 ;
    %load/vec4 v00000227a331aa00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_23.1, 5;
    %ix/getv/s 4, v00000227a331aa00_0;
    %load/vec4a v00000227a331a6e0, 4;
    %vpi_call 27 25 "$display", "addr = %d , Mem[addr] = %d", v00000227a331aa00_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000227a331aa00_0;
    %subi 1, 0, 32;
    %store/vec4 v00000227a331aa00_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .scope S_00000227a3306400;
t_2 %join;
    %end;
    .thread T_23;
    .scope S_00000227a3305140;
T_24 ;
    %wait E_00000227a3275960;
    %load/vec4 v00000227a3319c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v00000227a331aaa0_0;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v00000227a331a780_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v00000227a331a960_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000227a3305910;
T_25 ;
    %wait E_00000227a3274c20;
    %load/vec4 v00000227a3318ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000227a33183e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a3317760_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a3318340_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a3318840_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000227a3319740_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a3319420_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a3318a20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a3317e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a33185c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a3317120_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a3319600_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a3316fe0_0, 0;
    %assign/vec4 v00000227a33182a0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000227a3319f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v00000227a3319d80_0;
    %assign/vec4 v00000227a33182a0_0, 0;
    %load/vec4 v00000227a33194c0_0;
    %assign/vec4 v00000227a3317120_0, 0;
    %load/vec4 v00000227a3319e20_0;
    %assign/vec4 v00000227a33185c0_0, 0;
    %load/vec4 v00000227a33180c0_0;
    %assign/vec4 v00000227a3317e40_0, 0;
    %load/vec4 v00000227a33171c0_0;
    %assign/vec4 v00000227a3318a20_0, 0;
    %load/vec4 v00000227a331a280_0;
    %assign/vec4 v00000227a3319420_0, 0;
    %load/vec4 v00000227a331a500_0;
    %assign/vec4 v00000227a3319740_0, 0;
    %load/vec4 v00000227a331a1e0_0;
    %assign/vec4 v00000227a3318840_0, 0;
    %load/vec4 v00000227a331a460_0;
    %assign/vec4 v00000227a3318340_0, 0;
    %load/vec4 v00000227a331a5a0_0;
    %assign/vec4 v00000227a3317760_0, 0;
    %load/vec4 v00000227a331a140_0;
    %assign/vec4 v00000227a3316fe0_0, 0;
    %load/vec4 v00000227a331a0a0_0;
    %assign/vec4 v00000227a3319600_0, 0;
    %load/vec4 v00000227a331a500_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %store/vec4 v00000227a33183e0_0, 0, 1;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000227a33183e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a3317760_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a3318340_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000227a3318840_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000227a3319740_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a3319420_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a3318a20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000227a3317e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a33185c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a3317120_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a3319600_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000227a3316fe0_0, 0;
    %assign/vec4 v00000227a33182a0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000227a3306a40;
T_26 ;
    %wait E_00000227a3275a20;
    %load/vec4 v00000227a3318660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v00000227a3319380_0;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v00000227a3318b60_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v00000227a3317260_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000227a3293a20;
T_27 ;
    %wait E_00000227a3275ea0;
    %load/vec4 v00000227a331c470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227a331d690_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000227a331d690_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000227a331d690_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000227a3293890;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227a331d370_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_00000227a3293890;
T_29 ;
    %delay 1, 0;
    %load/vec4 v00000227a331ba70_0;
    %inv;
    %assign/vec4 v00000227a331ba70_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_00000227a3293890;
T_30 ;
    %vpi_call 3 44 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 3 45 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227a331ba70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227a331d370_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227a331d370_0, 0, 1;
    %vpi_call 3 51 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %delay 1, 0;
    %load/vec4 v00000227a331bcf0_0;
    %addi 1, 0, 32;
    %vpi_call 3 53 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 3 55 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "./Branch_flag_Gen.v";
    "./PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./StallDetectionUnit.v";
    "./comparator.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MUX_2x1.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
