library ieee;
use ieee.std_logic_1164.all;

entity d_ff is
port(
	d, clock: in std_logic;
	q: out std_logic);
end d_ff;

architecture myff of d_ff is
	begin
		process(clock)
			begin
				if(clock = '1' and clock'event) then
					q <= d;
				end if;
		end process;
end myff;
