<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab07.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ACU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADD1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADD1_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADD2_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADD2_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ADD2_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DEC.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="EXT_testbench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX32_testbench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX5_testbench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_testbench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1526073738" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1526073738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526581169" xil_pn:in_ck="-2579644241479781841" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1526581168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ACU.vhd"/>
      <outfile xil_pn:name="ADD1.vhd"/>
      <outfile xil_pn:name="ADD1_testbench.vhd"/>
      <outfile xil_pn:name="ADD2.vhd"/>
      <outfile xil_pn:name="ADD2_testbench.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="CCSiMP32.vhd"/>
      <outfile xil_pn:name="DEC.vhd"/>
      <outfile xil_pn:name="EXT.vhd"/>
      <outfile xil_pn:name="EXT_testbench.vhd"/>
      <outfile xil_pn:name="FSM.vhd"/>
      <outfile xil_pn:name="MUX32.vhd"/>
      <outfile xil_pn:name="MUX32_testbench.vhd"/>
      <outfile xil_pn:name="MUX5.vhd"/>
      <outfile xil_pn:name="MUX5_testbench.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC_testbench.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RAM_Test.vhd"/>
      <outfile xil_pn:name="REG.vhd"/>
      <outfile xil_pn:name="REG_Test.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_Test.vhd"/>
      <outfile xil_pn:name="alu_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1526580782" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-996349939733926832" xil_pn:start_ts="1526580782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526580782" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5856397418458083886" xil_pn:start_ts="1526580782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526073738" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6212523793864075579" xil_pn:start_ts="1526073738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526581169" xil_pn:in_ck="-2579644241479781841" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1526581169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ACU.vhd"/>
      <outfile xil_pn:name="ADD1.vhd"/>
      <outfile xil_pn:name="ADD1_testbench.vhd"/>
      <outfile xil_pn:name="ADD2.vhd"/>
      <outfile xil_pn:name="ADD2_testbench.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="CCSiMP32.vhd"/>
      <outfile xil_pn:name="DEC.vhd"/>
      <outfile xil_pn:name="EXT.vhd"/>
      <outfile xil_pn:name="EXT_testbench.vhd"/>
      <outfile xil_pn:name="FSM.vhd"/>
      <outfile xil_pn:name="MUX32.vhd"/>
      <outfile xil_pn:name="MUX32_testbench.vhd"/>
      <outfile xil_pn:name="MUX5.vhd"/>
      <outfile xil_pn:name="MUX5_testbench.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC_testbench.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RAM_Test.vhd"/>
      <outfile xil_pn:name="REG.vhd"/>
      <outfile xil_pn:name="REG_Test.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_Test.vhd"/>
      <outfile xil_pn:name="alu_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1526581180" xil_pn:in_ck="-2579644241479781841" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4329391598001032464" xil_pn:start_ts="1526581169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD2_testbench_beh.prj"/>
      <outfile xil_pn:name="ADD2_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1526581181" xil_pn:in_ck="4123344875435734900" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2942651506626548637" xil_pn:start_ts="1526581180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD2_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
