placements
odr
placement
udr
routing
torus
processors
bisection
load
jp
blaum
separator
tori
subtori
ck
width
populated
6dk
messages
edges
shortest
zz
q2p
subtorus
jc
tk
cyclic
fault
bisected
gamma1
multistage
paths
p2p
ffjp
placementg
izmir
fbisection
pifarr
unordered
edge
dimension
exchange
removing
tolerance
processor
route
communicating
bruck
sanz
4d
scenario
choices
attached
2n
communicate
split
dimensional
network
toroidal
correcting
networks
bsp
node
communication
ff
splits
lee
coordinates
corrected
ring
proposition
packets
nodes
compromising
personalized
pairs
deliver
throughput
gammaseparator
pitteli
algorithmg
ipps
distanceg
abstractfully
spdp
fcyclic
frouting
widthg
torodial
overcounting
gamma2when
aek
distance
gammas
4k
modulo
dimensions
link
links
smitley
alverson
parity
router
gamma2
subgraphs
linearity
tho
analyses
bulk
ffk
routed
odd
routes
utilizes
tighter
prime
ordered
susceptibility
removed
heavy
9j
interconnection
insuring
tera
bisect
bose
excluding
subgraph
defective
theta
aim
6d
injecting
tolerant
shall
mimicking
cardinality
degradation
separators
ordinates
message
max
corrects
superlinearly
packet
partially
appendix
synchronous
valiant
inject
indexed
fff
turkey
gauge
copies
neighbors
evidently
directed
count
minimal
2d
parts
symmetries
wormhole
paying
transposition
pram
orlando
bridging
shortcoming
widths
constants
seeking
subsequently
exhibiting
enumerated
dg
injection
grows
corollary
outline
vertex
cubes
dictated
sending
omega
notion
achieving
highlighted
occupy
bidirectional
joined
ju
exposition
picked
specifically
bounds
alleviate
kept
restrictions
placement p
a placement
linear placements
t d
of processors
bisection width
d k
dimensional k
maximum load
d gamma1
optimal placements
linear load
k torus
placements with
dimensional routing
k d
routing algorithms
the bisection
routing algorithm
odr algorithm
processors in
load on
multiple linear
linear placement
cyclic distance
placements of
on edges
the placement
width with
ff separator
of placements
theta k
through l
edge l
parts each
d dimensional
placements and
optimal placement
and q
jp j
zz k
with odr
ordered dimensional
in jp
lower bound
communicating through
placements in
ck for
o k
complete exchange
exchange scenario
shortest cyclic
routing udr
separator width
associated routing
blaum et
partially populated
udr algorithm
6dk d
unordered dimensional
with udr
width of
placement in
by removing
lee distance
processor pairs
the network
two parts
to split
in tori
node k
using l
the routing
load in
communication load
fault tolerance
p and
a routing
shortest paths
of edges
on t
e max
placement is
2n nodes
since odr
p2p q2p
tk d
the odr
gamma1 processors
processor attached
be bisected
processors communicating
has bisection
an edge
for maximum
edges proof
k into
from node
routing nodes
the load
of messages
k processors
linear in
k is
the processors
network is
paths between
into two
of t
a processor
achieve linear
pairs of
b p
processors by
p of
the coordinates
of choices
p which
k has
d gamma2
which communicate
q 2
constant c
d do
torus networks
choices for
p q
modulo k
is linear
some constant
p s
to route
messages through
path between
al 3
parameter d
of k
communicate using
bound for
an optimal
the d
q are
the maximum
minimal shortest
load analysis
torus based
of correcting
processors placed
pifarr e
udr we
jc a
placements along
placements we
odr and
communication scenario
ck d
bruck pifarr
most 6dk
its bisection
ff jp
pairs communicating
linear communication
odr theorem
removing o
routing odr
torus t
use minimal
blaum bruck
sanz 3
jc udr
split t
d gammas
placements called
by blaum
than tk
removing at
equal within
removing no
a placementg
populated torus
provides multiple
populated d
multiple routing
give placements
placements which
ffjp j
placement that
than 6dk
fully populated
populated tori
of shortest
to equations
in linear
two processors
q s
ff p
algorithm results
load we
the torus
k with
t d k
a placement p
k d gamma1
d dimensional k
dimensional k torus
of t d
to a placement
load on edges
multiple linear placements
the bisection width
pairs of processors
an optimal placement
bisection width of
of processors in
number of processors
the maximum load
width with respect
two parts each
pair of processors
a linear placement
on t d
linear load on
in the placement
ordered dimensional routing
communicating through l
linear in jp
linear placements with
placement p of
given a placement
d k into
results in linear
for maximum load
in linear load
into two parts
q 2 p
k into two
routing algorithm a
p and q
in t d
a routing algorithm
d k with
blaum et al
theta k processors
associated routing algorithms
shortest cyclic distance
messages from node
dimensional routing udr
placements of processors
unordered dimensional routing
complete exchange scenario
on edges proof
processors by removing
respect to a
o k d
bisection width with
node k 2
width of t
an edge l
the d dimensional
number of messages
c a p
the routing algorithm
the lower bound
processors in the
number of choices
and q s
direction of shortest
placement p and
processors communicating through
d gamma1 processors
linear and multiple
the complete exchange
of shortest cyclic
t d e
solutions to equations
and associated routing
k d 2
communicate using l
which communicate using
ff separator width
al 3 4
can be bisected
dimensional routing algorithm
in jp j
placements with udr
a processor attached
since odr algorithm
placements of size
through l is
has bisection width
optimal placements of
the odr algorithm
k with respect
s and q
some constant c
processors in p
order to split
parts each with
bound for maximum
under the complete
a placement in
d k has
for to d
and multiple linear
of processor pairs
for some constant
and q are
a i k
p s and
q are both
both in p
to d do
with respect to
p of size
l 2 e
2 k d
and a routing
is linear in
a p q
routing algorithms which
independent of d
one path between
of choices for
routing algorithms in
number of edges
size of an
et al 3
of an optimal
shortest paths between
from node 1
algorithm results in
must be removed
which is linear
k is even
lower bound for
of processors which
number of processor
k is odd
the coordinates of
the total number
the number of
are both in
total number of
number of pairs
p q 2
optimal placements in
of cyclic distance
an ff separator
of processors communicating
d gamma1 edges
give optimal placements
for linear placements
under heavy communication
of placements of
2 zz k
ck d gamma1
pifarr e and
be a placement
minimal shortest paths
ff separator with
networks on optimal
the placement has
be bisected by
k has bisection
placement in t
blaum bruck pifarr
the ff separator
size theta k
removed in order
the edge l
b p j
with odr theorem
partially populated tori
most 6dk d
fully populated d
the messages through
e and sanz
called linear placements
its bisection width
routing odr and
parity of k
tori with arbitrary
removing o k
k torus the
placement p in
2 multiple linear
path between each
sanz 3 4
jp j for
ff jp j
separator with respect
to a placementg
linear placement p
have theta k
placement p is
equal within one
use minimal shortest
split t d
placement p on
the placement p
