<stg><name>fir</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 %add_ln10, void %.split2, i4 10, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln10 = icmp_eq  i4 %i, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln10 = br i1 %icmp_ln10, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:0 %add_ln10 = add i4 %i, i4 15

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
.split2:3 %zext_ln11 = zext i4 %add_ln10

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:4 %shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
.split2:5 %shift_reg_load = load i4 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
.split2:1 %i_cast1 = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
.split2:5 %shift_reg_load = load i4 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:6 %shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split2:7 %store_ln11 = store i32 %shift_reg_load, i4 %shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.split2:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %store_ln13 = store i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln17 = br void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i5 %add_ln17, void %.split, i5 10, void

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %acc = phi i32 %acc_3, void %.split, i32 0, void

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln17 = br i1 %tmp, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:0 %add_ln17 = add i5 %i_1, i5 31

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
.split:1 %i_1_cast = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %shift_reg_addr_2 = getelementptr i32 %shift_reg, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="shift_reg_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %shift_reg_load_1 = load i4 %shift_reg_addr_2

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %c_addr = getelementptr i10 %c, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="4">
<![CDATA[
.split:6 %c_load = load i4 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %shift_reg_load_1 = load i4 %shift_reg_addr_2

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="4">
<![CDATA[
.split:6 %c_load = load i4 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="10">
<![CDATA[
.split:7 %sext_ln18 = sext i10 %c_load

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %mul_ln18 = mul i32 %sext_ln18, i32 %shift_reg_load_1

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %acc_3 = add i32 %mul_ln18, i32 %acc

]]></Node>
<StgValue><ssdm name="acc_3"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.split:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %mul_ln27 = mul i32 %x_read, i32 53

]]></Node>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %acc_2 = add i32 %acc, i32 %mul_ln27

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %store_ln28 = store i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %write_ln29 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_2

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
:4 %ret_ln30 = ret

]]></Node>
<StgValue><ssdm name="ret_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="75" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="76" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="81" from="empty_1" to="spectopmodule_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="82" toId="9">
</dataflow>
<dataflow id="84" from="y" to="specbitsmap_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="85" toId="10">
</dataflow>
<dataflow id="87" from="y" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="89" from="empty" to="specinterface_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="101" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="102" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="107" from="x" to="specbitsmap_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="109" from="x" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="110" from="empty" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="115" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="119" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="126" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="125" toId="13">
</dataflow>
<dataflow id="127" from="x" to="x_read" fromId="75" toId="13">
</dataflow>
<dataflow id="128" from="add_ln10" to="i" fromId="20" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="br_ln0" to="i" fromId="29" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="131" from="StgValue_130" to="i" fromId="130" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="br_ln10" to="i" fromId="14" toId="15">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="16">
</dataflow>
<dataflow id="137" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specpipeline_ln0" fromId="138" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="142" from="p_str" to="specpipeline_ln0" fromId="141" toId="16">
</dataflow>
<dataflow id="143" from="i" to="icmp_ln10" fromId="15" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_144" to="icmp_ln10" fromId="144" toId="17">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="146" toId="18">
</dataflow>
<dataflow id="149" from="StgValue_148" to="empty" fromId="148" toId="18">
</dataflow>
<dataflow id="150" from="StgValue_148" to="empty" fromId="148" toId="18">
</dataflow>
<dataflow id="151" from="StgValue_148" to="empty" fromId="148" toId="18">
</dataflow>
<dataflow id="152" from="icmp_ln10" to="br_ln10" fromId="17" toId="19">
</dataflow>
<dataflow id="153" from="i" to="add_ln10" fromId="15" toId="20">
</dataflow>
<dataflow id="155" from="StgValue_154" to="add_ln10" fromId="154" toId="20">
</dataflow>
<dataflow id="156" from="add_ln10" to="zext_ln11" fromId="20" toId="21">
</dataflow>
<dataflow id="157" from="shift_reg" to="shift_reg_addr" fromId="76" toId="22">
</dataflow>
<dataflow id="159" from="StgValue_158" to="shift_reg_addr" fromId="158" toId="22">
</dataflow>
<dataflow id="160" from="zext_ln11" to="shift_reg_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="161" from="shift_reg_addr" to="shift_reg_load" fromId="22" toId="23">
</dataflow>
<dataflow id="162" from="i" to="i_cast1" fromId="15" toId="24">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="163" toId="25">
</dataflow>
<dataflow id="166" from="empty_3" to="specloopname_ln8" fromId="165" toId="25">
</dataflow>
<dataflow id="167" from="shift_reg_addr" to="shift_reg_load" fromId="22" toId="26">
</dataflow>
<dataflow id="168" from="shift_reg" to="shift_reg_addr_1" fromId="76" toId="27">
</dataflow>
<dataflow id="169" from="StgValue_158" to="shift_reg_addr_1" fromId="158" toId="27">
</dataflow>
<dataflow id="170" from="i_cast1" to="shift_reg_addr_1" fromId="24" toId="27">
</dataflow>
<dataflow id="171" from="shift_reg_load" to="store_ln11" fromId="26" toId="28">
</dataflow>
<dataflow id="172" from="shift_reg_addr_1" to="store_ln11" fromId="27" toId="28">
</dataflow>
<dataflow id="173" from="x_read" to="store_ln13" fromId="13" toId="30">
</dataflow>
<dataflow id="175" from="StgValue_174" to="store_ln13" fromId="174" toId="30">
</dataflow>
<dataflow id="176" from="add_ln17" to="i_1" fromId="38" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="177" from="br_ln0" to="i_1" fromId="50" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="179" from="StgValue_178" to="i_1" fromId="178" toId="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="180" from="br_ln17" to="i_1" fromId="31" toId="32">
</dataflow>
<dataflow id="181" from="acc_3" to="acc" fromId="49" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="182" from="br_ln0" to="acc" fromId="50" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="183" from="StgValue_90" to="acc" fromId="90" toId="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="184" from="br_ln17" to="acc" fromId="31" toId="33">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="133" toId="34">
</dataflow>
<dataflow id="186" from="StgValue_135" to="specpipeline_ln0" fromId="135" toId="34">
</dataflow>
<dataflow id="187" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="34">
</dataflow>
<dataflow id="188" from="StgValue_138" to="specpipeline_ln0" fromId="138" toId="34">
</dataflow>
<dataflow id="189" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="34">
</dataflow>
<dataflow id="190" from="p_str" to="specpipeline_ln0" fromId="141" toId="34">
</dataflow>
<dataflow id="192" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="191" toId="35">
</dataflow>
<dataflow id="193" from="i_1" to="tmp" fromId="32" toId="35">
</dataflow>
<dataflow id="195" from="StgValue_194" to="tmp" fromId="194" toId="35">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="146" toId="36">
</dataflow>
<dataflow id="198" from="StgValue_197" to="empty_6" fromId="197" toId="36">
</dataflow>
<dataflow id="199" from="StgValue_197" to="empty_6" fromId="197" toId="36">
</dataflow>
<dataflow id="200" from="StgValue_197" to="empty_6" fromId="197" toId="36">
</dataflow>
<dataflow id="201" from="tmp" to="br_ln17" fromId="35" toId="37">
</dataflow>
<dataflow id="202" from="i_1" to="add_ln17" fromId="32" toId="38">
</dataflow>
<dataflow id="204" from="StgValue_203" to="add_ln17" fromId="203" toId="38">
</dataflow>
<dataflow id="205" from="i_1" to="i_1_cast" fromId="32" toId="39">
</dataflow>
<dataflow id="206" from="shift_reg" to="shift_reg_addr_2" fromId="76" toId="40">
</dataflow>
<dataflow id="207" from="StgValue_158" to="shift_reg_addr_2" fromId="158" toId="40">
</dataflow>
<dataflow id="208" from="i_1_cast" to="shift_reg_addr_2" fromId="39" toId="40">
</dataflow>
<dataflow id="209" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="40" toId="41">
</dataflow>
<dataflow id="210" from="c" to="c_addr" fromId="77" toId="42">
</dataflow>
<dataflow id="211" from="StgValue_158" to="c_addr" fromId="158" toId="42">
</dataflow>
<dataflow id="212" from="i_1_cast" to="c_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="213" from="c_addr" to="c_load" fromId="42" toId="43">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="163" toId="44">
</dataflow>
<dataflow id="216" from="empty_2" to="specloopname_ln7" fromId="215" toId="44">
</dataflow>
<dataflow id="217" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="40" toId="45">
</dataflow>
<dataflow id="218" from="c_addr" to="c_load" fromId="42" toId="46">
</dataflow>
<dataflow id="219" from="c_load" to="sext_ln18" fromId="46" toId="47">
</dataflow>
<dataflow id="220" from="sext_ln18" to="mul_ln18" fromId="47" toId="48">
</dataflow>
<dataflow id="221" from="shift_reg_load_1" to="mul_ln18" fromId="45" toId="48">
</dataflow>
<dataflow id="222" from="mul_ln18" to="acc_3" fromId="48" toId="49">
</dataflow>
<dataflow id="223" from="acc" to="acc_3" fromId="33" toId="49">
</dataflow>
<dataflow id="224" from="x_read" to="mul_ln27" fromId="13" toId="51">
</dataflow>
<dataflow id="226" from="StgValue_225" to="mul_ln27" fromId="225" toId="51">
</dataflow>
<dataflow id="227" from="acc" to="acc_2" fromId="33" toId="52">
</dataflow>
<dataflow id="228" from="mul_ln27" to="acc_2" fromId="51" toId="52">
</dataflow>
<dataflow id="229" from="x_read" to="store_ln28" fromId="13" toId="53">
</dataflow>
<dataflow id="230" from="StgValue_174" to="store_ln28" fromId="174" toId="53">
</dataflow>
<dataflow id="232" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln29" fromId="231" toId="54">
</dataflow>
<dataflow id="233" from="y" to="write_ln29" fromId="74" toId="54">
</dataflow>
<dataflow id="234" from="acc_2" to="write_ln29" fromId="52" toId="54">
</dataflow>
<dataflow id="235" from="icmp_ln10" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="236" from="icmp_ln10" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="237" from="tmp" to="StgValue_5" fromId="35" toId="5">
</dataflow>
<dataflow id="238" from="tmp" to="StgValue_6" fromId="35" toId="6">
</dataflow>
</dataflows>


</stg>
