{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771616334186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771616334203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 20 14:38:54 2026 " "Processing started: Fri Feb 20 14:38:54 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771616334203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616334203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616334203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771616335070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771616335070 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_shr.v(68) " "Verilog HDL information at DataPath_tb_shr.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_shr.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shr.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616356423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_shr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_shr " "Found entity 1: DataPath_tb_shr" {  } { { "src/testbenches/DataPath/DataPath_tb_shr.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356430 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_shra.v(68) " "Verilog HDL information at DataPath_tb_shra.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_shra.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616356454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_shra.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_shra " "Found entity 1: DataPath_tb_shra" {  } { { "src/testbenches/DataPath/DataPath_tb_shra.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shra.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356460 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_not.v(68) " "Verilog HDL information at DataPath_tb_not.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_not.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_not.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616356479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_not.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_not " "Found entity 1: DataPath_tb_not" {  } { { "src/testbenches/DataPath/DataPath_tb_not.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_not.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356546 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_neg.v(68) " "Verilog HDL information at DataPath_tb_neg.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_neg.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_neg.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616356611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_neg " "Found entity 1: DataPath_tb_neg" {  } { { "src/testbenches/DataPath/DataPath_tb_neg.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_neg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356620 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_rol.v(68) " "Verilog HDL information at DataPath_tb_rol.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_rol.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_rol.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616356648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_rol.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_rol " "Found entity 1: DataPath_tb_rol" {  } { { "src/testbenches/DataPath/DataPath_tb_rol.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_rol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356661 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_ror.v(68) " "Verilog HDL information at DataPath_tb_ror.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_ror.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_ror.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616356686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_ror.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_ror " "Found entity 1: DataPath_tb_ror" {  } { { "src/testbenches/DataPath/DataPath_tb_ror.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_ror.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356695 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_shl.v(68) " "Verilog HDL information at DataPath_tb_shl.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_shl.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shl.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616356711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_shl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_shl " "Found entity 1: DataPath_tb_shl" {  } { { "src/testbenches/DataPath/DataPath_tb_shl.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_shl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356723 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_and.v(68) " "Verilog HDL information at DataPath_tb_and.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_and.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_and.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616356742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_and.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_and " "Found entity 1: DataPath_tb_and" {  } { { "src/testbenches/DataPath/DataPath_tb_and.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_and.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/add/rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/add/rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_4 " "Found entity 1: RCA_4" {  } { { "src/alu/add/RCA_4.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/RCA_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/add/pfa.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/add/pfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 PFA " "Found entity 1: PFA" {  } { { "src/alu/add/PFA.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/PFA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/add/cla_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/add/cla_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32 " "Found entity 1: CLA_32" {  } { { "src/alu/add/CLA_32.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/add/cla_16.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/add/cla_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_16 " "Found entity 1: CLA_16" {  } { { "src/alu/add/CLA_16.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/add/cla_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/add/cla_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4 " "Found entity 1: CLA_4" {  } { { "src/alu/add/CLA_4.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356919 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/alu/add/ALU_Add_Sub.v " "Can't analyze file -- file src/alu/add/ALU_Add_Sub.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1771616356936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "src/datapath.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/booth_multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/booth_multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Multiplier_tb " "Found entity 1: Booth_Multiplier_tb" {  } { { "src/testbenches/Booth_Multiplier_tb.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/Booth_Multiplier_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616356993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616356993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registers/register_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/registers/register_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_32 " "Found entity 1: Register_32" {  } { { "src/registers/Register_32.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/registers/Register_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357009 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/bus/MDR.v " "Can't analyze file -- file src/bus/MDR.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1771616357038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bus/bus.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bus/bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "src/bus/Bus.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/bus/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/mul/booth_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/mul/booth_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Multiplier " "Found entity 1: Booth_Multiplier" {  } { { "src/alu/mul/Booth_Multiplier.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/mul/Booth_Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/div/nr_division.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/div/nr_division.v" { { "Info" "ISGN_ENTITY_NAME" "1 NR_Division " "Found entity 1: NR_Division" {  } { { "src/alu/div/NR_Division.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/div/NR_Division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/alu/ALU.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/alu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/nr_division_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/nr_division_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NR_Division_tb " "Found entity 1: NR_Division_tb" {  } { { "src/testbenches/NR_Division_tb.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/NR_Division_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/register_32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/register_32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_32_tb " "Found entity 1: Register_32_tb" {  } { { "src/testbenches/Register_32_tb.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/Register_32_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "src/testbenches/ALU_tb.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357232 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_mul.v(68) " "Verilog HDL information at DataPath_tb_mul.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_mul.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_mul.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616357253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_mul " "Found entity 1: DataPath_tb_mul" {  } { { "src/testbenches/DataPath/DataPath_tb_mul.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_mul.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_div.v(68) " "Verilog HDL information at DataPath_tb_div.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_div.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_div.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616357284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_div.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_div " "Found entity 1: DataPath_tb_div" {  } { { "src/testbenches/DataPath/DataPath_tb_div.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357284 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_or.v(68) " "Verilog HDL information at DataPath_tb_or.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_or.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_or.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616357311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_or.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_or " "Found entity 1: DataPath_tb_or" {  } { { "src/testbenches/DataPath/DataPath_tb_or.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_or.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357321 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_add.v(68) " "Verilog HDL information at DataPath_tb_add.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_add.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_add.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616357336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_add.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_add " "Found entity 1: DataPath_tb_add" {  } { { "src/testbenches/DataPath/DataPath_tb_add.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357344 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataPath_tb_sub.v(68) " "Verilog HDL information at DataPath_tb_sub.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "src/testbenches/DataPath/DataPath_tb_sub.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_sub.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771616357361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/datapath/datapath_tb_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testbenches/datapath/datapath_tb_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb_sub " "Found entity 1: DataPath_tb_sub" {  } { { "src/testbenches/DataPath/DataPath_tb_sub.v" "" { Text "C:/Users/raele/ELEC374-CPU/src/testbenches/DataPath/DataPath_tb_sub.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771616357374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616357374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771616357567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_32 Register_32:R0 " "Elaborating entity \"Register_32\" for hierarchy \"Register_32:R0\"" {  } { { "src/datapath.v" "R0" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616357589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_op " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_op\"" {  } { { "src/datapath.v" "alu_op" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616357786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_32 ALU:alu_op\|CLA_32:adder " "Elaborating entity \"CLA_32\" for hierarchy \"ALU:alu_op\|CLA_32:adder\"" {  } { { "src/alu/ALU.v" "adder" { Text "C:/Users/raele/ELEC374-CPU/src/alu/ALU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616357873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_16 ALU:alu_op\|CLA_32:adder\|CLA_16:low_16 " "Elaborating entity \"CLA_16\" for hierarchy \"ALU:alu_op\|CLA_32:adder\|CLA_16:low_16\"" {  } { { "src/alu/add/CLA_32.v" "low_16" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616357886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4 ALU:alu_op\|CLA_32:adder\|CLA_16:low_16\|CLA_4:cla0 " "Elaborating entity \"CLA_4\" for hierarchy \"ALU:alu_op\|CLA_32:adder\|CLA_16:low_16\|CLA_4:cla0\"" {  } { { "src/alu/add/CLA_16.v" "cla0" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_16.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616357898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PFA ALU:alu_op\|CLA_32:adder\|CLA_16:low_16\|CLA_4:cla0\|PFA:pfa0 " "Elaborating entity \"PFA\" for hierarchy \"ALU:alu_op\|CLA_32:adder\|CLA_16:low_16\|CLA_4:cla0\|PFA:pfa0\"" {  } { { "src/alu/add/CLA_4.v" "pfa0" { Text "C:/Users/raele/ELEC374-CPU/src/alu/add/CLA_4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616357910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth_Multiplier ALU:alu_op\|Booth_Multiplier:multiplier " "Elaborating entity \"Booth_Multiplier\" for hierarchy \"ALU:alu_op\|Booth_Multiplier:multiplier\"" {  } { { "src/alu/ALU.v" "multiplier" { Text "C:/Users/raele/ELEC374-CPU/src/alu/ALU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616358115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NR_Division ALU:alu_op\|NR_Division:divider " "Elaborating entity \"NR_Division\" for hierarchy \"ALU:alu_op\|NR_Division:divider\"" {  } { { "src/alu/ALU.v" "divider" { Text "C:/Users/raele/ELEC374-CPU/src/alu/ALU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616358360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "src/datapath.v" "bus" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771616358467 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MDR MDR " "Node instance \"MDR\" instantiates undefined entity \"MDR\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "src/datapath.v" "MDR" { Text "C:/Users/raele/ELEC374-CPU/src/datapath.v" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1771616358487 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/raele/ELEC374-CPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/raele/ELEC374-CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616358644 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771616358861 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 20 14:39:18 2026 " "Processing ended: Fri Feb 20 14:39:18 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771616358861 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771616358861 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771616358861 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616358861 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771616359777 ""}
