../rtl/base/afu.json

# For now we force MPF to a particular platform.  This will be fixed later.
+define+MPF_PLATFORM_BDX

QI:../rtl/base/static_base_PAR_files.qsf

SI:$FPGA_BBB_CCI_SRC/BBB_cci_mpf/hw/sim/cci_mpf_sim_addenda.txt
SI:$FPGA_BBB_CCI_SRC/BBB_ccip_async/hw/sim/ccip_async_sim_addenda.txt

+incdir+../rtl/acc0
+incdir+../rtl/base
+incdir+../rtl/fam_gen

../rtl/base/csr_mgr.vh
../rtl/base/cci_mpf_app_conf.vh
../rtl/base/cci_mpf_app_conf_default.vh
../rtl/fam_gen/arbiter_controller_wr_req_tree_2.v
../rtl/fam_gen/fifo.v
../rtl/fam_gen/select_top_1.v
../rtl/fam_gen/arbiter.v
../rtl/fam_gen/select_top_2.v
../rtl/fam_gen/acc_management.v
../rtl/fam_gen/select_1.v
../rtl/fam_gen/select_2.v
../rtl/fam_gen/acc_0.v
../rtl/fam_gen/output_queue_controller.v
../rtl/fam_gen/dsm_controller.v
../rtl/fam_gen/arbiter_controller_rd_req_1.v
../rtl/fam_gen/conf_receiver.v
../rtl/fam_gen/acc_counter.v
../rtl/fam_gen/priority_encoder.v
../rtl/fam_gen/arbiter_controller_wr_req_2.v
../rtl/fam_gen/input_queue_controller.v
../rtl/fam_gen/arbiter_controller_rd_req_tree_1.v
../rtl/acc0/acc_user_0.v
../rtl/base/app_afu.sv
../rtl/base/cci_afu_with_mpf.sv
../rtl/base/csr_mgr.sv
