{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 10:53:15 2017 " "Info: Processing started: Fri Nov 10 10:53:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off plasma -c plasma " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off plasma -c plasma" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "plasma EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"plasma\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 7040 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 7041 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 7042 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "169 169 " "Critical Warning: No exact pin location assignment(s) for 169 pins of 169 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_write " "Info: Pin uart_write not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { uart_write } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 48 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[0] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[1] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[2] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[3] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[4] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Info: Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[5] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Info: Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[6] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Info: Pin address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[7] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[8\] " "Info: Pin address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[8] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[9\] " "Info: Pin address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[9] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[10\] " "Info: Pin address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[10] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[11\] " "Info: Pin address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[11] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[12\] " "Info: Pin address\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[12] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[13\] " "Info: Pin address\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[13] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[14\] " "Info: Pin address\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[14] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[15\] " "Info: Pin address\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[15] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[16\] " "Info: Pin address\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[16] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[17\] " "Info: Pin address\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[17] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[18\] " "Info: Pin address\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[18] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[19\] " "Info: Pin address\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[19] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[20\] " "Info: Pin address\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[20] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[21\] " "Info: Pin address\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[21] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[22\] " "Info: Pin address\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[22] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[23\] " "Info: Pin address\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[23] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[24\] " "Info: Pin address\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[24] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[25\] " "Info: Pin address\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[25] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[26\] " "Info: Pin address\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[26] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[27\] " "Info: Pin address\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[27] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[28\] " "Info: Pin address\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[28] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[29\] " "Info: Pin address\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[29] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[30\] " "Info: Pin address\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[30] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[31\] " "Info: Pin address\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { address[31] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 51 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_we\[0\] " "Info: Pin byte_we\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { byte_we[0] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 52 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { byte_we[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_we\[1\] " "Info: Pin byte_we\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { byte_we[1] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 52 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { byte_we[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_we\[2\] " "Info: Pin byte_we\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { byte_we[2] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 52 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { byte_we[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_we\[3\] " "Info: Pin byte_we\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { byte_we[3] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 52 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { byte_we[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[0\] " "Info: Pin data_write\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[0] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[1\] " "Info: Pin data_write\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[1] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[2\] " "Info: Pin data_write\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[2] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[3\] " "Info: Pin data_write\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[3] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[4\] " "Info: Pin data_write\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[4] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[5\] " "Info: Pin data_write\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[5] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[6\] " "Info: Pin data_write\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[6] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[7\] " "Info: Pin data_write\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[7] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[8\] " "Info: Pin data_write\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[8] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[9\] " "Info: Pin data_write\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[9] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[10\] " "Info: Pin data_write\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[10] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[11\] " "Info: Pin data_write\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[11] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[12\] " "Info: Pin data_write\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[12] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[13\] " "Info: Pin data_write\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[13] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[14\] " "Info: Pin data_write\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[14] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[15\] " "Info: Pin data_write\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[15] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[16\] " "Info: Pin data_write\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[16] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[17\] " "Info: Pin data_write\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[17] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[18\] " "Info: Pin data_write\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[18] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[19\] " "Info: Pin data_write\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[19] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[20\] " "Info: Pin data_write\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[20] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[21\] " "Info: Pin data_write\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[21] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[22\] " "Info: Pin data_write\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[22] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[23\] " "Info: Pin data_write\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[23] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[24\] " "Info: Pin data_write\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[24] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[25\] " "Info: Pin data_write\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[25] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[26\] " "Info: Pin data_write\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[26] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[27\] " "Info: Pin data_write\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[27] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[28\] " "Info: Pin data_write\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[28] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[29\] " "Info: Pin data_write\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[29] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[30\] " "Info: Pin data_write\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[30] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[31\] " "Info: Pin data_write\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_write[31] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[0\] " "Info: Pin gpio0_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[0] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[1\] " "Info: Pin gpio0_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[1] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[2\] " "Info: Pin gpio0_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[2] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[3\] " "Info: Pin gpio0_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[3] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[4\] " "Info: Pin gpio0_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[4] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[5\] " "Info: Pin gpio0_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[5] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[6\] " "Info: Pin gpio0_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[6] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[7\] " "Info: Pin gpio0_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[7] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[8\] " "Info: Pin gpio0_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[8] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[9\] " "Info: Pin gpio0_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[9] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[10\] " "Info: Pin gpio0_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[10] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[11\] " "Info: Pin gpio0_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[11] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[12\] " "Info: Pin gpio0_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[12] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[13\] " "Info: Pin gpio0_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[13] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[14\] " "Info: Pin gpio0_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[14] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[15\] " "Info: Pin gpio0_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[15] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[16\] " "Info: Pin gpio0_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[16] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[17\] " "Info: Pin gpio0_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[17] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[18\] " "Info: Pin gpio0_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[18] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[19\] " "Info: Pin gpio0_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[19] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[20\] " "Info: Pin gpio0_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[20] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[21\] " "Info: Pin gpio0_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[21] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[22\] " "Info: Pin gpio0_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[22] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[23\] " "Info: Pin gpio0_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[23] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[24\] " "Info: Pin gpio0_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[24] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[25\] " "Info: Pin gpio0_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[25] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[26\] " "Info: Pin gpio0_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[26] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[27\] " "Info: Pin gpio0_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[27] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[28\] " "Info: Pin gpio0_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[28] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[29\] " "Info: Pin gpio0_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[29] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[30\] " "Info: Pin gpio0_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[30] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio0_out\[31\] " "Info: Pin gpio0_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpio0_out[31] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio0_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { clk } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1708 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { reset } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 46 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_pause_in " "Info: Pin mem_pause_in not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { mem_pause_in } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 55 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_pause_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[31\] " "Info: Pin gpioA_in\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[31] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1669 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[31\] " "Info: Pin data_read\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[31] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[29\] " "Info: Pin data_read\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[29] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[29\] " "Info: Pin gpioA_in\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[29] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[28\] " "Info: Pin data_read\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[28] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[28\] " "Info: Pin gpioA_in\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[28] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[27\] " "Info: Pin data_read\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[27] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[27\] " "Info: Pin gpioA_in\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[27] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[26\] " "Info: Pin data_read\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[26] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[26\] " "Info: Pin gpioA_in\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[26] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[5\] " "Info: Pin data_read\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[5] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[5\] " "Info: Pin gpioA_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[5] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[4\] " "Info: Pin data_read\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[4] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[4\] " "Info: Pin gpioA_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[4] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[30\] " "Info: Pin data_read\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[30] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[30\] " "Info: Pin gpioA_in\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[30] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1668 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[3\] " "Info: Pin data_read\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[3] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[3\] " "Info: Pin gpioA_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[3] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[2\] " "Info: Pin data_read\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[2] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[2\] " "Info: Pin gpioA_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[2] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[1\] " "Info: Pin data_read\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[1] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[1\] " "Info: Pin gpioA_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[1] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[18\] " "Info: Pin data_read\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[18] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[18\] " "Info: Pin gpioA_in\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[18] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[23\] " "Info: Pin data_read\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[23] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[23\] " "Info: Pin gpioA_in\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[23] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[17\] " "Info: Pin data_read\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[17] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[17\] " "Info: Pin gpioA_in\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[17] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[16\] " "Info: Pin data_read\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[16] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[16\] " "Info: Pin gpioA_in\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[16] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[20\] " "Info: Pin data_read\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[20] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[20\] " "Info: Pin gpioA_in\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[20] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[19\] " "Info: Pin data_read\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[19] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[19\] " "Info: Pin gpioA_in\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[19] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[0\] " "Info: Pin data_read\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[0] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[0\] " "Info: Pin gpioA_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[0] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[25\] " "Info: Pin data_read\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[25] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[25\] " "Info: Pin gpioA_in\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[25] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[15\] " "Info: Pin data_read\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[15] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[15\] " "Info: Pin gpioA_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[15] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[24\] " "Info: Pin data_read\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[24] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[24\] " "Info: Pin gpioA_in\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[24] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[14\] " "Info: Pin data_read\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[14] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[14\] " "Info: Pin gpioA_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[14] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[13\] " "Info: Pin data_read\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[13] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[13\] " "Info: Pin gpioA_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[13] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[11\] " "Info: Pin data_read\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[11] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[11\] " "Info: Pin gpioA_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[11] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[21\] " "Info: Pin data_read\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[21] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[21\] " "Info: Pin gpioA_in\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[21] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[12\] " "Info: Pin data_read\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[12] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[12\] " "Info: Pin gpioA_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[12] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[22\] " "Info: Pin data_read\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[22] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[22\] " "Info: Pin gpioA_in\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[22] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[6\] " "Info: Pin data_read\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[6] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[6\] " "Info: Pin gpioA_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[6] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[7\] " "Info: Pin data_read\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[7] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[7\] " "Info: Pin gpioA_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[7] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[8\] " "Info: Pin data_read\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[8] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[8\] " "Info: Pin gpioA_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[8] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[9\] " "Info: Pin data_read\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[9] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[9\] " "Info: Pin gpioA_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[9] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[10\] " "Info: Pin data_read\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { data_read[10] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 54 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpioA_in\[10\] " "Info: Pin gpioA_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { gpioA_in[10] } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_read " "Info: Pin uart_read not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { uart_read } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 49 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { clk } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1708 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mlite_cpu:u1_cpu\|reset " "Info: Destination node mlite_cpu:u1_cpu\|reset" {  } { { "mlite_cpu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mlite_cpu.vhd" 145 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1422 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { reset } } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 46 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1709 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mlite_cpu:u1_cpu\|reset  " "Info: Automatically promoted node mlite_cpu:u1_cpu\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[2\]~7 " "Info: Destination node mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[2\]~7" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[2]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 4366 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[3\]~9 " "Info: Destination node mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[3\]~9" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[3]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 4409 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[4\]~11 " "Info: Destination node mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[4\]~11" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[4]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 4445 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[5\]~13 " "Info: Destination node mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[5\]~13" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[5]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 4475 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[6\]~15 " "Info: Destination node mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[6\]~15" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[6]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 4501 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[7\]~16 " "Info: Destination node mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[7\]~16" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[7]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 4523 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[8\]~18 " "Info: Destination node mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[8\]~18" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[8]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 4551 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[9\]~20 " "Info: Destination node mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[9\]~20" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[9]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 4573 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[10\]~22 " "Info: Destination node mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[10\]~22" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[10]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 4592 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[11\]~24 " "Info: Destination node mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[11\]~24" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[11]~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 4612 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mlite_cpu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mlite_cpu.vhd" 145 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/projects/cis3/lab03/plasma_2/" 0 { } { { 0 { 0 ""} 0 1422 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "167 unused 3.3V 66 101 0 " "Info: Number of I/O pins in group: 167 (unused VREF, 3.3V VCCIO, 66 input, 101 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "26.641 ns register memory " "Info: Estimated most critical path is register to memory delay of 26.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|alu_funcD\[3\] 1 REG LAB_X20_Y22 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X20_Y22; Fanout = 36; REG Node = 'mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|alu_funcD\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] } "NODE_NAME" } } { "pipeline.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/pipeline.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.150 ns) 0.814 ns mlite_cpu:u1_cpu\|alu:u6_alu\|Equal0~0 2 COMB LAB_X21_Y22 64 " "Info: 2: + IC(0.664 ns) + CELL(0.150 ns) = 0.814 ns; Loc. = LAB_X21_Y22; Fanout = 64; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.814 ns" { mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] mlite_cpu:u1_cpu|alu:u6_alu|Equal0~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 1.570 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~0 3 COMB LAB_X22_Y22 2 " "Info: 3: + IC(0.481 ns) + CELL(0.275 ns) = 1.570 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.756 ns" { mlite_cpu:u1_cpu|alu:u6_alu|Equal0~0 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.135 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~1 4 COMB LAB_X22_Y22 2 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 2.135 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~0 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.696 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~2 5 COMB LAB_X22_Y22 2 " "Info: 5: + IC(0.290 ns) + CELL(0.271 ns) = 2.696 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~1 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 3.257 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~3 6 COMB LAB_X22_Y22 2 " "Info: 6: + IC(0.290 ns) + CELL(0.271 ns) = 3.257 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~2 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 3.818 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~4 7 COMB LAB_X22_Y22 2 " "Info: 7: + IC(0.290 ns) + CELL(0.271 ns) = 3.818 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~3 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 4.379 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~5 8 COMB LAB_X22_Y22 2 " "Info: 8: + IC(0.290 ns) + CELL(0.271 ns) = 4.379 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~4 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 4.940 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~6 9 COMB LAB_X22_Y22 2 " "Info: 9: + IC(0.290 ns) + CELL(0.271 ns) = 4.940 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~5 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 5.501 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~7 10 COMB LAB_X22_Y22 2 " "Info: 10: + IC(0.290 ns) + CELL(0.271 ns) = 5.501 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~6 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 6.062 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~8 11 COMB LAB_X22_Y22 2 " "Info: 11: + IC(0.290 ns) + CELL(0.271 ns) = 6.062 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~7 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 6.623 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~9 12 COMB LAB_X22_Y22 2 " "Info: 12: + IC(0.290 ns) + CELL(0.271 ns) = 6.623 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~8 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 7.184 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~10 13 COMB LAB_X22_Y22 2 " "Info: 13: + IC(0.290 ns) + CELL(0.271 ns) = 7.184 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~9 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 7.745 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~11 14 COMB LAB_X22_Y22 2 " "Info: 14: + IC(0.290 ns) + CELL(0.271 ns) = 7.745 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~10 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 8.306 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~12 15 COMB LAB_X22_Y22 2 " "Info: 15: + IC(0.290 ns) + CELL(0.271 ns) = 8.306 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~12'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~11 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 8.867 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~13 16 COMB LAB_X22_Y22 2 " "Info: 16: + IC(0.290 ns) + CELL(0.271 ns) = 8.867 ns; Loc. = LAB_X22_Y22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~13'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~12 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.271 ns) 9.905 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~14 17 COMB LAB_X21_Y23 2 " "Info: 17: + IC(0.767 ns) + CELL(0.271 ns) = 9.905 ns; Loc. = LAB_X21_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~14'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.038 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~13 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 10.466 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~15 18 COMB LAB_X21_Y23 2 " "Info: 18: + IC(0.290 ns) + CELL(0.271 ns) = 10.466 ns; Loc. = LAB_X21_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~15'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~14 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 11.027 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~16 19 COMB LAB_X21_Y23 2 " "Info: 19: + IC(0.290 ns) + CELL(0.271 ns) = 11.027 ns; Loc. = LAB_X21_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~16'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~15 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 11.588 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~17 20 COMB LAB_X21_Y23 2 " "Info: 20: + IC(0.290 ns) + CELL(0.271 ns) = 11.588 ns; Loc. = LAB_X21_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~16 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 12.149 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~18 21 COMB LAB_X21_Y23 2 " "Info: 21: + IC(0.290 ns) + CELL(0.271 ns) = 12.149 ns; Loc. = LAB_X21_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~18'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~17 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 12.710 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~19 22 COMB LAB_X21_Y23 2 " "Info: 22: + IC(0.290 ns) + CELL(0.271 ns) = 12.710 ns; Loc. = LAB_X21_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~19'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~18 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 13.271 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~20 23 COMB LAB_X21_Y23 2 " "Info: 23: + IC(0.290 ns) + CELL(0.271 ns) = 13.271 ns; Loc. = LAB_X21_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~19 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.271 ns) 14.023 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~21 24 COMB LAB_X22_Y23 2 " "Info: 24: + IC(0.481 ns) + CELL(0.271 ns) = 14.023 ns; Loc. = LAB_X22_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~21'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.752 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~20 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 14.584 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~22 25 COMB LAB_X22_Y23 2 " "Info: 25: + IC(0.290 ns) + CELL(0.271 ns) = 14.584 ns; Loc. = LAB_X22_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~22'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~21 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 15.145 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~23 26 COMB LAB_X22_Y23 2 " "Info: 26: + IC(0.290 ns) + CELL(0.271 ns) = 15.145 ns; Loc. = LAB_X22_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~23'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~22 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 15.706 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~24 27 COMB LAB_X22_Y23 2 " "Info: 27: + IC(0.290 ns) + CELL(0.271 ns) = 15.706 ns; Loc. = LAB_X22_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~24'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~23 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 16.267 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~25 28 COMB LAB_X22_Y23 2 " "Info: 28: + IC(0.290 ns) + CELL(0.271 ns) = 16.267 ns; Loc. = LAB_X22_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~25'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~24 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 16.828 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~26 29 COMB LAB_X22_Y23 2 " "Info: 29: + IC(0.290 ns) + CELL(0.271 ns) = 16.828 ns; Loc. = LAB_X22_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~26'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~25 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 17.389 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~27 30 COMB LAB_X22_Y23 2 " "Info: 30: + IC(0.290 ns) + CELL(0.271 ns) = 17.389 ns; Loc. = LAB_X22_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~27'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~26 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 17.950 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~28 31 COMB LAB_X22_Y23 2 " "Info: 31: + IC(0.290 ns) + CELL(0.271 ns) = 17.950 ns; Loc. = LAB_X22_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~28'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~27 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 18.511 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~29 32 COMB LAB_X22_Y23 2 " "Info: 32: + IC(0.290 ns) + CELL(0.271 ns) = 18.511 ns; Loc. = LAB_X22_Y23; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~29'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~28 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 19.076 ns mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~195 33 COMB LAB_X22_Y23 1 " "Info: 33: + IC(0.290 ns) + CELL(0.275 ns) = 19.076 ns; Loc. = LAB_X22_Y23; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~195'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~29 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~195 } "NODE_NAME" } } { "alu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/alu.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 19.641 ns mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~184 34 COMB LAB_X22_Y23 1 " "Info: 34: + IC(0.415 ns) + CELL(0.150 ns) = 19.641 ns; Loc. = LAB_X22_Y23; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~184'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~195 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~184 } "NODE_NAME" } } { "alu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/alu.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 20.206 ns mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~185 35 COMB LAB_X22_Y23 1 " "Info: 35: + IC(0.290 ns) + CELL(0.275 ns) = 20.206 ns; Loc. = LAB_X22_Y23; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~185'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~184 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~185 } "NODE_NAME" } } { "alu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/alu.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 20.771 ns mlite_cpu:u1_cpu\|c_bus\[30\]~159 36 COMB LAB_X22_Y23 3 " "Info: 36: + IC(0.127 ns) + CELL(0.438 ns) = 20.771 ns; Loc. = LAB_X22_Y23; Fanout = 3; COMB Node = 'mlite_cpu:u1_cpu\|c_bus\[30\]~159'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~185 mlite_cpu:u1_cpu|c_bus[30]~159 } "NODE_NAME" } } { "mlite_cpu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mlite_cpu.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.149 ns) 21.827 ns mlite_cpu:u1_cpu\|c_bus\[30\]~161 37 COMB LAB_X23_Y20 3 " "Info: 37: + IC(0.907 ns) + CELL(0.149 ns) = 21.827 ns; Loc. = LAB_X23_Y20; Fanout = 3; COMB Node = 'mlite_cpu:u1_cpu\|c_bus\[30\]~161'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.056 ns" { mlite_cpu:u1_cpu|c_bus[30]~159 mlite_cpu:u1_cpu|c_bus[30]~161 } "NODE_NAME" } } { "mlite_cpu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mlite_cpu.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.275 ns) 22.869 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~50 38 COMB LAB_X23_Y21 1 " "Info: 38: + IC(0.767 ns) + CELL(0.275 ns) = 22.869 ns; Loc. = LAB_X23_Y21; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~50'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.042 ns" { mlite_cpu:u1_cpu|c_bus[30]~161 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~50 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 23.434 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~51 39 COMB LAB_X23_Y21 1 " "Info: 39: + IC(0.290 ns) + CELL(0.275 ns) = 23.434 ns; Loc. = LAB_X23_Y21; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~51'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~50 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~51 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 23.999 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~52 40 COMB LAB_X23_Y21 5 " "Info: 40: + IC(0.415 ns) + CELL(0.150 ns) = 23.999 ns; Loc. = LAB_X23_Y21; Fanout = 5; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~52'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~51 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~52 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 24.755 ns ram:u2_ram\|write_byte_enable_tmp\[3\]~0 41 COMB LAB_X24_Y21 8 " "Info: 41: + IC(0.606 ns) + CELL(0.150 ns) = 24.755 ns; Loc. = LAB_X24_Y21; Fanout = 8; COMB Node = 'ram:u2_ram\|write_byte_enable_tmp\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.756 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~52 ram:u2_ram|write_byte_enable_tmp[3]~0 } "NODE_NAME" } } { "ram.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/ram.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.309 ns) 26.641 ns ram:u2_ram\|lpm_ram_dq:\\altera_ram:lpm_ram_io_component0\|altram:sram\|altsyncram:ram_block\|altsyncram_5k91:auto_generated\|ram_block1a6~porta_we_reg 42 MEM M4K_X13_Y22 1 " "Info: 42: + IC(1.577 ns) + CELL(0.309 ns) = 26.641 ns; Loc. = M4K_X13_Y22; Fanout = 1; MEM Node = 'ram:u2_ram\|lpm_ram_dq:\\altera_ram:lpm_ram_io_component0\|altram:sram\|altsyncram:ram_block\|altsyncram_5k91:auto_generated\|ram_block1a6~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.886 ns" { ram:u2_ram|write_byte_enable_tmp[3]~0 ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a6~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_5k91.tdf" "" { Text "X:/projects/cis3/lab03/plasma_2/db/altsyncram_5k91.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.609 ns ( 39.82 % ) " "Info: Total cell delay = 10.609 ns ( 39.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.032 ns ( 60.18 % ) " "Info: Total interconnect delay = 16.032 ns ( 60.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "26.641 ns" { mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[3] mlite_cpu:u1_cpu|alu:u6_alu|Equal0~0 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~0 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~1 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~2 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~3 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~4 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~5 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~6 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~7 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~8 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~9 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~10 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~11 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~12 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~13 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~14 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~15 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~16 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~17 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~18 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~19 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~20 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~21 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~22 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~23 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~24 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~25 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~26 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~27 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~28 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~29 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~195 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~184 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~185 mlite_cpu:u1_cpu|c_bus[30]~159 mlite_cpu:u1_cpu|c_bus[30]~161 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~50 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~51 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~52 ram:u2_ram|write_byte_enable_tmp[3]~0 ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component0|altram:sram|altsyncram:ram_block|altsyncram_5k91:auto_generated|ram_block1a6~porta_we_reg } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 53% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "101 " "Warning: Found 101 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_write 0 " "Info: Pin \"uart_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[0\] 0 " "Info: Pin \"address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[1\] 0 " "Info: Pin \"address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[2\] 0 " "Info: Pin \"address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[3\] 0 " "Info: Pin \"address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[4\] 0 " "Info: Pin \"address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[5\] 0 " "Info: Pin \"address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[6\] 0 " "Info: Pin \"address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[7\] 0 " "Info: Pin \"address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[8\] 0 " "Info: Pin \"address\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[9\] 0 " "Info: Pin \"address\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[10\] 0 " "Info: Pin \"address\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[11\] 0 " "Info: Pin \"address\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[12\] 0 " "Info: Pin \"address\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[13\] 0 " "Info: Pin \"address\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[14\] 0 " "Info: Pin \"address\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[15\] 0 " "Info: Pin \"address\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[16\] 0 " "Info: Pin \"address\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[17\] 0 " "Info: Pin \"address\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[18\] 0 " "Info: Pin \"address\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[19\] 0 " "Info: Pin \"address\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[20\] 0 " "Info: Pin \"address\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[21\] 0 " "Info: Pin \"address\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[22\] 0 " "Info: Pin \"address\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[23\] 0 " "Info: Pin \"address\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[24\] 0 " "Info: Pin \"address\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[25\] 0 " "Info: Pin \"address\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[26\] 0 " "Info: Pin \"address\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[27\] 0 " "Info: Pin \"address\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[28\] 0 " "Info: Pin \"address\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[29\] 0 " "Info: Pin \"address\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[30\] 0 " "Info: Pin \"address\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[31\] 0 " "Info: Pin \"address\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "byte_we\[0\] 0 " "Info: Pin \"byte_we\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "byte_we\[1\] 0 " "Info: Pin \"byte_we\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "byte_we\[2\] 0 " "Info: Pin \"byte_we\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "byte_we\[3\] 0 " "Info: Pin \"byte_we\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[0\] 0 " "Info: Pin \"data_write\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[1\] 0 " "Info: Pin \"data_write\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[2\] 0 " "Info: Pin \"data_write\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[3\] 0 " "Info: Pin \"data_write\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[4\] 0 " "Info: Pin \"data_write\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[5\] 0 " "Info: Pin \"data_write\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[6\] 0 " "Info: Pin \"data_write\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[7\] 0 " "Info: Pin \"data_write\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[8\] 0 " "Info: Pin \"data_write\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[9\] 0 " "Info: Pin \"data_write\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[10\] 0 " "Info: Pin \"data_write\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[11\] 0 " "Info: Pin \"data_write\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[12\] 0 " "Info: Pin \"data_write\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[13\] 0 " "Info: Pin \"data_write\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[14\] 0 " "Info: Pin \"data_write\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[15\] 0 " "Info: Pin \"data_write\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[16\] 0 " "Info: Pin \"data_write\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[17\] 0 " "Info: Pin \"data_write\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[18\] 0 " "Info: Pin \"data_write\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[19\] 0 " "Info: Pin \"data_write\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[20\] 0 " "Info: Pin \"data_write\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[21\] 0 " "Info: Pin \"data_write\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[22\] 0 " "Info: Pin \"data_write\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[23\] 0 " "Info: Pin \"data_write\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[24\] 0 " "Info: Pin \"data_write\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[25\] 0 " "Info: Pin \"data_write\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[26\] 0 " "Info: Pin \"data_write\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[27\] 0 " "Info: Pin \"data_write\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[28\] 0 " "Info: Pin \"data_write\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[29\] 0 " "Info: Pin \"data_write\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[30\] 0 " "Info: Pin \"data_write\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_write\[31\] 0 " "Info: Pin \"data_write\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[0\] 0 " "Info: Pin \"gpio0_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[1\] 0 " "Info: Pin \"gpio0_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[2\] 0 " "Info: Pin \"gpio0_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[3\] 0 " "Info: Pin \"gpio0_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[4\] 0 " "Info: Pin \"gpio0_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[5\] 0 " "Info: Pin \"gpio0_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[6\] 0 " "Info: Pin \"gpio0_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[7\] 0 " "Info: Pin \"gpio0_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[8\] 0 " "Info: Pin \"gpio0_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[9\] 0 " "Info: Pin \"gpio0_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[10\] 0 " "Info: Pin \"gpio0_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[11\] 0 " "Info: Pin \"gpio0_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[12\] 0 " "Info: Pin \"gpio0_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[13\] 0 " "Info: Pin \"gpio0_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[14\] 0 " "Info: Pin \"gpio0_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[15\] 0 " "Info: Pin \"gpio0_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[16\] 0 " "Info: Pin \"gpio0_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[17\] 0 " "Info: Pin \"gpio0_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[18\] 0 " "Info: Pin \"gpio0_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[19\] 0 " "Info: Pin \"gpio0_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[20\] 0 " "Info: Pin \"gpio0_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[21\] 0 " "Info: Pin \"gpio0_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[22\] 0 " "Info: Pin \"gpio0_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[23\] 0 " "Info: Pin \"gpio0_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[24\] 0 " "Info: Pin \"gpio0_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[25\] 0 " "Info: Pin \"gpio0_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[26\] 0 " "Info: Pin \"gpio0_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[27\] 0 " "Info: Pin \"gpio0_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[28\] 0 " "Info: Pin \"gpio0_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[29\] 0 " "Info: Pin \"gpio0_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[30\] 0 " "Info: Pin \"gpio0_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio0_out\[31\] 0 " "Info: Pin \"gpio0_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/projects/cis3/lab03/plasma_2/plasma.fit.smsg " "Info: Generated suppressed messages file X:/projects/cis3/lab03/plasma_2/plasma.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Info: Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 10:53:31 2017 " "Info: Processing ended: Fri Nov 10 10:53:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
