Synopsys Lattice Technology Pre-mapping, Version maplat, Build 401R, Built May 25 2012 11:07:37
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03L 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@L: D:\Workspace\Heracles\Firmware\MachXO2\Heracles\Heracles_Heracles_scck.rpt 
Printing clock  summary report in "D:\Workspace\Heracles\Firmware\MachXO2\Heracles\Heracles_Heracles_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 105MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)



Clock Summary
**************

Start      Requested     Requested     Clock      Clock          
Clock      Frequency     Period        Type       Group          
-----------------------------------------------------------------
System     1.0 MHz       1000.000      system     system_clkgroup
=================================================================

syn_allowed_resources : blockrams=7  set on top level netlist StepperChannel_tb

Finished Pre Mapping Phase. (Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 132MB)

Pre-mapping successful!

At Mapper Exit (Time elapsed 0h:00m:00s; Memory used current: 66MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 04 20:05:03 2012

###########################################################]
