// Seed: 45951853
module module_0 (
    input wire id_0,
    output wire module_0,
    input wor id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wand id_9
    , id_13,
    output supply0 id_10,
    input wand id_11
);
  wire id_14 = id_13;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  wor   id_2
    , id_5,
    output tri   id_3
    , id_6
);
  assign id_3 = id_2;
  xor (id_3, id_2, id_6, id_5);
  module_0(
      id_2, id_3, id_2, id_3, id_3, id_2, id_3, id_0, id_2, id_1, id_3, id_1
  );
endmodule
