#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 05:48:13 2025
# Process ID: 102393
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2852.600 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.078 ; gain = 114.961 ; free physical = 581906 ; free virtual = 670571
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 102404
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.566 ; gain = 391.625 ; free physical = 589238 ; free virtual = 677903
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3205.566 ; gain = 773.625 ; free physical = 598044 ; free virtual = 686715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3205.566 ; gain = 773.625 ; free physical = 598637 ; free virtual = 687307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3213.570 ; gain = 781.629 ; free physical = 598635 ; free virtual = 687305
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3937.758 ; gain = 1505.816 ; free physical = 596364 ; free virtual = 685039
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               16 Bit    Registers := 1290  
	               12 Bit    Registers := 270   
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1441  
	   2 Input   15 Bit        Muxes := 1494  
	   2 Input   12 Bit        Muxes := 1916  
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_i_reg_57786_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_reg_58036_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i312_i_reg_60086_reg[15]' (FDE) to 'agg_tmp_i311_i_i945_i_i_reg_60006_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i_i628_i_reg_60076_reg[15]' (FDE) to 'agg_tmp_i311_i_i945_i_i_reg_60006_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i_i_i_reg_57766_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_reg_58036_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i313_i_i_reg_60036_reg[15]' (FDE) to 'agg_tmp_i311_i_i945_i_i_reg_60006_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i_reg_57716_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_reg_58036_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i_i_i_reg_59986_reg[15]' (FDE) to 'agg_tmp_i311_i_i945_i_i_reg_60006_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i_i_reg_59976_reg[15]' (FDE) to 'agg_tmp_i311_i_i945_i_i_reg_60006_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i_reg_57626_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_reg_58036_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_reg_57616_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_reg_58036_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21410_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i_i_reg_57606_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_reg_58036_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_21544_reg[15]' (FDE) to 'reg_21532_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i_i_reg_57596_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_reg_58036_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21532_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i_reg_57586_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_reg_58036_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i_i945_i_i_reg_60006_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_reg_57706_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_reg_58036_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i_i_reg_57726_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i_reg_58036_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i456_i_i_1_reg_59501_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i456_i_i_reg_59496_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59341_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_reg_59336_reg[15]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[6]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_1_reg_59291_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i220_i_reg_59286_reg[15]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[4]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[5]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i380_i_1_reg_59211_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i380_i_reg_59206_reg[15]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_1_reg_58671_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i_i_reg_58666_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i_i_1_reg_58371_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i_i_1_reg_58371_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i_i_1_reg_58371_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i_i_1_reg_58371_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i_i_1_reg_58371_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i_i_1_reg_58371_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i_i_1_reg_58371_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i_i_1_reg_58371_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i_i_1_reg_58371_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i_i_1_reg_58371_reg[10]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i_i_1_reg_58371_reg[11]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i_i_reg_58366_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i_i_1_reg_58351_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i_i_1_reg_58321_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_1_reg_58321_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_1_reg_58361_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_1_reg_58361_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i853_i_i_1_reg_58331_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i855_i_i_1_reg_58341_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i_1_reg_58341_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i_i_1_reg_58351_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i_i_1_reg_58351_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i_i_1_reg_58321_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_1_reg_58321_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_1_reg_58361_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_1_reg_58361_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i853_i_i_1_reg_58331_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i855_i_i_1_reg_58341_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i_i_1_reg_58351_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i_i_1_reg_58351_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i_i_1_reg_58321_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_1_reg_58361_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_1_reg_58361_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i853_i_i_1_reg_58331_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i219_i_i853_i_i_1_reg_58331_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i855_i_i_1_reg_58341_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i221_i_i855_i_i_1_reg_58341_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i_i_1_reg_58351_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i_i_1_reg_58321_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_1_reg_58361_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i853_i_i_1_reg_58331_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i855_i_i_1_reg_58341_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_reg_58316_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i819_i_i_1_reg_58351_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i_i_1_reg_58351_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i895_i_i_1_reg_58321_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i895_i_i_1_reg_58321_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_1_reg_58361_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_1_reg_58361_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i853_i_i_1_reg_58331_reg[6]' (FDE) to 'agg_tmp_i_i65_i_i219_i_i853_i_i_1_reg_58331_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i_i1055_i_i_reg_58236_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21496_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i_i_i_reg_58086_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i261_i_i262_i_reg_59276_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i_i_reg_57816_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i_i_i1090_i_1_reg_58861_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21556_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i_i_reg_58726_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21472_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i312_i_i_i_reg_60126_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i1243_i_i_reg_58146_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i420_i_i_1_reg_59511_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i_i1244_i_1_reg_58781_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i739_i_i_reg_58386_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i_i_i_reg_58106_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21508_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i628_i_i_reg_60106_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i33_i_i_i_1_reg_58131_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i609_i609_i_i_reg_58456_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i_i_i_reg_57966_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i106_i_i_i_reg_59826_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:31 . Memory (MB): peak = 4111.879 ; gain = 1679.938 ; free physical = 566135 ; free virtual = 654871
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:10 . Memory (MB): peak = 4111.926 ; gain = 1679.984 ; free physical = 581841 ; free virtual = 670632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_5_4_U0/agg_tmp3_i_i67_i_i_i535_i_i_i_1_reg_57911_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_5_4_U0/agg_tmp_i31_i_i_i_i_i1207_i_i_1_reg_58161_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_5_4_U0/agg_tmp3_i33_i33_i33_i_i347_i_i_i_1_reg_58001_reg[6] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:02:16 . Memory (MB): peak = 4131.859 ; gain = 1699.918 ; free physical = 574148 ; free virtual = 662949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:32 . Memory (MB): peak = 4151.391 ; gain = 1719.449 ; free physical = 584606 ; free virtual = 673457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:33 . Memory (MB): peak = 4151.391 ; gain = 1719.449 ; free physical = 583920 ; free virtual = 672771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:37 . Memory (MB): peak = 4151.391 ; gain = 1719.449 ; free physical = 573745 ; free virtual = 662596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:02:37 . Memory (MB): peak = 4151.391 ; gain = 1719.449 ; free physical = 573087 ; free virtual = 661938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:23 ; elapsed = 00:02:59 . Memory (MB): peak = 4151.391 ; gain = 1719.449 ; free physical = 572746 ; free virtual = 661597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:02:59 . Memory (MB): peak = 4151.391 ; gain = 1719.449 ; free physical = 572548 ; free virtual = 661399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1494|
|3     |LUT1   |   124|
|4     |LUT2   |  4683|
|5     |LUT3   |  4625|
|6     |LUT4   | 17094|
|7     |LUT5   | 20876|
|8     |LUT6   | 16374|
|9     |MUXF7  |   129|
|10    |FDRE   | 21707|
|11    |FDSE   |    16|
|12    |IBUF   | 16004|
|13    |OBUF   |    88|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                   |Cells  |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                         | 103215|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |     75|
|3     |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w16_d2_S                                                  |     69|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                              |hls_dummy_fifo_w16_d2_S_ShiftReg_7                                       |     61|
|5     |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w16_d2_S_0                                                |     69|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                              |hls_dummy_fifo_w16_d2_S_ShiftReg_6                                       |     61|
|7     |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w16_d2_S_1                                                |     75|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                              |hls_dummy_fifo_w16_d2_S_ShiftReg_5                                       |     61|
|9     |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w16_d2_S_2                                                |     74|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                              |hls_dummy_fifo_w16_d2_S_ShiftReg_4                                       |     61|
|11    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w16_d2_S_3                                                |     70|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                              |hls_dummy_fifo_w16_d2_S_ShiftReg                                         |     61|
|13    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_5_4 |  86685|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:03:00 . Memory (MB): peak = 4151.391 ; gain = 1719.449 ; free physical = 574341 ; free virtual = 663192
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:27 ; elapsed = 00:03:02 . Memory (MB): peak = 4155.301 ; gain = 1723.359 ; free physical = 597697 ; free virtual = 686548
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:03:02 . Memory (MB): peak = 4155.301 ; gain = 1723.359 ; free physical = 597700 ; free virtual = 686539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4175.375 ; gain = 0.000 ; free physical = 584687 ; free virtual = 673526
INFO: [Netlist 29-17] Analyzing 17628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_5_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4435.898 ; gain = 0.000 ; free physical = 597621 ; free virtual = 686460
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 16004 instances

Synth Design complete | Checksum: b7a65679
INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:03:29 . Memory (MB): peak = 4435.898 ; gain = 2027.820 ; free physical = 596597 ; free virtual = 685436
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16563.069; main = 3720.590; forked = 13294.990
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21597.406; main = 4435.902; forked = 17446.012
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4499.930 ; gain = 64.031 ; free physical = 596544 ; free virtual = 685383

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 100654386

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4599.320 ; gain = 99.391 ; free physical = 583272 ; free virtual = 672111

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 46 inverters resulting in an inversion of 1068 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6a8543d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4769.273 ; gain = 0.000 ; free physical = 588113 ; free virtual = 676952
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 56 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cb4c4f31

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4769.273 ; gain = 0.000 ; free physical = 585699 ; free virtual = 674538
INFO: [Opt 31-389] Phase Constant propagation created 23 cells and removed 49 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 83fadbc7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4769.273 ; gain = 0.000 ; free physical = 593459 ; free virtual = 682298
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: c86a7b3b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4769.273 ; gain = 0.000 ; free physical = 597249 ; free virtual = 686088
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 16a6fe394

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4769.273 ; gain = 0.000 ; free physical = 596285 ; free virtual = 685124
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              56  |                                              0  |
|  Constant propagation         |              23  |              49  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 153ec8e43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4769.273 ; gain = 0.000 ; free physical = 595691 ; free virtual = 684531

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 153ec8e43

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4769.273 ; gain = 0.000 ; free physical = 592815 ; free virtual = 681654

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 153ec8e43

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4769.273 ; gain = 0.000 ; free physical = 592773 ; free virtual = 681612

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4769.273 ; gain = 0.000 ; free physical = 592681 ; free virtual = 681520
Ending Netlist Obfuscation Task | Checksum: 153ec8e43

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4769.273 ; gain = 0.000 ; free physical = 592631 ; free virtual = 681470
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 4769.273 ; gain = 333.375 ; free physical = 592624 ; free virtual = 681463
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 05:52:23 2025...
