

================================================================
== Vitis HLS Report for 'rx_ringbuffer_header'
================================================================
* Date:           Thu Nov 10 17:24:52 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74  |rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83  |rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      94|     138|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     339|    -|
|Register         |        -|     -|     273|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     367|     479|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74  |rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1  |        0|   0|  47|  69|    0|
    |grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83  |rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2  |        0|   0|  47|  69|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |Total                                                    |                                               |        0|   0|  94| 138|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  97|         19|    1|         19|
    |ap_done            |   9|          2|    1|          2|
    |ap_return_0        |   9|          2|   64|        128|
    |ap_return_1        |   9|          2|   64|        128|
    |m_axi_ps_ARADDR    |  26|          5|   64|        320|
    |m_axi_ps_ARBURST   |  14|          3|    2|          6|
    |m_axi_ps_ARCACHE   |  14|          3|    4|         12|
    |m_axi_ps_ARID      |  14|          3|    1|          3|
    |m_axi_ps_ARLEN     |  20|          4|   32|        128|
    |m_axi_ps_ARLOCK    |  14|          3|    2|          6|
    |m_axi_ps_ARPROT    |  14|          3|    3|          9|
    |m_axi_ps_ARQOS     |  14|          3|    4|         12|
    |m_axi_ps_ARREGION  |  14|          3|    4|         12|
    |m_axi_ps_ARSIZE    |  14|          3|    3|          9|
    |m_axi_ps_ARUSER    |  14|          3|    1|          3|
    |m_axi_ps_ARVALID   |  20|          4|    1|          4|
    |m_axi_ps_RREADY    |  14|          3|    1|          3|
    |ps_blk_n_AR        |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 339|         70|  253|        806|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |  18|   0|   18|          0|
    |ap_done_reg                                                           |   1|   0|    1|          0|
    |ap_return_0_preg                                                      |  64|   0|   64|          0|
    |ap_return_1_preg                                                      |  64|   0|   64|          0|
    |grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_start_reg  |   1|   0|    1|          0|
    |grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln28_reg_149                                                    |  62|   0|   62|          0|
    |trunc_ln32_reg_164                                                    |  62|   0|   62|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 273|   0|  273|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  rx_ringbuffer_header|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  rx_ringbuffer_header|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  rx_ringbuffer_header|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  rx_ringbuffer_header|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  rx_ringbuffer_header|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  rx_ringbuffer_header|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  rx_ringbuffer_header|  return value|
|ap_return_0          |  out|   64|  ap_ctrl_hs|  rx_ringbuffer_header|  return value|
|ap_return_1          |  out|   64|  ap_ctrl_hs|  rx_ringbuffer_header|  return value|
|m_axi_ps_AWVALID     |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_AWREADY     |   in|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_AWADDR      |  out|   64|       m_axi|                    ps|       pointer|
|m_axi_ps_AWID        |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_AWLEN       |  out|   32|       m_axi|                    ps|       pointer|
|m_axi_ps_AWSIZE      |  out|    3|       m_axi|                    ps|       pointer|
|m_axi_ps_AWBURST     |  out|    2|       m_axi|                    ps|       pointer|
|m_axi_ps_AWLOCK      |  out|    2|       m_axi|                    ps|       pointer|
|m_axi_ps_AWCACHE     |  out|    4|       m_axi|                    ps|       pointer|
|m_axi_ps_AWPROT      |  out|    3|       m_axi|                    ps|       pointer|
|m_axi_ps_AWQOS       |  out|    4|       m_axi|                    ps|       pointer|
|m_axi_ps_AWREGION    |  out|    4|       m_axi|                    ps|       pointer|
|m_axi_ps_AWUSER      |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_WVALID      |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_WREADY      |   in|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_WDATA       |  out|   32|       m_axi|                    ps|       pointer|
|m_axi_ps_WSTRB       |  out|    4|       m_axi|                    ps|       pointer|
|m_axi_ps_WLAST       |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_WID         |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_WUSER       |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_ARVALID     |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_ARREADY     |   in|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_ARADDR      |  out|   64|       m_axi|                    ps|       pointer|
|m_axi_ps_ARID        |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_ARLEN       |  out|   32|       m_axi|                    ps|       pointer|
|m_axi_ps_ARSIZE      |  out|    3|       m_axi|                    ps|       pointer|
|m_axi_ps_ARBURST     |  out|    2|       m_axi|                    ps|       pointer|
|m_axi_ps_ARLOCK      |  out|    2|       m_axi|                    ps|       pointer|
|m_axi_ps_ARCACHE     |  out|    4|       m_axi|                    ps|       pointer|
|m_axi_ps_ARPROT      |  out|    3|       m_axi|                    ps|       pointer|
|m_axi_ps_ARQOS       |  out|    4|       m_axi|                    ps|       pointer|
|m_axi_ps_ARREGION    |  out|    4|       m_axi|                    ps|       pointer|
|m_axi_ps_ARUSER      |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_RVALID      |   in|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_RREADY      |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_RDATA       |   in|   32|       m_axi|                    ps|       pointer|
|m_axi_ps_RLAST       |   in|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_RID         |   in|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_RFIFONUM    |   in|    9|       m_axi|                    ps|       pointer|
|m_axi_ps_RUSER       |   in|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_RRESP       |   in|    2|       m_axi|                    ps|       pointer|
|m_axi_ps_BVALID      |   in|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_BREADY      |  out|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_BRESP       |   in|    2|       m_axi|                    ps|       pointer|
|m_axi_ps_BID         |   in|    1|       m_axi|                    ps|       pointer|
|m_axi_ps_BUSER       |   in|    1|       m_axi|                    ps|       pointer|
|log_ddr              |   in|   64|     ap_none|               log_ddr|        scalar|
|tap_ddr              |   in|   64|     ap_none|               tap_ddr|        scalar|
|log_header_address0  |  out|    3|   ap_memory|            log_header|         array|
|log_header_ce0       |  out|    1|   ap_memory|            log_header|         array|
|log_header_we0       |  out|    1|   ap_memory|            log_header|         array|
|log_header_d0        |  out|   32|   ap_memory|            log_header|         array|
|tap_header_address0  |  out|    3|   ap_memory|            tap_header|         array|
|tap_header_ce0       |  out|    1|   ap_memory|            tap_header|         array|
|tap_header_we0       |  out|    1|   ap_memory|            tap_header|         array|
|tap_header_d0        |  out|   32|   ap_memory|            tap_header|         array|
+---------------------+-----+-----+------------+----------------------+--------------+

