{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526287445535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526287445535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 01:44:05 2018 " "Processing started: Mon May 14 01:44:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526287445535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526287445535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synch_counter -c synch_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off synch_counter -c synch_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526287445535 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1526287446569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synch_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synch_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synch_counter-generic_chain_type " "Found design unit 1: synch_counter-generic_chain_type" {  } { { "synch_counter.vhd" "" { Text "C:/altera/13.1/projects/4/synch_counter/synch_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526287447931 ""} { "Info" "ISGN_ENTITY_NAME" "1 synch_counter " "Found entity 1: synch_counter" {  } { { "synch_counter.vhd" "" { Text "C:/altera/13.1/projects/4/synch_counter/synch_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526287447931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526287447931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synch_counter_cell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synch_counter_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synch_counter_cell-synch_counter_cell " "Found design unit 1: synch_counter_cell-synch_counter_cell" {  } { { "synch_counter_cell.vhd" "" { Text "C:/altera/13.1/projects/4/synch_counter/synch_counter_cell.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526287447931 ""} { "Info" "ISGN_ENTITY_NAME" "1 synch_counter_cell " "Found entity 1: synch_counter_cell" {  } { { "synch_counter_cell.vhd" "" { Text "C:/altera/13.1/projects/4/synch_counter/synch_counter_cell.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526287447931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526287447931 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "q synch_counter.vhd(27) " "VHDL Interface Declaration error in synch_counter.vhd(27): interface object \"q\" of mode out cannot be read. Change object mode to buffer." {  } { { "synch_counter.vhd" "" { Text "C:/altera/13.1/projects/4/synch_counter/synch_counter.vhd" 27 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1526287447947 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "b in q out synch_counter.vhd(27) " "VHDL error at synch_counter.vhd(27): actual port \"q\" of mode \"out\" cannot be associated with formal port \"b\" of mode \"in\"" {  } { { "synch_counter.vhd" "" { Text "C:/altera/13.1/projects/4/synch_counter/synch_counter.vhd" 27 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526287447947 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "q synch_counter.vhd(27) " "VHDL error at synch_counter.vhd(27): can't read value of interface object \"q\" of mode OUT" {  } { { "synch_counter.vhd" "" { Text "C:/altera/13.1/projects/4/synch_counter/synch_counter.vhd" 27 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Quartus II" 0 -1 1526287447947 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526287448265 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 14 01:44:08 2018 " "Processing ended: Mon May 14 01:44:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526287448265 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526287448265 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526287448265 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526287448265 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526287449067 ""}
