0.6
2019.1
May 24 2019
15:06:07
E:/vraj/digital/down_counter_synchronous/down_counter_synchronous.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/vraj/digital/down_counter_synchronous/down_counter_synchronous.srcs/sim_1/new/testbench.sv,1750521721,systemVerilog,,,,testbench,,,,,,,,
E:/vraj/digital/down_counter_synchronous/down_counter_synchronous.srcs/sources_1/new/down_counter.sv,1750521663,systemVerilog,,E:/vraj/digital/down_counter_synchronous/down_counter_synchronous.srcs/sim_1/new/testbench.sv,,T_flipflop;down_counter,,,,,,,,
