// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        res_0_V,
        res_0_V_ap_vld,
        res_1_V,
        res_1_V_ap_vld,
        res_2_V,
        res_2_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [30:0] data_0_V_read;
input  [30:0] data_1_V_read;
input  [30:0] data_2_V_read;
input  [30:0] data_3_V_read;
input  [30:0] data_4_V_read;
input  [30:0] data_5_V_read;
input  [30:0] data_6_V_read;
input  [30:0] data_7_V_read;
input  [30:0] data_8_V_read;
input  [30:0] data_9_V_read;
input  [30:0] data_10_V_read;
input  [30:0] data_11_V_read;
input  [30:0] data_12_V_read;
input  [30:0] data_13_V_read;
input  [30:0] data_14_V_read;
input  [30:0] data_15_V_read;
output  [31:0] res_0_V;
output   res_0_V_ap_vld;
output  [31:0] res_1_V;
output   res_1_V_ap_vld;
output  [31:0] res_2_V;
output   res_2_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] res_0_V;
reg res_0_V_ap_vld;
reg[31:0] res_1_V;
reg res_1_V_ap_vld;
reg[31:0] res_2_V;
reg res_2_V_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1;
wire   [31:0] add_ln703_1736_fu_885_p2;
reg   [31:0] res_0_V_preg;
wire   [31:0] add_ln703_1752_fu_1354_p2;
reg   [31:0] res_1_V_preg;
wire   [31:0] add_ln703_1768_fu_1835_p2;
reg   [31:0] res_2_V_preg;
wire   [37:0] shl_ln_fu_263_p3;
wire   [38:0] zext_ln1118_fu_271_p1;
wire   [38:0] sub_ln1118_fu_275_p2;
wire   [35:0] shl_ln1118_s_fu_295_p3;
wire   [33:0] shl_ln1118_294_fu_307_p3;
wire   [36:0] zext_ln1118_3_fu_315_p1;
wire   [36:0] zext_ln1118_2_fu_303_p1;
wire   [36:0] add_ln1118_fu_319_p2;
wire   [29:0] tmp_fu_325_p4;
wire   [30:0] mul_ln1118_fu_347_p0;
wire   [36:0] mul_ln1118_fu_347_p2;
wire   [29:0] tmp_s_fu_353_p4;
wire   [30:0] mul_ln1118_537_fu_375_p0;
wire   [38:0] mul_ln1118_537_fu_375_p2;
wire   [37:0] shl_ln1118_295_fu_395_p3;
wire   [38:0] zext_ln1118_9_fu_403_p1;
wire   [38:0] sub_ln1118_610_fu_407_p2;
wire   [30:0] mul_ln1118_538_fu_431_p0;
wire   [36:0] mul_ln1118_538_fu_431_p2;
wire   [29:0] tmp_75_fu_437_p4;
wire   [30:0] mul_ln1118_539_fu_459_p0;
wire   [38:0] mul_ln1118_539_fu_459_p2;
wire   [35:0] shl_ln1118_296_fu_483_p3;
wire   [36:0] zext_ln1118_16_fu_491_p1;
wire   [36:0] sub_ln1118_611_fu_495_p2;
wire   [29:0] tmp_1_fu_501_p4;
wire   [37:0] shl_ln1118_297_fu_523_p3;
wire   [38:0] zext_ln1118_19_fu_531_p1;
wire   [38:0] sub_ln1118_612_fu_535_p2;
wire   [37:0] shl_ln1118_298_fu_555_p3;
wire   [38:0] zext_ln1118_21_fu_563_p1;
wire   [38:0] zext_ln1118_20_fu_551_p1;
wire   [38:0] sub_ln1118_613_fu_567_p2;
wire   [30:0] mul_ln1118_540_fu_591_p0;
wire   [37:0] mul_ln1118_540_fu_591_p2;
wire   [30:0] trunc_ln708_1406_fu_597_p4;
wire   [37:0] shl_ln1118_299_fu_619_p3;
wire   [38:0] zext_ln1118_26_fu_627_p1;
wire   [38:0] zext_ln1118_25_fu_615_p1;
wire   [38:0] sub_ln1118_614_fu_631_p2;
wire   [37:0] shl_ln1118_300_fu_651_p3;
wire   [35:0] shl_ln1118_301_fu_663_p3;
wire   [38:0] zext_ln1118_29_fu_671_p1;
wire   [38:0] zext_ln1118_28_fu_659_p1;
wire   [38:0] sub_ln1118_615_fu_675_p2;
wire   [37:0] shl_ln1118_302_fu_699_p3;
wire   [31:0] shl_ln1118_303_fu_711_p3;
wire   [38:0] zext_ln1118_33_fu_719_p1;
wire   [38:0] zext_ln1118_32_fu_707_p1;
wire   [38:0] sub_ln1118_616_fu_723_p2;
wire   [30:0] mul_ln1118_541_fu_743_p0;
wire   [38:0] zext_ln1118_34_fu_739_p1;
wire   [38:0] mul_ln1118_541_fu_743_p2;
wire   [37:0] shl_ln1118_304_fu_763_p3;
wire   [38:0] zext_ln1118_36_fu_771_p1;
wire   [38:0] zext_ln1118_35_fu_759_p1;
wire   [38:0] sub_ln1118_617_fu_775_p2;
wire   [31:0] zext_ln708_1_fu_363_p1;
wire   [31:0] trunc_ln_fu_281_p4;
wire   [31:0] trunc_ln708_1402_fu_413_p4;
wire   [31:0] trunc_ln708_s_fu_381_p4;
wire   [31:0] add_ln703_fu_791_p2;
wire   [31:0] add_ln703_1722_fu_797_p2;
wire   [31:0] trunc_ln708_1403_fu_465_p4;
wire   [31:0] zext_ln708_2_fu_447_p1;
wire   [31:0] trunc_ln708_1405_fu_573_p4;
wire   [31:0] trunc_ln708_1404_fu_541_p4;
wire   [31:0] add_ln703_1724_fu_809_p2;
wire   [31:0] add_ln703_1725_fu_815_p2;
wire   [31:0] add_ln703_1723_fu_803_p2;
wire   [31:0] add_ln703_1726_fu_821_p2;
wire   [31:0] trunc_ln708_1407_fu_637_p4;
wire  signed [31:0] sext_ln708_fu_607_p1;
wire   [31:0] trunc_ln708_1409_fu_729_p4;
wire   [31:0] trunc_ln708_1408_fu_681_p4;
wire   [31:0] add_ln703_1728_fu_833_p2;
wire   [31:0] add_ln703_1729_fu_839_p2;
wire   [31:0] trunc_ln708_1411_fu_781_p4;
wire   [31:0] trunc_ln708_1410_fu_749_p4;
wire  signed [30:0] sext_ln1118_fu_511_p1;
wire   [30:0] add_ln703_1732_fu_857_p2;
wire   [31:0] zext_ln708_fu_335_p1;
wire  signed [31:0] sext_ln703_fu_863_p1;
wire   [31:0] add_ln703_1731_fu_851_p2;
wire   [31:0] add_ln703_1733_fu_867_p2;
wire   [31:0] add_ln703_1730_fu_845_p2;
wire   [31:0] add_ln703_1734_fu_873_p2;
wire   [31:0] add_ln703_1727_fu_827_p2;
wire   [31:0] add_ln703_1735_fu_879_p2;
wire   [32:0] shl_ln1118_305_fu_892_p3;
wire   [38:0] zext_ln1118_37_fu_900_p1;
wire   [38:0] sub_ln1118_618_fu_904_p2;
wire   [30:0] mul_ln1118_542_fu_920_p0;
wire   [38:0] zext_ln1118_1_fu_291_p1;
wire   [38:0] mul_ln1118_542_fu_920_p2;
wire   [30:0] mul_ln708_fu_940_p0;
wire   [37:0] mul_ln708_fu_940_p2;
wire   [30:0] tmp_76_fu_946_p4;
wire   [36:0] tmp_77_fu_960_p3;
wire   [37:0] zext_ln1118_7_fu_371_p1;
wire   [37:0] zext_ln1118_39_fu_968_p1;
wire   [37:0] sub_ln1118_685_fu_972_p2;
wire   [30:0] trunc_ln708_1414_fu_978_p4;
wire   [30:0] mul_ln1118_543_fu_992_p0;
wire   [38:0] mul_ln1118_543_fu_992_p2;
wire   [37:0] shl_ln1118_306_fu_1008_p3;
wire   [38:0] zext_ln1118_40_fu_1016_p1;
wire   [38:0] zext_ln1118_10_fu_423_p1;
wire   [38:0] sub_ln1118_619_fu_1020_p2;
wire   [30:0] mul_ln1118_544_fu_1036_p0;
wire   [35:0] mul_ln1118_544_fu_1036_p2;
wire   [28:0] tmp_78_fu_1042_p4;
wire   [30:0] mul_ln708_1_fu_1056_p0;
wire   [37:0] mul_ln708_1_fu_1056_p2;
wire   [30:0] tmp_79_fu_1062_p4;
wire   [31:0] zext_ln1118_17_fu_515_p1;
wire   [31:0] sub_ln1118_620_fu_1076_p2;
wire   [24:0] tmp_2_fu_1082_p4;
wire   [35:0] shl_ln1118_307_fu_1096_p3;
wire   [32:0] shl_ln1118_308_fu_1108_p3;
wire   [36:0] zext_ln1118_42_fu_1116_p1;
wire   [36:0] zext_ln1118_41_fu_1104_p1;
wire   [36:0] sub_ln1118_621_fu_1120_p2;
wire   [29:0] trunc_ln708_1417_fu_1126_p4;
wire   [37:0] shl_ln1118_309_fu_1140_p3;
wire   [38:0] zext_ln1118_43_fu_1148_p1;
wire   [38:0] zext_ln1118_22_fu_583_p1;
wire   [38:0] sub_ln1118_622_fu_1152_p2;
wire   [30:0] mul_ln1118_545_fu_1168_p0;
wire   [35:0] mul_ln1118_545_fu_1168_p2;
wire   [28:0] tmp_3_fu_1174_p4;
wire   [30:0] mul_ln1118_546_fu_1188_p0;
wire   [38:0] mul_ln1118_546_fu_1188_p2;
wire   [30:0] mul_ln708_2_fu_1204_p0;
wire   [37:0] mul_ln708_2_fu_1204_p2;
wire   [30:0] tmp_80_fu_1210_p4;
wire   [30:0] mul_ln1118_547_fu_1224_p0;
wire   [38:0] mul_ln1118_547_fu_1224_p2;
wire   [30:0] mul_ln1118_548_fu_1240_p0;
wire   [38:0] mul_ln1118_548_fu_1240_p2;
wire   [31:0] trunc_ln708_1413_fu_926_p4;
wire   [31:0] trunc_ln708_1412_fu_910_p4;
wire  signed [31:0] sext_ln708_456_fu_988_p1;
wire   [31:0] zext_ln708_3_fu_956_p1;
wire   [31:0] add_ln703_1737_fu_1256_p2;
wire   [31:0] add_ln703_1738_fu_1262_p2;
wire   [31:0] trunc_ln708_1416_fu_1026_p4;
wire   [31:0] trunc_ln708_1415_fu_998_p4;
wire   [31:0] zext_ln708_5_fu_1072_p1;
wire   [31:0] zext_ln708_4_fu_1052_p1;
wire   [31:0] add_ln703_1740_fu_1274_p2;
wire   [31:0] add_ln703_1741_fu_1280_p2;
wire   [31:0] add_ln703_1739_fu_1268_p2;
wire   [31:0] add_ln703_1742_fu_1286_p2;
wire   [31:0] trunc_ln708_1419_fu_1194_p4;
wire   [31:0] trunc_ln708_1418_fu_1158_p4;
wire   [31:0] trunc_ln708_1420_fu_1230_p4;
wire   [31:0] zext_ln708_6_fu_1220_p1;
wire   [31:0] add_ln703_1744_fu_1298_p2;
wire   [31:0] add_ln703_1745_fu_1304_p2;
wire  signed [31:0] sext_ln708_457_fu_1136_p1;
wire   [31:0] trunc_ln708_1421_fu_1246_p4;
wire  signed [25:0] sext_ln1118_1323_fu_1092_p1;
wire   [25:0] add_ln703_1748_fu_1322_p2;
wire  signed [29:0] sext_ln1118_1324_fu_1184_p1;
wire  signed [29:0] sext_ln703_693_fu_1328_p1;
wire   [29:0] add_ln703_1749_fu_1332_p2;
wire   [31:0] add_ln703_1747_fu_1316_p2;
wire  signed [31:0] sext_ln703_692_fu_1338_p1;
wire   [31:0] add_ln703_1746_fu_1310_p2;
wire   [31:0] add_ln703_1750_fu_1342_p2;
wire   [31:0] add_ln703_1743_fu_1292_p2;
wire   [31:0] add_ln703_1751_fu_1348_p2;
wire   [37:0] shl_ln1118_310_fu_1361_p3;
wire   [38:0] zext_ln1118_44_fu_1369_p1;
wire   [38:0] sub_ln1118_623_fu_1373_p2;
wire   [30:0] mul_ln1118_549_fu_1389_p0;
wire   [38:0] mul_ln1118_549_fu_1389_p2;
wire   [30:0] mul_ln708_3_fu_1405_p0;
wire   [37:0] mul_ln708_3_fu_1405_p2;
wire   [30:0] tmp_81_fu_1411_p4;
wire   [35:0] shl_ln1118_311_fu_1425_p3;
wire   [36:0] zext_ln1118_45_fu_1433_p1;
wire   [36:0] sub_ln1118_624_fu_1437_p2;
wire   [33:0] shl_ln1118_312_fu_1447_p3;
wire  signed [37:0] sext_ln1118_1317_fu_1443_p1;
wire   [37:0] zext_ln1118_46_fu_1455_p1;
wire   [37:0] sub_ln1118_625_fu_1459_p2;
wire   [30:0] trunc_ln708_1424_fu_1465_p4;
wire   [25:0] tmp_82_fu_1479_p4;
wire   [37:0] shl_ln1118_313_fu_1493_p3;
wire   [38:0] zext_ln1118_47_fu_1501_p1;
wire   [38:0] sub_ln1118_626_fu_1505_p2;
wire   [37:0] shl_ln1118_314_fu_1521_p3;
wire   [38:0] zext_ln1118_48_fu_1529_p1;
wire   [38:0] zext_ln1118_14_fu_475_p1;
wire   [38:0] sub_ln1118_627_fu_1533_p2;
wire   [36:0] shl_ln1118_315_fu_1549_p3;
wire   [37:0] zext_ln1118_18_fu_519_p1;
wire   [37:0] zext_ln1118_49_fu_1557_p1;
wire   [37:0] add_ln1118_130_fu_1561_p2;
wire   [30:0] tmp_83_fu_1567_p4;
wire   [36:0] sub_ln1118_628_fu_1581_p2;
wire   [29:0] tmp_4_fu_1587_p4;
wire   [30:0] mul_ln1118_550_fu_1601_p0;
wire   [38:0] mul_ln1118_550_fu_1601_p2;
wire   [30:0] mul_ln1118_551_fu_1617_p0;
wire   [38:0] mul_ln1118_551_fu_1617_p2;
wire   [36:0] shl_ln1118_316_fu_1633_p3;
wire   [37:0] zext_ln1118_50_fu_1641_p1;
wire   [37:0] sub_ln1118_629_fu_1645_p2;
wire   [30:0] trunc_ln708_1429_fu_1651_p4;
wire   [38:0] zext_ln1118_30_fu_691_p1;
wire   [38:0] sub_ln1118_630_fu_1665_p2;
wire   [37:0] shl_ln1118_317_fu_1681_p3;
wire   [32:0] shl_ln1118_318_fu_1693_p3;
wire   [38:0] zext_ln1118_52_fu_1701_p1;
wire   [38:0] zext_ln1118_51_fu_1689_p1;
wire   [38:0] sub_ln1118_631_fu_1705_p2;
wire   [38:0] sub_ln1118_686_fu_1721_p2;
wire   [31:0] trunc_ln708_1422_fu_1379_p4;
wire   [31:0] zext_ln708_7_fu_1421_p1;
wire   [31:0] trunc_ln708_1423_fu_1395_p4;
wire   [31:0] add_ln703_1753_fu_1737_p2;
wire   [31:0] add_ln703_1754_fu_1743_p2;
wire   [31:0] trunc_ln708_1426_fu_1539_p4;
wire   [31:0] trunc_ln708_1425_fu_1511_p4;
wire   [31:0] trunc_ln708_1427_fu_1607_p4;
wire   [31:0] zext_ln708_9_fu_1577_p1;
wire   [31:0] add_ln703_1756_fu_1755_p2;
wire   [31:0] add_ln703_1757_fu_1761_p2;
wire   [31:0] add_ln703_1755_fu_1749_p2;
wire   [31:0] add_ln703_1758_fu_1767_p2;
wire  signed [31:0] sext_ln708_459_fu_1661_p1;
wire   [31:0] trunc_ln708_1428_fu_1623_p4;
wire   [31:0] trunc_ln708_1431_fu_1711_p4;
wire   [31:0] trunc_ln708_1430_fu_1671_p4;
wire   [31:0] add_ln703_1760_fu_1779_p2;
wire   [31:0] add_ln703_1761_fu_1785_p2;
wire  signed [31:0] sext_ln708_458_fu_1475_p1;
wire   [31:0] trunc_ln708_1432_fu_1727_p4;
wire   [26:0] zext_ln708_8_fu_1489_p1;
wire   [26:0] add_ln703_1764_fu_1803_p2;
wire  signed [30:0] sext_ln1118_1325_fu_1597_p1;
wire   [30:0] zext_ln703_fu_1809_p1;
wire   [30:0] add_ln703_1765_fu_1813_p2;
wire   [31:0] add_ln703_1763_fu_1797_p2;
wire  signed [31:0] sext_ln703_694_fu_1819_p1;
wire   [31:0] add_ln703_1762_fu_1791_p2;
wire   [31:0] add_ln703_1766_fu_1823_p2;
wire   [31:0] add_ln703_1759_fu_1773_p2;
wire   [31:0] add_ln703_1767_fu_1829_p2;
reg   [0:0] ap_NS_fsm;
wire   [38:0] mul_ln1118_537_fu_375_p00;
wire   [36:0] mul_ln1118_538_fu_431_p00;
wire   [38:0] mul_ln1118_539_fu_459_p00;
wire   [37:0] mul_ln1118_540_fu_591_p00;
wire   [38:0] mul_ln1118_543_fu_992_p00;
wire   [35:0] mul_ln1118_544_fu_1036_p00;
wire   [35:0] mul_ln1118_545_fu_1168_p00;
wire   [38:0] mul_ln1118_546_fu_1188_p00;
wire   [38:0] mul_ln1118_549_fu_1389_p00;
wire   [36:0] mul_ln1118_fu_347_p00;
wire   [37:0] mul_ln708_1_fu_1056_p00;
wire   [37:0] mul_ln708_2_fu_1204_p00;
wire   [37:0] mul_ln708_fu_940_p00;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 res_0_V_preg = 32'd0;
#0 res_1_V_preg = 32'd0;
#0 res_2_V_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        res_0_V_preg <= 32'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            res_0_V_preg <= add_ln703_1736_fu_885_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        res_1_V_preg <= 32'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            res_1_V_preg <= add_ln703_1752_fu_1354_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        res_2_V_preg <= 32'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            res_2_V_preg <= add_ln703_1768_fu_1835_p2;
        end
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_0_V = add_ln703_1736_fu_885_p2;
    end else begin
        res_0_V = res_0_V_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_0_V_ap_vld = 1'b1;
    end else begin
        res_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_1_V = add_ln703_1752_fu_1354_p2;
    end else begin
        res_1_V = res_1_V_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_1_V_ap_vld = 1'b1;
    end else begin
        res_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_2_V = add_ln703_1768_fu_1835_p2;
    end else begin
        res_2_V = res_2_V_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_2_V_ap_vld = 1'b1;
    end else begin
        res_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1118_130_fu_1561_p2 = (zext_ln1118_18_fu_519_p1 + zext_ln1118_49_fu_1557_p1);

assign add_ln1118_fu_319_p2 = (zext_ln1118_3_fu_315_p1 + zext_ln1118_2_fu_303_p1);

assign add_ln703_1722_fu_797_p2 = (trunc_ln708_1402_fu_413_p4 + trunc_ln708_s_fu_381_p4);

assign add_ln703_1723_fu_803_p2 = (add_ln703_fu_791_p2 + add_ln703_1722_fu_797_p2);

assign add_ln703_1724_fu_809_p2 = (trunc_ln708_1403_fu_465_p4 + zext_ln708_2_fu_447_p1);

assign add_ln703_1725_fu_815_p2 = (trunc_ln708_1405_fu_573_p4 + trunc_ln708_1404_fu_541_p4);

assign add_ln703_1726_fu_821_p2 = (add_ln703_1724_fu_809_p2 + add_ln703_1725_fu_815_p2);

assign add_ln703_1727_fu_827_p2 = (add_ln703_1723_fu_803_p2 + add_ln703_1726_fu_821_p2);

assign add_ln703_1728_fu_833_p2 = ($signed(trunc_ln708_1407_fu_637_p4) + $signed(sext_ln708_fu_607_p1));

assign add_ln703_1729_fu_839_p2 = (trunc_ln708_1409_fu_729_p4 + trunc_ln708_1408_fu_681_p4);

assign add_ln703_1730_fu_845_p2 = (add_ln703_1728_fu_833_p2 + add_ln703_1729_fu_839_p2);

assign add_ln703_1731_fu_851_p2 = (trunc_ln708_1411_fu_781_p4 + trunc_ln708_1410_fu_749_p4);

assign add_ln703_1732_fu_857_p2 = ($signed(sext_ln1118_fu_511_p1) + $signed(31'd2147469312));

assign add_ln703_1733_fu_867_p2 = ($signed(zext_ln708_fu_335_p1) + $signed(sext_ln703_fu_863_p1));

assign add_ln703_1734_fu_873_p2 = (add_ln703_1731_fu_851_p2 + add_ln703_1733_fu_867_p2);

assign add_ln703_1735_fu_879_p2 = (add_ln703_1730_fu_845_p2 + add_ln703_1734_fu_873_p2);

assign add_ln703_1736_fu_885_p2 = (add_ln703_1727_fu_827_p2 + add_ln703_1735_fu_879_p2);

assign add_ln703_1737_fu_1256_p2 = (trunc_ln708_1413_fu_926_p4 + trunc_ln708_1412_fu_910_p4);

assign add_ln703_1738_fu_1262_p2 = ($signed(sext_ln708_456_fu_988_p1) + $signed(zext_ln708_3_fu_956_p1));

assign add_ln703_1739_fu_1268_p2 = (add_ln703_1737_fu_1256_p2 + add_ln703_1738_fu_1262_p2);

assign add_ln703_1740_fu_1274_p2 = (trunc_ln708_1416_fu_1026_p4 + trunc_ln708_1415_fu_998_p4);

assign add_ln703_1741_fu_1280_p2 = (zext_ln708_5_fu_1072_p1 + zext_ln708_4_fu_1052_p1);

assign add_ln703_1742_fu_1286_p2 = (add_ln703_1740_fu_1274_p2 + add_ln703_1741_fu_1280_p2);

assign add_ln703_1743_fu_1292_p2 = (add_ln703_1739_fu_1268_p2 + add_ln703_1742_fu_1286_p2);

assign add_ln703_1744_fu_1298_p2 = (trunc_ln708_1419_fu_1194_p4 + trunc_ln708_1418_fu_1158_p4);

assign add_ln703_1745_fu_1304_p2 = (trunc_ln708_1420_fu_1230_p4 + zext_ln708_6_fu_1220_p1);

assign add_ln703_1746_fu_1310_p2 = (add_ln703_1744_fu_1298_p2 + add_ln703_1745_fu_1304_p2);

assign add_ln703_1747_fu_1316_p2 = ($signed(sext_ln708_457_fu_1136_p1) + $signed(trunc_ln708_1421_fu_1246_p4));

assign add_ln703_1748_fu_1322_p2 = ($signed(sext_ln1118_1323_fu_1092_p1) + $signed(26'd67099648));

assign add_ln703_1749_fu_1332_p2 = ($signed(sext_ln1118_1324_fu_1184_p1) + $signed(sext_ln703_693_fu_1328_p1));

assign add_ln703_1750_fu_1342_p2 = ($signed(add_ln703_1747_fu_1316_p2) + $signed(sext_ln703_692_fu_1338_p1));

assign add_ln703_1751_fu_1348_p2 = (add_ln703_1746_fu_1310_p2 + add_ln703_1750_fu_1342_p2);

assign add_ln703_1752_fu_1354_p2 = (add_ln703_1743_fu_1292_p2 + add_ln703_1751_fu_1348_p2);

assign add_ln703_1753_fu_1737_p2 = (trunc_ln708_1422_fu_1379_p4 + trunc_ln_fu_281_p4);

assign add_ln703_1754_fu_1743_p2 = (zext_ln708_7_fu_1421_p1 + trunc_ln708_1423_fu_1395_p4);

assign add_ln703_1755_fu_1749_p2 = (add_ln703_1753_fu_1737_p2 + add_ln703_1754_fu_1743_p2);

assign add_ln703_1756_fu_1755_p2 = (trunc_ln708_1426_fu_1539_p4 + trunc_ln708_1425_fu_1511_p4);

assign add_ln703_1757_fu_1761_p2 = (trunc_ln708_1427_fu_1607_p4 + zext_ln708_9_fu_1577_p1);

assign add_ln703_1758_fu_1767_p2 = (add_ln703_1756_fu_1755_p2 + add_ln703_1757_fu_1761_p2);

assign add_ln703_1759_fu_1773_p2 = (add_ln703_1755_fu_1749_p2 + add_ln703_1758_fu_1767_p2);

assign add_ln703_1760_fu_1779_p2 = ($signed(sext_ln708_459_fu_1661_p1) + $signed(trunc_ln708_1428_fu_1623_p4));

assign add_ln703_1761_fu_1785_p2 = (trunc_ln708_1431_fu_1711_p4 + trunc_ln708_1430_fu_1671_p4);

assign add_ln703_1762_fu_1791_p2 = (add_ln703_1760_fu_1779_p2 + add_ln703_1761_fu_1785_p2);

assign add_ln703_1763_fu_1797_p2 = ($signed(sext_ln708_458_fu_1475_p1) + $signed(trunc_ln708_1432_fu_1727_p4));

assign add_ln703_1764_fu_1803_p2 = (zext_ln708_8_fu_1489_p1 + 27'd6144);

assign add_ln703_1765_fu_1813_p2 = ($signed(sext_ln1118_1325_fu_1597_p1) + $signed(zext_ln703_fu_1809_p1));

assign add_ln703_1766_fu_1823_p2 = ($signed(add_ln703_1763_fu_1797_p2) + $signed(sext_ln703_694_fu_1819_p1));

assign add_ln703_1767_fu_1829_p2 = (add_ln703_1762_fu_1791_p2 + add_ln703_1766_fu_1823_p2);

assign add_ln703_1768_fu_1835_p2 = (add_ln703_1759_fu_1773_p2 + add_ln703_1767_fu_1829_p2);

assign add_ln703_fu_791_p2 = (zext_ln708_1_fu_363_p1 + trunc_ln_fu_281_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign mul_ln1118_537_fu_375_p0 = mul_ln1118_537_fu_375_p00;

assign mul_ln1118_537_fu_375_p00 = data_3_V_read;

assign mul_ln1118_537_fu_375_p2 = ($signed({{1'b0}, {mul_ln1118_537_fu_375_p0}}) * $signed(-39'h46));

assign mul_ln1118_538_fu_431_p0 = mul_ln1118_538_fu_431_p00;

assign mul_ln1118_538_fu_431_p00 = data_5_V_read;

assign mul_ln1118_538_fu_431_p2 = (mul_ln1118_538_fu_431_p0 * $signed('h29));

assign mul_ln1118_539_fu_459_p0 = mul_ln1118_539_fu_459_p00;

assign mul_ln1118_539_fu_459_p00 = data_6_V_read;

assign mul_ln1118_539_fu_459_p2 = ($signed({{1'b0}, {mul_ln1118_539_fu_459_p0}}) * $signed(-39'h6E));

assign mul_ln1118_540_fu_591_p0 = mul_ln1118_540_fu_591_p00;

assign mul_ln1118_540_fu_591_p00 = data_10_V_read;

assign mul_ln1118_540_fu_591_p2 = ($signed({{1'b0}, {mul_ln1118_540_fu_591_p0}}) * $signed(-38'h3B));

assign mul_ln1118_541_fu_743_p0 = zext_ln1118_34_fu_739_p1;

assign mul_ln1118_541_fu_743_p2 = ($signed({{1'b0}, {mul_ln1118_541_fu_743_p0}}) * $signed(-39'h4E));

assign mul_ln1118_542_fu_920_p0 = zext_ln1118_1_fu_291_p1;

assign mul_ln1118_542_fu_920_p2 = ($signed({{1'b0}, {mul_ln1118_542_fu_920_p0}}) * $signed(-39'h73));

assign mul_ln1118_543_fu_992_p0 = mul_ln1118_543_fu_992_p00;

assign mul_ln1118_543_fu_992_p00 = data_4_V_read;

assign mul_ln1118_543_fu_992_p2 = ($signed({{1'b0}, {mul_ln1118_543_fu_992_p0}}) * $signed(-39'h6C));

assign mul_ln1118_544_fu_1036_p0 = mul_ln1118_544_fu_1036_p00;

assign mul_ln1118_544_fu_1036_p00 = data_6_V_read;

assign mul_ln1118_544_fu_1036_p2 = (mul_ln1118_544_fu_1036_p0 * $signed('h19));

assign mul_ln1118_545_fu_1168_p0 = mul_ln1118_545_fu_1168_p00;

assign mul_ln1118_545_fu_1168_p00 = data_11_V_read;

assign mul_ln1118_545_fu_1168_p2 = ($signed({{1'b0}, {mul_ln1118_545_fu_1168_p0}}) * $signed(-36'hB));

assign mul_ln1118_546_fu_1188_p0 = mul_ln1118_546_fu_1188_p00;

assign mul_ln1118_546_fu_1188_p00 = data_12_V_read;

assign mul_ln1118_546_fu_1188_p2 = ($signed({{1'b0}, {mul_ln1118_546_fu_1188_p0}}) * $signed(-39'h67));

assign mul_ln1118_547_fu_1224_p0 = zext_ln1118_34_fu_739_p1;

assign mul_ln1118_547_fu_1224_p2 = ($signed({{1'b0}, {mul_ln1118_547_fu_1224_p0}}) * $signed(-39'h4B));

assign mul_ln1118_548_fu_1240_p0 = zext_ln1118_35_fu_759_p1;

assign mul_ln1118_548_fu_1240_p2 = ($signed({{1'b0}, {mul_ln1118_548_fu_1240_p0}}) * $signed(-39'h45));

assign mul_ln1118_549_fu_1389_p0 = mul_ln1118_549_fu_1389_p00;

assign mul_ln1118_549_fu_1389_p00 = data_2_V_read;

assign mul_ln1118_549_fu_1389_p2 = ($signed({{1'b0}, {mul_ln1118_549_fu_1389_p0}}) * $signed(-39'h63));

assign mul_ln1118_550_fu_1601_p0 = zext_ln1118_22_fu_583_p1;

assign mul_ln1118_550_fu_1601_p2 = ($signed({{1'b0}, {mul_ln1118_550_fu_1601_p0}}) * $signed(-39'h57));

assign mul_ln1118_551_fu_1617_p0 = zext_ln1118_25_fu_615_p1;

assign mul_ln1118_551_fu_1617_p2 = ($signed({{1'b0}, {mul_ln1118_551_fu_1617_p0}}) * $signed(-39'h77));

assign mul_ln1118_fu_347_p0 = mul_ln1118_fu_347_p00;

assign mul_ln1118_fu_347_p00 = data_2_V_read;

assign mul_ln1118_fu_347_p2 = (mul_ln1118_fu_347_p0 * $signed('h2B));

assign mul_ln708_1_fu_1056_p0 = mul_ln708_1_fu_1056_p00;

assign mul_ln708_1_fu_1056_p00 = data_7_V_read;

assign mul_ln708_1_fu_1056_p2 = (mul_ln708_1_fu_1056_p0 * $signed('h7D));

assign mul_ln708_2_fu_1204_p0 = mul_ln708_2_fu_1204_p00;

assign mul_ln708_2_fu_1204_p00 = data_13_V_read;

assign mul_ln708_2_fu_1204_p2 = (mul_ln708_2_fu_1204_p0 * $signed('h72));

assign mul_ln708_3_fu_1405_p0 = zext_ln1118_7_fu_371_p1;

assign mul_ln708_3_fu_1405_p2 = (mul_ln708_3_fu_1405_p0 * $signed('h4F));

assign mul_ln708_fu_940_p0 = mul_ln708_fu_940_p00;

assign mul_ln708_fu_940_p00 = data_2_V_read;

assign mul_ln708_fu_940_p2 = (mul_ln708_fu_940_p0 * $signed('h72));

assign sext_ln1118_1317_fu_1443_p1 = $signed(sub_ln1118_624_fu_1437_p2);

assign sext_ln1118_1323_fu_1092_p1 = $signed(tmp_2_fu_1082_p4);

assign sext_ln1118_1324_fu_1184_p1 = $signed(tmp_3_fu_1174_p4);

assign sext_ln1118_1325_fu_1597_p1 = $signed(tmp_4_fu_1587_p4);

assign sext_ln1118_fu_511_p1 = $signed(tmp_1_fu_501_p4);

assign sext_ln703_692_fu_1338_p1 = $signed(add_ln703_1749_fu_1332_p2);

assign sext_ln703_693_fu_1328_p1 = $signed(add_ln703_1748_fu_1322_p2);

assign sext_ln703_694_fu_1819_p1 = $signed(add_ln703_1765_fu_1813_p2);

assign sext_ln703_fu_863_p1 = $signed(add_ln703_1732_fu_857_p2);

assign sext_ln708_456_fu_988_p1 = $signed(trunc_ln708_1414_fu_978_p4);

assign sext_ln708_457_fu_1136_p1 = $signed(trunc_ln708_1417_fu_1126_p4);

assign sext_ln708_458_fu_1475_p1 = $signed(trunc_ln708_1424_fu_1465_p4);

assign sext_ln708_459_fu_1661_p1 = $signed(trunc_ln708_1429_fu_1651_p4);

assign sext_ln708_fu_607_p1 = $signed(trunc_ln708_1406_fu_597_p4);

assign shl_ln1118_294_fu_307_p3 = {{data_1_V_read}, {3'd0}};

assign shl_ln1118_295_fu_395_p3 = {{data_4_V_read}, {7'd0}};

assign shl_ln1118_296_fu_483_p3 = {{data_7_V_read}, {5'd0}};

assign shl_ln1118_297_fu_523_p3 = {{data_8_V_read}, {7'd0}};

assign shl_ln1118_298_fu_555_p3 = {{data_9_V_read}, {7'd0}};

assign shl_ln1118_299_fu_619_p3 = {{data_11_V_read}, {7'd0}};

assign shl_ln1118_300_fu_651_p3 = {{data_12_V_read}, {7'd0}};

assign shl_ln1118_301_fu_663_p3 = {{data_12_V_read}, {5'd0}};

assign shl_ln1118_302_fu_699_p3 = {{data_13_V_read}, {7'd0}};

assign shl_ln1118_303_fu_711_p3 = {{data_13_V_read}, {1'd0}};

assign shl_ln1118_304_fu_763_p3 = {{data_15_V_read}, {7'd0}};

assign shl_ln1118_305_fu_892_p3 = {{data_0_V_read}, {2'd0}};

assign shl_ln1118_306_fu_1008_p3 = {{data_5_V_read}, {7'd0}};

assign shl_ln1118_307_fu_1096_p3 = {{data_9_V_read}, {5'd0}};

assign shl_ln1118_308_fu_1108_p3 = {{data_9_V_read}, {2'd0}};

assign shl_ln1118_309_fu_1140_p3 = {{data_10_V_read}, {7'd0}};

assign shl_ln1118_310_fu_1361_p3 = {{data_1_V_read}, {7'd0}};

assign shl_ln1118_311_fu_1425_p3 = {{data_4_V_read}, {5'd0}};

assign shl_ln1118_312_fu_1447_p3 = {{data_4_V_read}, {3'd0}};

assign shl_ln1118_313_fu_1493_p3 = {{data_6_V_read}, {7'd0}};

assign shl_ln1118_314_fu_1521_p3 = {{data_7_V_read}, {7'd0}};

assign shl_ln1118_315_fu_1549_p3 = {{data_8_V_read}, {6'd0}};

assign shl_ln1118_316_fu_1633_p3 = {{data_12_V_read}, {6'd0}};

assign shl_ln1118_317_fu_1681_p3 = {{data_14_V_read}, {7'd0}};

assign shl_ln1118_318_fu_1693_p3 = {{data_14_V_read}, {2'd0}};

assign shl_ln1118_s_fu_295_p3 = {{data_1_V_read}, {5'd0}};

assign shl_ln_fu_263_p3 = {{data_0_V_read}, {7'd0}};

assign sub_ln1118_610_fu_407_p2 = (39'd0 - zext_ln1118_9_fu_403_p1);

assign sub_ln1118_611_fu_495_p2 = (37'd0 - zext_ln1118_16_fu_491_p1);

assign sub_ln1118_612_fu_535_p2 = (39'd0 - zext_ln1118_19_fu_531_p1);

assign sub_ln1118_613_fu_567_p2 = (zext_ln1118_21_fu_563_p1 - zext_ln1118_20_fu_551_p1);

assign sub_ln1118_614_fu_631_p2 = (zext_ln1118_26_fu_627_p1 - zext_ln1118_25_fu_615_p1);

assign sub_ln1118_615_fu_675_p2 = (zext_ln1118_29_fu_671_p1 - zext_ln1118_28_fu_659_p1);

assign sub_ln1118_616_fu_723_p2 = (zext_ln1118_33_fu_719_p1 - zext_ln1118_32_fu_707_p1);

assign sub_ln1118_617_fu_775_p2 = (zext_ln1118_36_fu_771_p1 - zext_ln1118_35_fu_759_p1);

assign sub_ln1118_618_fu_904_p2 = (zext_ln1118_37_fu_900_p1 - zext_ln1118_fu_271_p1);

assign sub_ln1118_619_fu_1020_p2 = (zext_ln1118_40_fu_1016_p1 - zext_ln1118_10_fu_423_p1);

assign sub_ln1118_620_fu_1076_p2 = (32'd0 - zext_ln1118_17_fu_515_p1);

assign sub_ln1118_621_fu_1120_p2 = (zext_ln1118_42_fu_1116_p1 - zext_ln1118_41_fu_1104_p1);

assign sub_ln1118_622_fu_1152_p2 = (zext_ln1118_43_fu_1148_p1 - zext_ln1118_22_fu_583_p1);

assign sub_ln1118_623_fu_1373_p2 = (zext_ln1118_44_fu_1369_p1 - zext_ln1118_1_fu_291_p1);

assign sub_ln1118_624_fu_1437_p2 = (37'd0 - zext_ln1118_45_fu_1433_p1);

assign sub_ln1118_625_fu_1459_p2 = ($signed(sext_ln1118_1317_fu_1443_p1) - $signed(zext_ln1118_46_fu_1455_p1));

assign sub_ln1118_626_fu_1505_p2 = (39'd0 - zext_ln1118_47_fu_1501_p1);

assign sub_ln1118_627_fu_1533_p2 = (zext_ln1118_48_fu_1529_p1 - zext_ln1118_14_fu_475_p1);

assign sub_ln1118_628_fu_1581_p2 = (zext_ln1118_41_fu_1104_p1 - zext_ln1118_42_fu_1116_p1);

assign sub_ln1118_629_fu_1645_p2 = (38'd0 - zext_ln1118_50_fu_1641_p1);

assign sub_ln1118_630_fu_1665_p2 = (zext_ln1118_32_fu_707_p1 - zext_ln1118_30_fu_691_p1);

assign sub_ln1118_631_fu_1705_p2 = (zext_ln1118_52_fu_1701_p1 - zext_ln1118_51_fu_1689_p1);

assign sub_ln1118_685_fu_972_p2 = (zext_ln1118_7_fu_371_p1 - zext_ln1118_39_fu_968_p1);

assign sub_ln1118_686_fu_1721_p2 = (zext_ln1118_35_fu_759_p1 - zext_ln1118_36_fu_771_p1);

assign sub_ln1118_fu_275_p2 = (39'd0 - zext_ln1118_fu_271_p1);

assign tmp_1_fu_501_p4 = {{sub_ln1118_611_fu_495_p2[36:7]}};

assign tmp_2_fu_1082_p4 = {{sub_ln1118_620_fu_1076_p2[31:7]}};

assign tmp_3_fu_1174_p4 = {{mul_ln1118_545_fu_1168_p2[35:7]}};

assign tmp_4_fu_1587_p4 = {{sub_ln1118_628_fu_1581_p2[36:7]}};

assign tmp_75_fu_437_p4 = {{mul_ln1118_538_fu_431_p2[36:7]}};

assign tmp_76_fu_946_p4 = {{mul_ln708_fu_940_p2[37:7]}};

assign tmp_77_fu_960_p3 = {{data_3_V_read}, {6'd0}};

assign tmp_78_fu_1042_p4 = {{mul_ln1118_544_fu_1036_p2[35:7]}};

assign tmp_79_fu_1062_p4 = {{mul_ln708_1_fu_1056_p2[37:7]}};

assign tmp_80_fu_1210_p4 = {{mul_ln708_2_fu_1204_p2[37:7]}};

assign tmp_81_fu_1411_p4 = {{mul_ln708_3_fu_1405_p2[37:7]}};

assign tmp_82_fu_1479_p4 = {{data_5_V_read[30:5]}};

assign tmp_83_fu_1567_p4 = {{add_ln1118_130_fu_1561_p2[37:7]}};

assign tmp_fu_325_p4 = {{add_ln1118_fu_319_p2[36:7]}};

assign tmp_s_fu_353_p4 = {{mul_ln1118_fu_347_p2[36:7]}};

assign trunc_ln708_1402_fu_413_p4 = {{sub_ln1118_610_fu_407_p2[38:7]}};

assign trunc_ln708_1403_fu_465_p4 = {{mul_ln1118_539_fu_459_p2[38:7]}};

assign trunc_ln708_1404_fu_541_p4 = {{sub_ln1118_612_fu_535_p2[38:7]}};

assign trunc_ln708_1405_fu_573_p4 = {{sub_ln1118_613_fu_567_p2[38:7]}};

assign trunc_ln708_1406_fu_597_p4 = {{mul_ln1118_540_fu_591_p2[37:7]}};

assign trunc_ln708_1407_fu_637_p4 = {{sub_ln1118_614_fu_631_p2[38:7]}};

assign trunc_ln708_1408_fu_681_p4 = {{sub_ln1118_615_fu_675_p2[38:7]}};

assign trunc_ln708_1409_fu_729_p4 = {{sub_ln1118_616_fu_723_p2[38:7]}};

assign trunc_ln708_1410_fu_749_p4 = {{mul_ln1118_541_fu_743_p2[38:7]}};

assign trunc_ln708_1411_fu_781_p4 = {{sub_ln1118_617_fu_775_p2[38:7]}};

assign trunc_ln708_1412_fu_910_p4 = {{sub_ln1118_618_fu_904_p2[38:7]}};

assign trunc_ln708_1413_fu_926_p4 = {{mul_ln1118_542_fu_920_p2[38:7]}};

assign trunc_ln708_1414_fu_978_p4 = {{sub_ln1118_685_fu_972_p2[37:7]}};

assign trunc_ln708_1415_fu_998_p4 = {{mul_ln1118_543_fu_992_p2[38:7]}};

assign trunc_ln708_1416_fu_1026_p4 = {{sub_ln1118_619_fu_1020_p2[38:7]}};

assign trunc_ln708_1417_fu_1126_p4 = {{sub_ln1118_621_fu_1120_p2[36:7]}};

assign trunc_ln708_1418_fu_1158_p4 = {{sub_ln1118_622_fu_1152_p2[38:7]}};

assign trunc_ln708_1419_fu_1194_p4 = {{mul_ln1118_546_fu_1188_p2[38:7]}};

assign trunc_ln708_1420_fu_1230_p4 = {{mul_ln1118_547_fu_1224_p2[38:7]}};

assign trunc_ln708_1421_fu_1246_p4 = {{mul_ln1118_548_fu_1240_p2[38:7]}};

assign trunc_ln708_1422_fu_1379_p4 = {{sub_ln1118_623_fu_1373_p2[38:7]}};

assign trunc_ln708_1423_fu_1395_p4 = {{mul_ln1118_549_fu_1389_p2[38:7]}};

assign trunc_ln708_1424_fu_1465_p4 = {{sub_ln1118_625_fu_1459_p2[37:7]}};

assign trunc_ln708_1425_fu_1511_p4 = {{sub_ln1118_626_fu_1505_p2[38:7]}};

assign trunc_ln708_1426_fu_1539_p4 = {{sub_ln1118_627_fu_1533_p2[38:7]}};

assign trunc_ln708_1427_fu_1607_p4 = {{mul_ln1118_550_fu_1601_p2[38:7]}};

assign trunc_ln708_1428_fu_1623_p4 = {{mul_ln1118_551_fu_1617_p2[38:7]}};

assign trunc_ln708_1429_fu_1651_p4 = {{sub_ln1118_629_fu_1645_p2[37:7]}};

assign trunc_ln708_1430_fu_1671_p4 = {{sub_ln1118_630_fu_1665_p2[38:7]}};

assign trunc_ln708_1431_fu_1711_p4 = {{sub_ln1118_631_fu_1705_p2[38:7]}};

assign trunc_ln708_1432_fu_1727_p4 = {{sub_ln1118_686_fu_1721_p2[38:7]}};

assign trunc_ln708_s_fu_381_p4 = {{mul_ln1118_537_fu_375_p2[38:7]}};

assign trunc_ln_fu_281_p4 = {{sub_ln1118_fu_275_p2[38:7]}};

assign zext_ln1118_10_fu_423_p1 = data_5_V_read;

assign zext_ln1118_14_fu_475_p1 = data_7_V_read;

assign zext_ln1118_16_fu_491_p1 = shl_ln1118_296_fu_483_p3;

assign zext_ln1118_17_fu_515_p1 = data_8_V_read;

assign zext_ln1118_18_fu_519_p1 = data_8_V_read;

assign zext_ln1118_19_fu_531_p1 = shl_ln1118_297_fu_523_p3;

assign zext_ln1118_1_fu_291_p1 = data_1_V_read;

assign zext_ln1118_20_fu_551_p1 = data_9_V_read;

assign zext_ln1118_21_fu_563_p1 = shl_ln1118_298_fu_555_p3;

assign zext_ln1118_22_fu_583_p1 = data_10_V_read;

assign zext_ln1118_25_fu_615_p1 = data_11_V_read;

assign zext_ln1118_26_fu_627_p1 = shl_ln1118_299_fu_619_p3;

assign zext_ln1118_28_fu_659_p1 = shl_ln1118_300_fu_651_p3;

assign zext_ln1118_29_fu_671_p1 = shl_ln1118_301_fu_663_p3;

assign zext_ln1118_2_fu_303_p1 = shl_ln1118_s_fu_295_p3;

assign zext_ln1118_30_fu_691_p1 = data_13_V_read;

assign zext_ln1118_32_fu_707_p1 = shl_ln1118_302_fu_699_p3;

assign zext_ln1118_33_fu_719_p1 = shl_ln1118_303_fu_711_p3;

assign zext_ln1118_34_fu_739_p1 = data_14_V_read;

assign zext_ln1118_35_fu_759_p1 = data_15_V_read;

assign zext_ln1118_36_fu_771_p1 = shl_ln1118_304_fu_763_p3;

assign zext_ln1118_37_fu_900_p1 = shl_ln1118_305_fu_892_p3;

assign zext_ln1118_39_fu_968_p1 = tmp_77_fu_960_p3;

assign zext_ln1118_3_fu_315_p1 = shl_ln1118_294_fu_307_p3;

assign zext_ln1118_40_fu_1016_p1 = shl_ln1118_306_fu_1008_p3;

assign zext_ln1118_41_fu_1104_p1 = shl_ln1118_307_fu_1096_p3;

assign zext_ln1118_42_fu_1116_p1 = shl_ln1118_308_fu_1108_p3;

assign zext_ln1118_43_fu_1148_p1 = shl_ln1118_309_fu_1140_p3;

assign zext_ln1118_44_fu_1369_p1 = shl_ln1118_310_fu_1361_p3;

assign zext_ln1118_45_fu_1433_p1 = shl_ln1118_311_fu_1425_p3;

assign zext_ln1118_46_fu_1455_p1 = shl_ln1118_312_fu_1447_p3;

assign zext_ln1118_47_fu_1501_p1 = shl_ln1118_313_fu_1493_p3;

assign zext_ln1118_48_fu_1529_p1 = shl_ln1118_314_fu_1521_p3;

assign zext_ln1118_49_fu_1557_p1 = shl_ln1118_315_fu_1549_p3;

assign zext_ln1118_50_fu_1641_p1 = shl_ln1118_316_fu_1633_p3;

assign zext_ln1118_51_fu_1689_p1 = shl_ln1118_317_fu_1681_p3;

assign zext_ln1118_52_fu_1701_p1 = shl_ln1118_318_fu_1693_p3;

assign zext_ln1118_7_fu_371_p1 = data_3_V_read;

assign zext_ln1118_9_fu_403_p1 = shl_ln1118_295_fu_395_p3;

assign zext_ln1118_fu_271_p1 = shl_ln_fu_263_p3;

assign zext_ln703_fu_1809_p1 = add_ln703_1764_fu_1803_p2;

assign zext_ln708_1_fu_363_p1 = tmp_s_fu_353_p4;

assign zext_ln708_2_fu_447_p1 = tmp_75_fu_437_p4;

assign zext_ln708_3_fu_956_p1 = tmp_76_fu_946_p4;

assign zext_ln708_4_fu_1052_p1 = tmp_78_fu_1042_p4;

assign zext_ln708_5_fu_1072_p1 = tmp_79_fu_1062_p4;

assign zext_ln708_6_fu_1220_p1 = tmp_80_fu_1210_p4;

assign zext_ln708_7_fu_1421_p1 = tmp_81_fu_1411_p4;

assign zext_ln708_8_fu_1489_p1 = tmp_82_fu_1479_p4;

assign zext_ln708_9_fu_1577_p1 = tmp_83_fu_1567_p4;

assign zext_ln708_fu_335_p1 = tmp_fu_325_p4;

endmodule //dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s
