Warning (10268): Verilog HDL information at casilla.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 4 Nuevo/LABORATORIO-4-DD/casilla.sv Line: 15
