
---------- Begin Simulation Statistics ----------
final_tick                               526572355500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100804                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                   101139                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6085.34                       # Real time elapsed on the host
host_tick_rate                               86531312                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613425857                       # Number of instructions simulated
sim_ops                                     615464635                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.526572                       # Number of seconds simulated
sim_ticks                                526572355500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.853858                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77808988                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89586104                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9201362                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119892709                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11523813                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11619347                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           95534                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155453849                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052343                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509390                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5948339                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138977932                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18104161                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532336                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54123181                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561812221                       # Number of instructions committed
system.cpu0.commit.committedOps             562322883                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    904987309                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.621360                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.435160                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    645059521     71.28%     71.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    153226064     16.93%     88.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     35182078      3.89%     92.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33727672      3.73%     95.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11604005      1.28%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4587960      0.51%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1110397      0.12%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2385451      0.26%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18104161      2.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    904987309                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672380                       # Number of function calls committed.
system.cpu0.commit.int_insts                543452603                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174760608                       # Number of loads committed
system.cpu0.commit.membars                    1019943                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019949      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311063458     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175269990     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814507     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562322883                       # Class of committed instruction
system.cpu0.commit.refs                     245084525                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561812221                       # Number of Instructions Simulated
system.cpu0.committedOps                    562322883                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.852158                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.852158                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            115635901                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3257672                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76161235                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             630256471                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               355560532                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                436122094                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5953741                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9663185                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2666955                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155453849                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102939526                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    560111575                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2834653                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          136                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     650089640                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18413558                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149394                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         346620608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89332801                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.624747                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         915939223                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.710310                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.930941                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               459656483     50.18%     50.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               338294481     36.93%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61274616      6.69%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43228351      4.72%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10561509      1.15%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1758544      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  144153      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     460      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020626      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           915939223                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      124626045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6063718                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146356207                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.587151                       # Inst execution rate
system.cpu0.iew.exec_refs                   274903184                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77035898                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89692274                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197508281                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512623                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3084343                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78188059                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616428670                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197867286                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4067904                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610969217                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                519546                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2545367                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5953741                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3640564                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       135958                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10294598                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30939                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5912                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3312345                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22747673                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7864142                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5912                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       834974                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5228744                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272794884                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604071466                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835016                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227788076                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.580522                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604166235                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743184494                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386313593                       # number of integer regfile writes
system.cpu0.ipc                              0.539911                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.539911                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020966      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            331936982     53.97%     54.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4218311      0.69%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018088      0.17%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199828633     32.49%     87.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77014090     12.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615037121                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     940578                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001529                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 218415     23.22%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                621913     66.12%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               100246     10.66%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614956678                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2147028012                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604071415                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        670539521                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 614895931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615037121                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532739                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54105784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            74075                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           403                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13001989                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    915939223                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.671482                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870208                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          488353335     53.32%     53.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286700777     31.30%     84.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          103100293     11.26%     95.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           30828927      3.37%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5965090      0.65%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             399330      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             424585      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              90631      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76255      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      915939223                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.591061                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7545819                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1401152                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197508281                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78188059                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1029                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1040565268                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12579472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               97218847                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357829775                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4063801                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               362377768                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5444890                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9189                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            763001356                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             625972664                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          401931880                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                431593022                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9487821                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5953741                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18691741                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44102101                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       763001312                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        104104                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3126                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8253715                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3115                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1503316355                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1243851652                       # The number of ROB writes
system.cpu0.timesIdled                       11541939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  996                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            75.870660                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3165113                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4171722                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           567129                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5638200                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            139717                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         184212                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           44495                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6317691                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8788                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509160                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           378127                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419938                       # Number of branches committed
system.cpu1.commit.bw_lim_events               507036                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528180                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4445381                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19246300                       # Number of instructions committed
system.cpu1.commit.committedOps              19755670                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115674738                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.170786                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815718                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107383977     92.83%     92.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4160593      3.60%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1421057      1.23%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1275728      1.10%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323059      0.28%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115836      0.10%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       414089      0.36%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        73363      0.06%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       507036      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115674738                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227530                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18555103                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320594                       # Number of loads committed
system.cpu1.commit.membars                    1018421                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018421      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11647434     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829754     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259923      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19755670                       # Class of committed instruction
system.cpu1.commit.refs                       7089689                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19246300                       # Number of Instructions Simulated
system.cpu1.committedOps                     19755670                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.101784                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.101784                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100014778                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               193915                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2927465                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25763450                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 4478591                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10571645                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                378564                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               338639                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1040899                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6317691                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4120166                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111209568                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                81613                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      28017837                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1135132                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053797                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4707302                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3304830                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.238578                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         116484477                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.246897                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.709155                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                99077864     85.06%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                10472343      8.99%     94.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4180519      3.59%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1808951      1.55%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  527564      0.45%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  114677      0.10%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  302347      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     202      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           116484477                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         952286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              398275                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4994156                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186647                       # Inst execution rate
system.cpu1.iew.exec_refs                     7793484                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1861414                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85889601                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6592681                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            600423                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           479774                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2123125                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           24194994                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5932070                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           289999                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21919185                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                464709                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               996377                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                378564                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1993293                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20630                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          147267                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6679                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1186                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1272087                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       354030                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           471                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       145190                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        253085                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12406396                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21628135                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842538                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10452864                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184168                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21636978                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27420726                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14400085                       # number of integer regfile writes
system.cpu1.ipc                              0.163886                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.163886                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018615      4.59%      4.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13311339     59.94%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6510738     29.32%     93.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1368346      6.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22209184                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     602985                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027150                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 122632     20.34%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                425920     70.64%     90.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                54429      9.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21793538                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         161541586                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21628123                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         28634592                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  22372086                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22209184                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1822908                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4439323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            35784                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        294728                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2658421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    116484477                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190662                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.641857                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102747582     88.21%     88.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9004265      7.73%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2727145      2.34%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             918808      0.79%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             740488      0.64%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             130119      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             157986      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              30930      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27154      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      116484477                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189116                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3925204                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          482146                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6592681                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2123125                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    194                       # number of misc regfile reads
system.cpu1.numCycles                       117436763                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   935690471                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90801419                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13167071                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2677596                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 5118060                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                776149                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5005                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             31505703                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              25211756                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16830724                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10650605                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5848938                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                378564                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9509839                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3663653                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        31505691                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25990                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               813                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5864978                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           812                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   139367739                       # The number of ROB reads
system.cpu1.rob.rob_writes                   49212942                       # The number of ROB writes
system.cpu1.timesIdled                          13570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.992870                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2492648                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3462354                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           434926                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4744768                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             99321                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         147027                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           47706                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5209931                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2607                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509187                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           263771                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647375                       # Number of branches committed
system.cpu2.commit.bw_lim_events               448756                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528261                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3719951                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505814                       # Number of instructions committed
system.cpu2.commit.committedOps              17015213                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112964406                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150625                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.775231                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105923783     93.77%     93.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3518594      3.11%     96.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1191962      1.06%     97.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1092376      0.97%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       231062      0.20%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        85752      0.08%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       412336      0.37%     99.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        59785      0.05%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       448756      0.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112964406                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174077                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893565                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697292                       # Number of loads committed
system.cpu2.commit.membars                    1018450                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018450      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797038     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206479     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993108      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015213                       # Class of committed instruction
system.cpu2.commit.refs                       6199599                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505814                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015213                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.901693                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.901693                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100663941                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               173818                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2293608                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21943194                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3529654                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  8108766                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                264103                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               307902                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1039083                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5209931                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3577743                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109255366                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                57708                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      23983961                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 870516                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045734                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3914910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2591969                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.210537                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113605547                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.217811                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.674460                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98641238     86.83%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 9045834      7.96%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3591645      3.16%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1482861      1.31%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  446496      0.39%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  104376      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  292900      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     187      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113605547                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         312517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              279177                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4130736                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.163649                       # Inst execution rate
system.cpu2.iew.exec_refs                     6661834                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1528131                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87429541                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5725087                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            605556                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           354203                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1747352                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20730708                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5133703                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           172284                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18642586                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                399862                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               968897                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                264103                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1945500                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17693                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          107796                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4065                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          548                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1027795                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       245045                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           206                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       104933                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        174244                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10829772                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18460772                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.850234                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9207836                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.162053                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18465799                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23124892                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12399096                       # number of integer regfile writes
system.cpu2.ipc                              0.144892                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144892                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018659      5.41%      5.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11092676     58.96%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5678866     30.18%     94.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1024527      5.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18814870                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     580354                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030845                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 116757     20.12%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                412136     71.01%     91.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                51457      8.87%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18376549                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151856978                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18460760                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24446322                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18889495                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18814870                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1841213                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3715494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41365                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        312952                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2321001                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113605547                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.165616                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.604626                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101953786     89.74%     89.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7789713      6.86%     96.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2128669      1.87%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             721739      0.64%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             703583      0.62%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             121452      0.11%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             144072      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              23686      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18847      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113605547                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.165161                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3835794                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          489484                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5725087                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1747352                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu2.numCycles                       113918064                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   939209186                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92167755                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442350                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2822672                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4074973                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                818628                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2481                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26571167                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21505886                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14507786                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8249468                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5016347                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                264103                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8823009                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3065436                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26571155                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26239                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6263448                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           798                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133249826                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42111742                       # The number of ROB writes
system.cpu2.timesIdled                           4739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.647590                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2190487                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2974282                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           368684                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3864353                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            108988                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         183188                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           74200                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4325142                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1254                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509166                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           216641                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470823                       # Number of branches committed
system.cpu3.commit.bw_lim_events               378101                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528197                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2138921                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15861522                       # Number of instructions committed
system.cpu3.commit.committedOps              16370869                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107026967                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.152960                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.775956                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100230820     93.65%     93.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3382621      3.16%     96.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1170547      1.09%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1038939      0.97%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       215884      0.20%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        77230      0.07%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       473932      0.44%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        58893      0.06%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       378101      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107026967                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151224                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255710                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568844                       # Number of loads committed
system.cpu3.commit.membars                    1018383                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018383      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9354432     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5078010     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919906      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370869                       # Class of committed instruction
system.cpu3.commit.refs                       5997928                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15861522                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370869                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.783029                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.783029                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96948916                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               152965                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2092816                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19591366                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2973720                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6111632                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                216954                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               293689                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1186244                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4325142                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3129977                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103750722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                42471                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      20085714                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 737994                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040201                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3317746                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2299475                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.186689                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107437466                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.191709                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.622390                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94885391     88.32%     88.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7576148      7.05%     95.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2858971      2.66%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1473056      1.37%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  447383      0.42%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   85592      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  110711      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     202      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107437466                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         151695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              229458                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3769006                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.164867                       # Inst execution rate
system.cpu3.iew.exec_refs                     6409926                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442380                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81980991                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4973528                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510105                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           351228                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1461613                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18506249                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4967546                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           267474                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17737929                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                440670                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               956466                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                216954                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2026882                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15537                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           93806                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2171                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          130                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       404684                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        32529                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           116                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43229                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        186229                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10431484                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17586977                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.848918                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8855478                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.163464                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17591918                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21764693                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11963959                       # number of integer regfile writes
system.cpu3.ipc                              0.147427                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147427                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018609      5.66%      5.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10541806     58.55%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5508041     30.59%     94.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936807      5.20%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18005403                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     578660                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.032138                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 123085     21.27%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                407248     70.38%     91.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                48323      8.35%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17565438                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144090891                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17586965                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20641714                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  16977678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18005403                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528571                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2135379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            63987                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           374                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       973942                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107437466                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.167590                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.610509                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96360504     89.69%     89.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7345181      6.84%     96.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2053497      1.91%     98.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             705587      0.66%     99.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             679185      0.63%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             107349      0.10%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             141027      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              24268      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20868      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107437466                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.167353                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3180444                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          363104                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4973528                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1461613                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu3.numCycles                       107589161                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   945538593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               87293468                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037412                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3290949                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3523260                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                833986                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1221                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23785226                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19308702                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13301445                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6409627                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5641749                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                216954                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9962848                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2264033                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23785214                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31309                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               932                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7222968                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           931                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125157348                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37430670                       # The number of ROB writes
system.cpu3.timesIdled                           2402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3116362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6174761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       310901                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        93239                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26113209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7116746                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52355712                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7209985                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1421456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1765305                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1292972                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              921                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            580                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1693425                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1693388                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1421456                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           101                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9289604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9289604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    312329536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               312329536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1384                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3116483                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3116483    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3116483                       # Request fanout histogram
system.membus.respLayer1.occupancy        16631120000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14051641753                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3528210165.413534                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21596591029.960995                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          130     97.74%     97.74% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 215459896500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57320403500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 469251952000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3571772                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3571772                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3571772                       # number of overall hits
system.cpu2.icache.overall_hits::total        3571772                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5971                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5971                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5971                       # number of overall misses
system.cpu2.icache.overall_misses::total         5971                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    282349499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    282349499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    282349499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    282349499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3577743                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3577743                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3577743                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3577743                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001669                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001669                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001669                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001669                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 47286.802713                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47286.802713                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 47286.802713                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47286.802713                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5272                       # number of writebacks
system.cpu2.icache.writebacks::total             5272                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          667                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          667                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          667                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          667                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5304                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5304                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5304                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5304                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    253973499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    253973499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    253973499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    253973499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001482                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001482                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001482                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001482                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 47883.389706                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47883.389706                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 47883.389706                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47883.389706                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5272                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3571772                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3571772                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5971                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5971                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    282349499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    282349499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3577743                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3577743                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001669                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001669                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 47286.802713                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47286.802713                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          667                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          667                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5304                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5304                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    253973499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    253973499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001482                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001482                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 47883.389706                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47883.389706                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.977898                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3494190                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5272                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           662.782625                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        361452000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.977898                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999309                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999309                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7160790                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7160790                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4601963                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4601963                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4601963                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4601963                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1332654                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1332654                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1332654                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1332654                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 167297512677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 167297512677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 167297512677                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 167297512677                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5934617                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5934617                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5934617                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5934617                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224556                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224556                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224556                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224556                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 125537.095658                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 125537.095658                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 125537.095658                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125537.095658                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1432955                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        75578                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17916                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1150                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.981860                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.720000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531562                       # number of writebacks
system.cpu2.dcache.writebacks::total           531562                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1006732                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1006732                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1006732                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1006732                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325922                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325922                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325922                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325922                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  37930595742                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  37930595742                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  37930595742                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  37930595742                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054919                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054919                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054919                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054919                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116379.366051                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116379.366051                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116379.366051                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116379.366051                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531562                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4146938                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4146938                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       794974                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       794974                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  80962462500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  80962462500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4941912                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4941912                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.160864                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.160864                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101842.906183                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101842.906183                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       639543                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       639543                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155431                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155431                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17021051000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17021051000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031452                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031452                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109508.727345                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109508.727345                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       455025                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        455025                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       537680                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       537680                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  86335050177                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  86335050177                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992705                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992705                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.541631                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.541631                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 160569.577029                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 160569.577029                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       367189                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       367189                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170491                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170491                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  20909544742                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  20909544742                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171744                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171744                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 122643.099882                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 122643.099882                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          248                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          248                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4698000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4698000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.450091                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.450091                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18943.548387                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18943.548387                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          163                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           85                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       529000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       529000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.154265                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.154265                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6223.529412                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6223.529412                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          162                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       773000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       773000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.447514                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.447514                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4771.604938                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4771.604938                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          153                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       648000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       648000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.422652                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.422652                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4235.294118                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4235.294118                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       459000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       459000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       431000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       431000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284958                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284958                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224229                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224229                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20878347500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20878347500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509187                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509187                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440367                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440367                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93111.718377                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93111.718377                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224229                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224229                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20654118500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20654118500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440367                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440367                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92111.718377                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92111.718377                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.101019                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5435536                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549993                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.882919                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        361463500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.101019                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.878157                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.878157                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13439455                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13439455                       # Number of data accesses
system.cpu3.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3749283968.253968                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22175751933.574066                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          123     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         3000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 215459860500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54162575500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 472409780000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3126855                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3126855                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3126855                       # number of overall hits
system.cpu3.icache.overall_hits::total        3126855                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3122                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3122                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3122                       # number of overall misses
system.cpu3.icache.overall_misses::total         3122                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    156024000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    156024000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    156024000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    156024000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3129977                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3129977                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3129977                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3129977                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000997                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000997                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000997                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000997                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 49975.656630                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49975.656630                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 49975.656630                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49975.656630                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          268                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    89.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2846                       # number of writebacks
system.cpu3.icache.writebacks::total             2846                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          244                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          244                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          244                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          244                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2878                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2878                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2878                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2878                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    142999500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    142999500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    142999500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    142999500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000919                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000919                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000919                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000919                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 49687.109104                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49687.109104                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 49687.109104                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49687.109104                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2846                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3126855                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3126855                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3122                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3122                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    156024000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    156024000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3129977                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3129977                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000997                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000997                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 49975.656630                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49975.656630                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          244                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          244                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2878                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2878                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    142999500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    142999500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000919                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000919                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 49687.109104                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49687.109104                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.977555                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3072521                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2846                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1079.592762                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        368072000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.977555                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999299                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999299                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6262832                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6262832                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4428315                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4428315                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4428315                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4428315                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1294191                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1294191                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1294191                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1294191                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 174823832820                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 174823832820                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 174823832820                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 174823832820                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5722506                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5722506                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5722506                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5722506                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.226158                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.226158                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.226158                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.226158                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 135083.486765                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135083.486765                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 135083.486765                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135083.486765                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1399146                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        74625                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            15880                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1056                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    88.107431                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.667614                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495962                       # number of writebacks
system.cpu3.dcache.writebacks::total           495962                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       988725                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       988725                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       988725                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       988725                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305466                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305466                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305466                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305466                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36644757394                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36644757394                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36644757394                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36644757394                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053380                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053380                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053380                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053380                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119963.457125                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119963.457125                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119963.457125                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119963.457125                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495962                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4017734                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4017734                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       785276                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       785276                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  82914333500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  82914333500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4803010                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4803010                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.163497                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.163497                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105586.231465                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105586.231465                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       635361                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       635361                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149915                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149915                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17133927500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17133927500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031213                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031213                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 114290.948204                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114290.948204                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       410581                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        410581                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       508915                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       508915                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  91909499320                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  91909499320                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919496                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919496                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.553472                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.553472                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 180598.919898                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 180598.919898                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       353364                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       353364                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155551                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155551                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19510829894                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19510829894                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169170                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169170                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125430.436924                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125430.436924                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          218                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3924500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3924500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.388592                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.388592                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18002.293578                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18002.293578                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          148                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       488000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       488000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.124777                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.124777                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6971.428571                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6971.428571                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1290000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1290000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.468085                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.468085                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7329.545455                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7329.545455                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1137000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1137000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.449468                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.449468                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6727.810651                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6727.810651                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       274500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       274500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       258500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       258500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305637                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305637                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203529                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203529                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19134534500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19134534500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509166                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509166                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399730                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399730                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94013.799016                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94013.799016                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203529                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203529                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18931005500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18931005500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399730                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399730                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93013.799016                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93013.799016                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.625750                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5242077                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508801                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.302804                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        368083500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.625750                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.894555                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.894555                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12974046                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12974046                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    698860055.555556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   917951678.244062                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       234000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2685400500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   520282615000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6289740500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88538239                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88538239                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88538239                       # number of overall hits
system.cpu0.icache.overall_hits::total       88538239                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14401287                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14401287                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14401287                       # number of overall misses
system.cpu0.icache.overall_misses::total     14401287                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 229168840496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 229168840496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 229168840496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 229168840496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102939526                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102939526                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102939526                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102939526                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139900                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139900                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139900                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139900                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15913.080581                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15913.080581                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15913.080581                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15913.080581                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2307                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.957143                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12862746                       # number of writebacks
system.cpu0.icache.writebacks::total         12862746                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1538508                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1538508                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1538508                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1538508                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12862779                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12862779                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12862779                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12862779                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 190919695496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 190919695496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 190919695496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 190919695496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.124955                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.124955                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.124955                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.124955                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14842.803060                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14842.803060                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14842.803060                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14842.803060                       # average overall mshr miss latency
system.cpu0.icache.replacements              12862746                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88538239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88538239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14401287                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14401287                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 229168840496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 229168840496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102939526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102939526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139900                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139900                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15913.080581                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15913.080581                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1538508                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1538508                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12862779                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12862779                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 190919695496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 190919695496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.124955                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.124955                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14842.803060                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14842.803060                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999898                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101399598                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12862746                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.883200                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999898                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        218741830                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       218741830                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    236826409                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       236826409                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    236826409                       # number of overall hits
system.cpu0.dcache.overall_hits::total      236826409                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16466217                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16466217                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16466217                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16466217                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 557560701636                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 557560701636                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 557560701636                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 557560701636                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253292626                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253292626                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253292626                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253292626                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.065009                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065009                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.065009                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065009                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33860.886300                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33860.886300                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33860.886300                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33860.886300                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7308101                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       243004                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           140155                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2793                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.142992                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.004654                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11682503                       # number of writebacks
system.cpu0.dcache.writebacks::total         11682503                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4953861                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4953861                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4953861                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4953861                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11512356                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11512356                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11512356                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11512356                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 239045738765                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 239045738765                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 239045738765                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 239045738765                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045451                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045451                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045451                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045451                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20764.276119                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20764.276119                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20764.276119                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20764.276119                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11682503                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    170864262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      170864262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12615839                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12615839                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 353177349500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 353177349500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    183480101                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    183480101                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068759                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068759                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27994.757186                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27994.757186                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3038219                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3038219                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9577620                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9577620                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 176919358500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 176919358500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.052200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.052200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18472.163074                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18472.163074                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65962147                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65962147                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3850378                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3850378                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 204383352136                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 204383352136                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055153                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055153                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53081.373345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53081.373345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1915642                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1915642                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1934736                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1934736                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  62126380265                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  62126380265                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027713                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027713                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32111.037508                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32111.037508                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1246                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1246                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          857                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          857                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8765000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8765000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.407513                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.407513                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10227.537923                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10227.537923                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          827                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          827                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1046000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1046000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014265                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014265                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34866.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34866.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          277                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          277                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2262000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2262000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1998                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1998                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.138639                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.138639                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8166.064982                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8166.064982                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1994000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1994000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.135135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.135135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7385.185185                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7385.185185                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        68000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        68000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        66000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        66000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318276                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318276                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17286140500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17286140500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509390                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509390                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375182                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375182                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90449.367917                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90449.367917                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191114                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191114                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17095026500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17095026500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375182                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375182                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89449.367917                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89449.367917                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.881130                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          248851537                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11703192                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.263561                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.881130                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996285                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996285                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519315458                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519315458                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12341949                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10540107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8319                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               46750                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               40249                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1562                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               39633                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23021562                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12341949                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10540107                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8319                       # number of overall hits
system.l2.overall_hits::.cpu1.data              46750                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2993                       # number of overall hits
system.l2.overall_hits::.cpu2.data              40249                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1562                       # number of overall hits
system.l2.overall_hits::.cpu3.data              39633                       # number of overall hits
system.l2.overall_hits::total                23021562                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            520827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1141730                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            497996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            491744                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            456563                       # number of demand (read+write) misses
system.l2.demand_misses::total                3119100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           520827                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1141730                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6613                       # number of overall misses
system.l2.overall_misses::.cpu1.data           497996                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2311                       # number of overall misses
system.l2.overall_misses::.cpu2.data           491744                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1316                       # number of overall misses
system.l2.overall_misses::.cpu3.data           456563                       # number of overall misses
system.l2.overall_misses::total               3119100                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  40973592000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 105464988500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    628423500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58645671999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    210903500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57004376498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    120165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54099717500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     317147838997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  40973592000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 105464988500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    628423500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58645671999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    210903500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57004376498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    120165500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54099717500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    317147838997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12862776                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11681837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          544746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5304                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531993                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26140662                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12862776                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11681837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         544746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5304                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531993                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26140662                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.040491                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.097735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.442874                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.914180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.435709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.924343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.457262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.920126                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.119320                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.040491                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.097735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.442874                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.914180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.435709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.924343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.457262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.920126                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.119320                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78670.253270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92372.967777                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95028.504461                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117763.339463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91260.709650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115922.871449                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91311.170213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118493.433546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101679.278958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78670.253270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92372.967777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95028.504461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117763.339463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91260.709650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115922.871449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91311.170213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118493.433546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101679.278958                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1765306                       # number of writebacks
system.l2.writebacks::total                   1765306                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            777                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            446                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1021                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            414                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            711                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            255                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            513                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4253                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           777                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           446                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1021                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           414                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           711                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           255                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           513                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4253                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       520711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1140953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       496975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       491033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       456050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3114847                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       520711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1140953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       496975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       491033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       456050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3114847                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  35758899500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  94002741002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    536304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53608074001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    164374000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52045869998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     91252000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49503128500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 285710643001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  35758899500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  94002741002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    536304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53608074001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    164374000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52045869998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     91252000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49503128500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 285710643001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.040482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.097669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.413006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.912306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.357655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.923007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.368659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.919092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119157                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.040482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.097669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.413006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.912306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.357655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.923007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.368659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.919092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119157                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68673.217005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82389.669865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86963.515486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107868.753963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86649.446494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105992.611490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86005.655042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108547.590177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91725.417974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68673.217005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82389.669865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86963.515486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107868.753963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86649.446494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105992.611490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86005.655042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108547.590177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91725.417974                       # average overall mshr miss latency
system.l2.replacements                       10199017                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3394799                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3394799                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3394799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3394799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22635478                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22635478                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22635478                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22635478                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  128                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1628000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1628000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.965909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.098039                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.066667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.119048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.433628                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19152.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16612.244898                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1714000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       102000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        61500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       104000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1981500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.965909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.098039                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.066667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.119048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.433628                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20164.705882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20219.387755                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        32500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        32500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.328767                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.257143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.210526                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.335404                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3611.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   601.851852                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       481000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       182500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        81500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       345000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1090000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.328767                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.257143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.210526                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.335404                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20041.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20294.117647                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20185.185185                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1448584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            22478                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25014                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1519082                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         666465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354570                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321831                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1693390                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  60296838500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40842949999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40511253498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37440276000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  179091317997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2115049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3212472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.315106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938409                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.940384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.927881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.527130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90472.625719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116519.696223                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114254.599932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116335.206988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105759.050187                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       666465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354570                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1693390                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  53632208001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37337709999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36965553498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34221966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 162157437498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.315106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.938409                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.940384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.927881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.527130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80472.654980                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106519.696223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104254.599932                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106335.206988                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95759.061703                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12341949                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12354823                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       520827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           531067                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  40973592000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    628423500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    210903500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    120165500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  41933084500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12862776                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5304                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12885890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.040491                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.442874                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.435709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.457262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.041213                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78670.253270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95028.504461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91260.709650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91311.170213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78960.064361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          116                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          446                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          414                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          255                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1231                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       520711                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1897                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1061                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       529836                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  35758899500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    536304000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    164374000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     91252000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  36550829500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.040482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.413006                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.357655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.368659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.041118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68673.217005                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86963.515486                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86649.446494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86005.655042                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68985.175602                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9091523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        23744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        17771                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        14619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9147657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       475265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       147472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       137174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       134732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          894643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  45168150000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17802722000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16493123000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16659441500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  96123436500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9566788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       171216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154945                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10042300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.861321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.885308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.902116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95037.821005                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120719.336552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120235.051832                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123648.736009                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107443.344999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          777                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1021                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          711                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          513                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3022                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       474488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       146451                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       136463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       134219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       891621                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  40370533001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16270364002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15080316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15281162500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  87002376003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.049597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.855358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.880719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.898682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088787                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85082.305561                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111097.664079                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110508.463833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113852.453825                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97577.755574                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           91                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             101                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           102                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.989130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.990196                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           91                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          101                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1789000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       134000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1981000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.989130                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.990196                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19659.340659                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19142.857143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19613.861386                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999812                       # Cycle average of tags in use
system.l2.tags.total_refs                    52166910                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10199018                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.114895                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.634200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.006125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       28.442845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.963863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.937137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.986435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.447409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.444419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.015413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 218884794                       # Number of tag accesses
system.l2.tags.data_accesses                218884794                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      33325440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      73020928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        394688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31806400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        121408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31426112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         67904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29187200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          199350080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     33325440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       394688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       121408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        67904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33909440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    112979520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       112979520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         520710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1140952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         496975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         491033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         456050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3114845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1765305                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1765305                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         63287485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        138672164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           749542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         60402715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           230563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59680520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           128955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         55428660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             378580603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     63287485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       749542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       230563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       128955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64396544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      214556497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214556497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      214556497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        63287485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       138672164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          749542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        60402715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          230563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59680520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          128955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        55428660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            593137100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1578296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    520710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    943071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    491369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    484624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    449432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002908589250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6309855                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1486758                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3114845                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1765305                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3114845                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1765305                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 216514                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                187009                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            148378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            358259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            159021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            369811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            239218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            170513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           204643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           136094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           140807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           156403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           155584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           122887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75666                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 103846668500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14491655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            158190374750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35829.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54579.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1482839                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  969873                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3114845                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1765305                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1345915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  659531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  408421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  200847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   65359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   42536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   40145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  13364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 102127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2023884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    141.559512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.216222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   183.783627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1323021     65.37%     65.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       439095     21.70%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       102769      5.08%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48673      2.40%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        26346      1.30%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18646      0.92%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13206      0.65%     97.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7933      0.39%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        44195      2.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2023884                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.732235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.390750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    209.079831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97476     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.179141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.635717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88655     90.95%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              983      1.01%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6337      6.50%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1181      1.21%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              264      0.27%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               45      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97481                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              185493184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13856896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101009728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               199350080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            112979520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       352.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    378.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  526572197500                       # Total gap between requests
system.mem_ctrls.avgGap                     107900.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     33325440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60356544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       394688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31447616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       121408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31015936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        67904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28763648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101009728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 63287484.904816649854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 114621558.404237180948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 749541.816765578347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 59721357.704278491437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 230562.806292249414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58901565.332933619618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 128954.737731194851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 54624303.193219944835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191824973.234851092100                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       520710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1140952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       496975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       491033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       456050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1765305                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  14380105250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  48561475250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    276342000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32827307250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     84379750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31527155250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     46675750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30486934250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12767542214250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27616.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42562.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44809.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66054.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44480.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64205.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43992.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66849.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7232485.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7451710980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3960659340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9000826800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4389753780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41566873920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     124320480420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      97512853920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       288203159160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.319198                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 252055658500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17583280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 256933417000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6998906460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3719980440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11693256540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3848852160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41566873920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     206098558260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28647104160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       302573531940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.609603                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  72417883000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17583280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 436571192500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4030170818.965517                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23086657555.730881                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          113     97.41%     97.41% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 215459884000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    59072540500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 467499815000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4103127                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4103127                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4103127                       # number of overall hits
system.cpu1.icache.overall_hits::total        4103127                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17039                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17039                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17039                       # number of overall misses
system.cpu1.icache.overall_misses::total        17039                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    834388499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    834388499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    834388499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    834388499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4120166                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4120166                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4120166                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4120166                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004136                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004136                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004136                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004136                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48969.334996                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48969.334996                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48969.334996                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48969.334996                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          211                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.375000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14900                       # number of writebacks
system.cpu1.icache.writebacks::total            14900                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2107                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2107                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2107                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2107                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14932                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14932                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14932                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14932                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    745510000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    745510000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    745510000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    745510000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003624                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003624                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003624                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003624                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49927.002411                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49927.002411                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49927.002411                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49927.002411                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14900                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4103127                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4103127                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17039                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17039                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    834388499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    834388499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4120166                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4120166                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004136                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004136                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48969.334996                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48969.334996                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2107                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2107                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14932                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14932                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    745510000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    745510000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003624                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003624                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49927.002411                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49927.002411                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978180                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4035995                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14900                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           270.872148                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        354231000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978180                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999318                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999318                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8255264                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8255264                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5506984                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5506984                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5506984                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5506984                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1433543                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1433543                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1433543                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1433543                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 186214084142                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 186214084142                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 186214084142                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 186214084142                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6940527                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6940527                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6940527                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6940527                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.206547                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.206547                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.206547                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.206547                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129897.801560                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129897.801560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129897.801560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129897.801560                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1577270                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        90804                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21064                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1284                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.879890                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.719626                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       544658                       # number of writebacks
system.cpu1.dcache.writebacks::total           544658                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1084802                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1084802                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1084802                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1084802                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       348741                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348741                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       348741                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348741                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40681106032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40681106032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40681106032                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40681106032                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050247                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050247                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050247                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050247                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116651.343065                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116651.343065                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116651.343065                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116651.343065                       # average overall mshr miss latency
system.cpu1.dcache.replacements                544658                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4822914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4822914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       858083                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       858083                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  87062705000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  87062705000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5680997                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5680997                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151044                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151044                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101461.869073                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101461.869073                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       686355                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       686355                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       171728                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       171728                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18430850500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18430850500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030228                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030228                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107325.832130                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107325.832130                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       684070                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        684070                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       575460                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       575460                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  99151379142                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  99151379142                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.456885                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.456885                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 172299.341643                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 172299.341643                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       398447                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       398447                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177013                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177013                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22250255532                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22250255532                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140539                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140539                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125698.426285                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125698.426285                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          284                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          284                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          233                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          233                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4591000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4591000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.450677                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.450677                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19703.862661                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19703.862661                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           79                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       542500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       542500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.152805                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.152805                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6867.088608                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6867.088608                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          190                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          190                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1093000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1093000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          349                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          349                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.455587                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.455587                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6874.213836                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6874.213836                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       952000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       952000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.449857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.449857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6063.694268                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6063.694268                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       242000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       242000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       226000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       226000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292155                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292155                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217005                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217005                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19888238000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19888238000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509160                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509160                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426202                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426202                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91648.754637                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91648.754637                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217005                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217005                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19671233000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19671233000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426202                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426202                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90648.754637                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90648.754637                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.440783                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6364147                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           565572                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.252585                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        354242500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.440783                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.920024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15466708                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15466708                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 526572355500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22930565                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5160105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22745603                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8433711                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1048                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           687                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1735                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3282837                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3282835                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12885893                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10044676                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          102                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38588300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35068353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1655481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1614006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78496855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1646433344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1495316992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1909248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69720832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       676864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68066944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       366336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63497344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3345987904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10273171                       # Total snoops (count)
system.tol2bus.snoopTraffic                 117639168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36414326                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.215840                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.448498                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28920764     79.42%     79.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7299940     20.05%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  63327      0.17%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  88115      0.24%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  42179      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36414326                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52318280954                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         825846153                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8174469                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763975880                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4450160                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17569638658                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19314412426                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         849426755                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22645909                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               569347580000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 453015                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746168                       # Number of bytes of host memory used
host_op_rate                                   454444                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1586.44                       # Real time elapsed on the host
host_tick_rate                               26962982                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718682776                       # Number of instructions simulated
sim_ops                                     720949298                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042775                       # Number of seconds simulated
sim_ticks                                 42775224500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.667796                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7569744                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7912531                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1329043                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13727975                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33949                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54190                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20241                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14717572                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12174                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4284                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1117463                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5964495                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1433371                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140890                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23628432                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27411387                       # Number of instructions committed
system.cpu0.commit.committedOps              27476882                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67655808                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.406127                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.383623                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57522153     85.02%     85.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5544649      8.20%     93.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1427558      2.11%     95.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       754298      1.11%     96.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       328442      0.49%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       157343      0.23%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       169186      0.25%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318808      0.47%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1433371      2.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67655808                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69977                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27038827                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6774230                       # Number of loads committed
system.cpu0.commit.membars                      98601                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99285      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19528843     71.07%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6777940     24.67%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058908      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27476882                       # Class of committed instruction
system.cpu0.commit.refs                       7837731                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27411387                       # Number of Instructions Simulated
system.cpu0.committedOps                     27476882                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.008384                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.008384                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33691838                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               213435                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6557961                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56529951                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7626627                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28186497                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1120248                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               645515                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1035621                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14717572                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3751612                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63469482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                82845                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1253                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64487898                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 233                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            3                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2663656                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.178473                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6858032                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7603693                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.782013                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71660831                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.905146                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.052110                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32796981     45.77%     45.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20647152     28.81%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11963263     16.69%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5521222      7.70%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  244987      0.34%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  293028      0.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  128340      0.18%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15792      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   50066      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71660831                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2795                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2042                       # number of floating regfile writes
system.cpu0.idleCycles                       10803138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1247749                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9446120                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.541675                       # Inst execution rate
system.cpu0.iew.exec_refs                    12915729                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1150316                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               12013141                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12639730                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             72985                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           571003                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1255989                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51063235                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11765413                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1319063                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44668645                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 61897                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3499094                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1120248                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3629271                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       106233                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17447                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5865500                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       192488                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           189                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       449260                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        798489                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31382365                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42554243                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816412                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25620930                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.516034                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42847397                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57273941                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32239558                       # number of integer regfile writes
system.cpu0.ipc                              0.332404                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.332404                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101905      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32411172     70.48%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7073      0.02%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1958      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1379      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12306117     26.76%     97.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1156155      2.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            630      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45987708                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3359                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6687                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3273                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3348                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     314885                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006847                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 179925     57.14%     57.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    43      0.01%     57.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     67      0.02%     57.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                122909     39.03%     96.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11910      3.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               13      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46197329                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         164018413                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42550970                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         74646425                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50850421                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45987708                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             212814                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23586355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            73968                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         71924                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10127295                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71660831                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.641741                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.146436                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           47148138     65.79%     65.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13096412     18.28%     84.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5848664      8.16%     92.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2841409      3.97%     96.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1736044      2.42%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             470715      0.66%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             299060      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             185482      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34907      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71660831                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557670                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           132281                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10766                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12639730                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1255989                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6164                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        82463969                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3086492                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20483504                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20425446                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                310552                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8966826                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8424331                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               250599                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             70312769                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54226087                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40673491                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27590611                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                388976                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1120248                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9464357                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20248049                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2843                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        70309926                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4035285                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             66436                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2458571                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         66446                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   117297045                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106223093                       # The number of ROB writes
system.cpu0.timesIdled                         112060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2620                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.031752                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7650494                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7725294                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1321533                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13709318                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12698                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16852                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4154                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14615684                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1886                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4029                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1123389                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5724687                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1314131                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129011                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24267057                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26110762                       # Number of instructions committed
system.cpu1.commit.committedOps              26172180                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     64342928                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.406761                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.372589                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54462498     84.64%     84.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5518200      8.58%     93.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1386289      2.15%     95.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       705898      1.10%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       320668      0.50%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       156449      0.24%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       165822      0.26%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       312973      0.49%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1314131      2.04%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     64342928                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20537                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25750192                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6530081                       # Number of loads committed
system.cpu1.commit.membars                      92288                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92288      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18794736     71.81%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            199      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6534110     24.97%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        750493      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26172180                       # Class of committed instruction
system.cpu1.commit.refs                       7284603                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26110762                       # Number of Instructions Simulated
system.cpu1.committedOps                     26172180                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.696309                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.696309                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             32387147                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               199287                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6625097                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55970543                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5648154                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28232396                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1125032                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               626941                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1026675                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14615684                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3584612                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     62494798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58466                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63862990                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2646352                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.207601                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4601409                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7663192                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.907110                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          68419404                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.938492                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.044778                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29751506     43.48%     43.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20597969     30.11%     73.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11915791     17.42%     91.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5511450      8.06%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  206061      0.30%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  277770      0.41%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  112310      0.16%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12137      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   34410      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68419404                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1983278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1260358                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9305746                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.621246                       # Inst execution rate
system.cpu1.iew.exec_refs                    12423447                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    849453                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11930938                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12487606                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             59547                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           580558                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1012062                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50400102                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11573994                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1325431                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43737370                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 62031                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3086858                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1125032                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3212881                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85784                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9711                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5957525                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       257540                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            81                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       460776                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        799582                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30808191                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41617182                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817638                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25189944                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.591131                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41942367                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                56005028                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31752327                       # number of integer regfile writes
system.cpu1.ipc                              0.370877                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.370877                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93865      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             32002935     71.02%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 247      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12110875     26.88%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             854525      1.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              45062801                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     268020                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005948                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 169174     63.12%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 98204     36.64%     99.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  642      0.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              45236956                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158890121                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41617182                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74628098                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50216529                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 45062801                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             183573                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24227922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77095                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         54562                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10589171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     68419404                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.658626                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.146930                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           44311245     64.76%     64.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12767158     18.66%     83.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5913093      8.64%     92.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2833298      4.14%     96.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1701624      2.49%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             427508      0.62%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             266310      0.39%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             165677      0.24%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33491      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68419404                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.640072                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           135351                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9085                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12487606                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1012062                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1577                       # number of misc regfile reads
system.cpu1.numCycles                        70402682                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15056634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               20065060                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19647117                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                301136                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6991514                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8436881                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               253086                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69617303                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53624739                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40370664                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27621455                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 33045                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1125032                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9113742                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20723547                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69617303                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3502601                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             54495                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2353661                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         54487                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   113457608                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104962071                       # The number of ROB writes
system.cpu1.timesIdled                          22913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.314877                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7608407                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7818339                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1309444                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13557732                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12555                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17198                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4643                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14466043                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2044                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4031                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1123270                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5689454                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1240607                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115739                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24575622                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25962619                       # Number of instructions committed
system.cpu2.commit.committedOps              26017388                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63498010                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.409735                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.360076                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     53409638     84.11%     84.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5725475      9.02%     93.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1419181      2.24%     95.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       717201      1.13%     96.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       338853      0.53%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       168105      0.26%     97.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       171495      0.27%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307455      0.48%     98.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1240607      1.95%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63498010                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20557                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25605044                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6484955                       # Number of loads committed
system.cpu2.commit.membars                      82306                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82306      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18713403     71.93%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            213      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.25% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6488986     24.94%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        732126      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26017388                       # Class of committed instruction
system.cpu2.commit.refs                       7221112                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25962619                       # Number of Instructions Simulated
system.cpu2.committedOps                     26017388                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.679687                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.679687                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             31279988                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               187364                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6651200                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              56158291                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5717817                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28462831                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1124912                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               592240                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1021417                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14466043                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3695539                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61592048                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58717                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          122                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63956642                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2622172                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.207930                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4703630                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7620962                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.919291                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          67606965                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.949096                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.033844                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28746254     42.52%     42.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20776983     30.73%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11995242     17.74%     90.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5506531      8.14%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  206603      0.31%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  279278      0.41%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   50755      0.08%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11475      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   33844      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            67606965                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1964740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1263364                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9288740                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.629063                       # Inst execution rate
system.cpu2.iew.exec_refs                    12408421                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    839525                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11633972                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12475928                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             49935                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           570883                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1035311                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50556606                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11568896                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1345302                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43764958                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 63143                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2867427                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1124912                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2990852                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        83489                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9715                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5990973                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       299154                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            60                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       469765                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        793599                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30587512                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41639683                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817500                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 25005294                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.598515                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41986235                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56019837                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31829372                       # number of integer regfile writes
system.cpu2.ipc                              0.373178                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.373178                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83892      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32083385     71.12%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 264      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            12102546     26.83%     98.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             839819      1.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              45110260                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     253593                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005622                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 161479     63.68%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 91445     36.06%     99.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  669      0.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              45279961                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         158159051                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41639683                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         75095882                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50400857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 45110260                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             155749                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24539218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            77973                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         40010                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10795865                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     67606965                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.667243                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.145404                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43432371     64.24%     64.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12713721     18.81%     83.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6031690      8.92%     91.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2870148      4.25%     96.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1720710      2.55%     98.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             408329      0.60%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             245738      0.36%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             150262      0.22%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33996      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       67606965                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.648400                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           131073                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           10983                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12475928                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1035311                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1586                       # number of misc regfile reads
system.cpu2.numCycles                        69571705                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15887201                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19444931                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19552615                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                297618                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7047935                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8348061                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               245704                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69896683                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53808746                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40560549                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27862214                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 50643                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1124912                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9027673                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                21007934                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69896683                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3099300                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             45955                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2336742                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         45939                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   112839960                       # The number of ROB reads
system.cpu2.rob.rob_writes                  105302274                       # The number of ROB writes
system.cpu2.timesIdled                          23157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.888277                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7507298                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7748407                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1305441                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13377821                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13053                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17148                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4095                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14284035                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1810                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3941                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1107004                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5646101                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1256796                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98281                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24367935                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25772151                       # Number of instructions committed
system.cpu3.commit.committedOps              25818213                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     62450633                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.413418                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.370315                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     52522932     84.10%     84.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5591062      8.95%     93.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1402491      2.25%     95.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       723699      1.16%     96.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       326078      0.52%     96.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       165888      0.27%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       168857      0.27%     97.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       292830      0.47%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1256796      2.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     62450633                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20327                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25418853                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6399205                       # Number of loads committed
system.cpu3.commit.membars                      69378                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69378      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18618776     72.11%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            219      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6403146     24.80%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        726340      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25818213                       # Class of committed instruction
system.cpu3.commit.refs                       7129486                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25772151                       # Number of Instructions Simulated
system.cpu3.committedOps                     25818213                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.660949                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.660949                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30513655                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               199598                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6568430                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55635249                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5688060                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28207705                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1108534                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               632028                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1005666                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14284035                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3603197                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60596166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57181                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      63303723                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2613942                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.208288                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4620422                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7520351                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.923086                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66523620                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.954717                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.034783                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                28107129     42.25%     42.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20518383     30.84%     73.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11821685     17.77%     90.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5485197      8.25%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  216628      0.33%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  278542      0.42%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   62342      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9088      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   24626      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66523620                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2054769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1243931                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9198778                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.632694                       # Inst execution rate
system.cpu3.iew.exec_refs                    12227452                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    815834                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11883093                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12332937                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43698                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           543976                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1000840                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           50151053                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11411618                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1323551                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43389168                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 64578                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2677207                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1108534                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2803125                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79317                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9605                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5933732                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       270559                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       461454                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        782477                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30407574                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41299957                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.816503                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24827875                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.602230                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41634388                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55516785                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31599318                       # number of integer regfile writes
system.cpu3.ipc                              0.375806                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.375806                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            70858      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31884305     71.31%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 259      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11942598     26.71%     98.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             814345      1.82%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44712719                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     261264                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005843                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 169340     64.82%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     64.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 91067     34.86%     99.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  857      0.33%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44903125                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156287940                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41299957                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74483948                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  50018522                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44712719                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             132531                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24332840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            77618                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         34250                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10721118                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66523620                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.672133                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.151707                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42649328     64.11%     64.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12496302     18.78%     82.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5974914      8.98%     91.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2857404      4.30%     96.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1698131      2.55%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             406358      0.61%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             252672      0.38%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             154057      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34454      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66523620                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.651994                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           117425                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9147                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12332937                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1000840                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1480                       # number of misc regfile reads
system.cpu3.numCycles                        68578389                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16880014                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19515770                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19411046                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                296490                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7002710                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8136454                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               253384                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69249166                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              53348289                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           40292823                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27608945                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 74950                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1108534                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8832534                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20881777                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69249166                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2455127                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             38619                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2255354                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         38613                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   111370027                       # The number of ROB reads
system.cpu3.rob.rob_writes                  104452368                       # The number of ROB writes
system.cpu3.timesIdled                          22572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2261509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4247172                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       732873                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       258067                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2532364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1967416                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5528638                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2225483                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2101315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       377448                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1609468                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13761                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20738                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124380                       # Transaction distribution
system.membus.trans_dist::ReadExResp           123853                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2101316                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            60                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6472340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6472340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    166567424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               166567424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30825                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2260256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2260256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2260256                       # Request fanout histogram
system.membus.respLayer1.occupancy        11733072750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6238739594                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1581                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          791                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10100844.500632                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14130006.320148                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          791    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    135425500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            791                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34785456500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7989768000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3670467                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3670467                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3670467                       # number of overall hits
system.cpu2.icache.overall_hits::total        3670467                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25071                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25071                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25071                       # number of overall misses
system.cpu2.icache.overall_misses::total        25071                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1599938497                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1599938497                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1599938497                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1599938497                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3695538                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3695538                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3695538                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3695538                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006784                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006784                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006784                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006784                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63816.301584                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63816.301584                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63816.301584                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63816.301584                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4291                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          153                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    73.982759                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          153                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23405                       # number of writebacks
system.cpu2.icache.writebacks::total            23405                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1666                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1666                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1666                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1666                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23405                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23405                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23405                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23405                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1473224498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1473224498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1473224498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1473224498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006333                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006333                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006333                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006333                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62944.862123                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62944.862123                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62944.862123                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62944.862123                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23405                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3670467                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3670467                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25071                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25071                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1599938497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1599938497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3695538                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3695538                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006784                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006784                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63816.301584                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63816.301584                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1666                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1666                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23405                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23405                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1473224498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1473224498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006333                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006333                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62944.862123                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62944.862123                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3776758                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23437                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           161.145112                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7414481                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7414481                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8672102                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8672102                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8672102                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8672102                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3111694                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3111694                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3111694                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3111694                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 233532576588                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 233532576588                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 233532576588                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 233532576588                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11783796                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11783796                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11783796                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11783796                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.264066                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.264066                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.264066                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.264066                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 75049.981325                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 75049.981325                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 75049.981325                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 75049.981325                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4582380                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       355153                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            85572                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5258                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.549993                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.545264                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       616897                       # number of writebacks
system.cpu2.dcache.writebacks::total           616897                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2482243                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2482243                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2482243                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2482243                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       629451                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       629451                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       629451                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       629451                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54037401869                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54037401869                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54037401869                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54037401869                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053417                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053417                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053417                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053417                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85848.464565                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85848.464565                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85848.464565                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85848.464565                       # average overall mshr miss latency
system.cpu2.dcache.replacements                616896                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8115159                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8115159                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2964327                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2964327                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 223006959500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 223006959500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11079486                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11079486                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.267551                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.267551                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 75230.215661                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75230.215661                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2363865                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2363865                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       600462                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       600462                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  51412852500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51412852500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054196                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054196                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85622.158438                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85622.158438                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       556943                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        556943                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       147367                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       147367                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10525617088                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10525617088                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       704310                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       704310                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.209236                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.209236                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71424.518976                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71424.518976                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       118378                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       118378                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28989                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28989                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2624549369                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2624549369                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041159                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041159                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 90536.043637                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90536.043637                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27298                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27298                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1643                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1643                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     38029000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     38029000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.056771                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.056771                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23146.074254                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23146.074254                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          480                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          480                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1163                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1163                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15067500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15067500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.040185                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.040185                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12955.717971                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12955.717971                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21822                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21822                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5655                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5655                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     41674000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     41674000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27477                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27477                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.205808                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.205808                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7369.407604                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7369.407604                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5461                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5461                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     36369000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     36369000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.198748                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.198748                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6659.769273                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6659.769273                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2015500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2015500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1859500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1859500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1078                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1078                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2953                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2953                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     60498500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     60498500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4031                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4031                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.732573                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.732573                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 20487.131730                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 20487.131730                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2952                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2952                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     57545500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     57545500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.732324                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.732324                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 19493.733062                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 19493.733062                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.882960                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9365101                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           630542                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.852462                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.882960                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.965092                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965092                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24319004                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24319004                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1442                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          722                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11754003.462604                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   18026873.478663                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          722    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    222295000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            722                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34288834000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8486390500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3578322                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3578322                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3578322                       # number of overall hits
system.cpu3.icache.overall_hits::total        3578322                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24875                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24875                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24875                       # number of overall misses
system.cpu3.icache.overall_misses::total        24875                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1652239999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1652239999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1652239999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1652239999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3603197                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3603197                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3603197                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3603197                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006904                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006904                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006904                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006904                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66421.708503                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66421.708503                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66421.708503                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66421.708503                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4242                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    77.127273                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23285                       # number of writebacks
system.cpu3.icache.writebacks::total            23285                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1590                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1590                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1590                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1590                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23285                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23285                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23285                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23285                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1529637500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1529637500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1529637500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1529637500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006462                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006462                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006462                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006462                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65691.969079                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65691.969079                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65691.969079                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65691.969079                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23285                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3578322                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3578322                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24875                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24875                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1652239999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1652239999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3603197                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3603197                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006904                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006904                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66421.708503                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66421.708503                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1590                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1590                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23285                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23285                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1529637500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1529637500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006462                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006462                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65691.969079                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65691.969079                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3658819                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23317                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           156.916370                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7229679                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7229679                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8533516                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8533516                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8533516                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8533516                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3107303                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3107303                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3107303                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3107303                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 234338010754                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 234338010754                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 234338010754                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 234338010754                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11640819                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11640819                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11640819                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11640819                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.266932                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.266932                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.266932                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.266932                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75415.242979                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75415.242979                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75415.242979                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75415.242979                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4338709                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       422192                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            80703                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5833                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    53.761434                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    72.379907                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       604225                       # number of writebacks
system.cpu3.dcache.writebacks::total           604225                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2490007                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2490007                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2490007                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2490007                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       617296                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       617296                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       617296                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       617296                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  53139573403                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  53139573403                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  53139573403                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  53139573403                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053029                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053029                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053029                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053029                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 86084.428545                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86084.428545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 86084.428545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86084.428545                       # average overall mshr miss latency
system.cpu3.dcache.replacements                604223                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7980005                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7980005                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2957956                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2957956                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 223479825500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 223479825500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10937961                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10937961                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.270430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.270430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75552.112844                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75552.112844                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2370575                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2370575                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       587381                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       587381                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  50458294500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50458294500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.053701                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053701                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85903.858824                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85903.858824                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       553511                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        553511                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       149347                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       149347                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10858185254                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10858185254                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       702858                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       702858                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.212485                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.212485                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72704.408217                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72704.408217                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       119432                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       119432                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29915                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29915                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2681278903                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2681278903                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042562                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042562                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 89629.914859                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 89629.914859                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        22915                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22915                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1612                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1612                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     44129500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     44129500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.065723                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.065723                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27375.620347                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27375.620347                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          504                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          504                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1108                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1108                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16003500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16003500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.045175                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.045175                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14443.592058                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14443.592058                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18020                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18020                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5126                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5126                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     34065000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     34065000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23146                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23146                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.221464                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.221464                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6645.532579                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6645.532579                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5016                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5016                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     29176000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     29176000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.216711                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.216711                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5816.586922                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5816.586922                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1622500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1622500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1495500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1495500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1095                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1095                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2846                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2846                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     60358000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     60358000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3941                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3941                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.722152                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.722152                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 21208.011244                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 21208.011244                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2845                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2845                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     57508500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     57508500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.721898                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.721898                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20213.884007                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20213.884007                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.610421                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9204864                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           617762                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.900340                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.610421                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.956576                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956576                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         24002601                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        24002601                       # Number of data accesses
system.cpu0.numPwrStateTransitions                532                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          266                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5802176.691729                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11487383.062200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          266    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    101513500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            266                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    41231845500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1543379000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3634429                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3634429                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3634429                       # number of overall hits
system.cpu0.icache.overall_hits::total        3634429                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117179                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117179                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117179                       # number of overall misses
system.cpu0.icache.overall_misses::total       117179                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8376783987                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8376783987                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8376783987                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8376783987                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3751608                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3751608                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3751608                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3751608                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031234                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031234                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031234                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031234                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71487.075218                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71487.075218                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71487.075218                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71487.075218                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        33247                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              543                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.228361                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108882                       # number of writebacks
system.cpu0.icache.writebacks::total           108882                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8296                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8296                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8296                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8296                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108883                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108883                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7785977987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7785977987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7785977987                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7785977987                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029023                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029023                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029023                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029023                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71507.746728                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71507.746728                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71507.746728                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71507.746728                       # average overall mshr miss latency
system.cpu0.icache.replacements                108882                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3634429                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3634429                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117179                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117179                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8376783987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8376783987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3751608                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3751608                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031234                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031234                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71487.075218                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71487.075218                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8296                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8296                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7785977987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7785977987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71507.746728                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71507.746728                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3744730                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108914                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.382449                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7612098                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7612098                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8797720                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8797720                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8797720                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8797720                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3420023                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3420023                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3420023                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3420023                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 254643650636                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 254643650636                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 254643650636                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 254643650636                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12217743                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12217743                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12217743                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12217743                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.279923                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.279923                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.279923                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.279923                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74456.707056                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74456.707056                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74456.707056                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74456.707056                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5765144                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       353982                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           111213                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4921                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.838760                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.932940                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       692813                       # number of writebacks
system.cpu0.dcache.writebacks::total           692813                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2714719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2714719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2714719                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2714719                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       705304                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       705304                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       705304                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       705304                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60013773358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60013773358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60013773358                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60013773358                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057728                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057728                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057728                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057728                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85089.228699                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85089.228699                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85089.228699                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85089.228699                       # average overall mshr miss latency
system.cpu0.dcache.replacements                692810                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8096939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8096939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3096287                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3096287                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 231619336500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 231619336500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11193226                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11193226                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.276622                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.276622                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74805.512700                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74805.512700                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2450631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2450631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       645656                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       645656                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  54999994000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54999994000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85184.671094                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85184.671094                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       700781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        700781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       323736                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       323736                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23024314136                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23024314136                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1024517                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1024517                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.315989                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.315989                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71120.648108                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71120.648108                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       264088                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       264088                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59648                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59648                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5013779358                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5013779358                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058221                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058221                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84056.118529                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84056.118529                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33051                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33051                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     65298000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     65298000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.076581                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076581                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23822.692448                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23822.692448                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1964                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1964                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          777                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          777                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      8088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      8088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021709                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021709                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10409.266409                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10409.266409                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27523                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27523                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6975                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6975                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     57666000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     57666000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34498                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34498                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.202186                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.202186                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8267.526882                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8267.526882                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6813                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6813                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     50918000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     50918000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.197490                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.197490                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7473.653310                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7473.653310                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       937000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       937000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       872000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       872000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2025                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2025                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2259                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2259                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     55926499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     55926499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4284                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4284                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.527311                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.527311                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24757.193006                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24757.193006                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2259                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2259                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     53667499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     53667499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.527311                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.527311                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23757.193006                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23757.193006                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.749367                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9576878                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           704126                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.601086                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.749367                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992168                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992168                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25288728                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25288728                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               19799                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              110418                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              101624                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8405                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               99436                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7722                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               97999                       # number of demand (read+write) hits
system.l2.demand_hits::total                   453644                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              19799                       # number of overall hits
system.l2.overall_hits::.cpu0.data             110418                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8241                       # number of overall hits
system.l2.overall_hits::.cpu1.data             101624                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8405                       # number of overall hits
system.l2.overall_hits::.cpu2.data              99436                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7722                       # number of overall hits
system.l2.overall_hits::.cpu3.data              97999                       # number of overall hits
system.l2.overall_hits::total                  453644                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             89083                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            580116                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14995                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            526227                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15000                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            518635                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15563                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            507290                       # number of demand (read+write) misses
system.l2.demand_misses::total                2266909                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            89083                       # number of overall misses
system.l2.overall_misses::.cpu0.data           580116                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14995                       # number of overall misses
system.l2.overall_misses::.cpu1.data           526227                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15000                       # number of overall misses
system.l2.overall_misses::.cpu2.data           518635                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15563                       # number of overall misses
system.l2.overall_misses::.cpu3.data           507290                       # number of overall misses
system.l2.overall_misses::total               2266909                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7389196000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  57319813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1338383500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52708704499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1328909500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51624029498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1393463000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50763011999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     223865511496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7389196000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  57319813500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1338383500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52708704499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1328909500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51624029498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1393463000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50763011999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    223865511496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          690534                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          627851                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23405                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          618071                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23285                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          605289                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2720553                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         690534                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         627851                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23405                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         618071                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23285                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         605289                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2720553                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.818161                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.840098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.645335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838140                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.640889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.839119                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.668370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.838096                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833253                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.818161                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.840098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.645335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838140                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.640889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.839119                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.668370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.838096                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833253                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82947.318793                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98807.503155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89255.318439                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100163.436120                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88593.966667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 99538.267757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89536.914477                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100067.046461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98753.638322                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82947.318793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98807.503155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89255.318439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100163.436120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88593.966667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 99538.267757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89536.914477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100067.046461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98753.638322                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              377447                       # number of writebacks
system.l2.writebacks::total                    377447                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           5160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5891                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6035                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           6088                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5433                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5637                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               41637                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          5160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5891                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6035                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          6088                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5433                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5637                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              41637                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        87880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       574956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       520037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       512547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       501653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2225272                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        87880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       574956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       520037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       512547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       501653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2225272                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6422704503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  51269764513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    767469502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47111857024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    743516501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46110918522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    839772006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  45388866515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 198654869086                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6422704503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  51269764513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    767469502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47111857024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    743516501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46110918522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    839772006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  45388866515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 198654869086                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.807112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.832625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.391806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.828281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.383038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.829269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.435044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.828783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.817948                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.807112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.832625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.391806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.828281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.383038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.829269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.435044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.828783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.817948                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73084.939725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89171.631417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84300.252856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90593.278986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82935.471389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 89964.273563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82899.507009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90478.610743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89272.173957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73084.939725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89171.631417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84300.252856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90593.278986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82935.471389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 89964.273563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82899.507009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90478.610743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89272.173957                       # average overall mshr miss latency
system.l2.replacements                        4204716                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       446787                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           446787                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       446787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       446787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1825718                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1825718                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1825718                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1825718                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             118                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             306                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             283                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             285                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  992                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           732                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           324                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           351                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           345                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1752                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10293000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       601000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       682500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       717000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12293500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          850                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          630                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          634                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          630                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2744                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.861176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.514286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.553628                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.547619                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.638484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14061.475410                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1854.938272                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1944.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2078.260870                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7016.837900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          730                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          324                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          351                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          345                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1750                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14638499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6524999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7087498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6953498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     35204494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.858824                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.514286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.553628                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.547619                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.637755                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20052.738356                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20138.885802                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20192.301994                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20155.066667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20116.853714                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           650                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           447                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           418                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           375                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1890                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          831                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          594                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          559                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          367                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2351                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     13605999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10028500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8843000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5202000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     37679499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1481                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1041                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          977                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          742                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4241                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.561107                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.570605                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.572160                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.494609                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.554350                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16373.043321                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 16882.996633                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 15819.320215                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 14174.386921                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16027.009358                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          829                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          593                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          558                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          364                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2344                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     16679499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     11922499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     11255000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      7291500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     47148498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.559757                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.569645                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.571136                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.490566                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.552700                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20120.022919                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20105.394604                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20170.250896                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20031.593407                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20114.546928                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4637                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2888                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13169                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          51005                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          24087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24800                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              123956                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4847491500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2605419500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2555407000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2610957000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12619275000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27040                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.916664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.889941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.892938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.902869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95039.535340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108270.424701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106090.712833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105280.524194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101804.470941                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        51004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        24064                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        24084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        24800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         123952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4337383000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2364778502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2314330502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2362957000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11379449004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.916646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.889941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.892827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.902869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85040.055682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98270.383228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96094.108205                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95280.524194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91805.287563                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         19799                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7722                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              44167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        89083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14995                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           134641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7389196000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1338383500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1328909500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1393463000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11449952000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23405                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.818161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.645335                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.640889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.668370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.752992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82947.318793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89255.318439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88593.966667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89536.914477                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85040.604274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5891                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6035                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5433                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         18562                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        87880                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8965                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6422704503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    767469502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    743516501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    839772006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8773462512                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.807112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.391806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.383038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.435044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.649182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73084.939725                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84300.252856                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82935.471389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82899.507009                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75581.823689                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       105781                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        98648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        96548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        95331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            396308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       529111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       502163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       494548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       482490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2008312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52472322000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  50103284999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  49068622498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  48152054999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 199796284496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       634892                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       600811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       591096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       577821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2404620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.833387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.835809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.836663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.835016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.835189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99170.725991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99774.943592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99219.130394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99799.073554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99484.683902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         5159                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6190                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         6085                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5637                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       523952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       495973                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       488463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       476853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1985241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46932381513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44747078522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43796588020                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  43025909515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 178501957570                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.825262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.825506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.826368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.825261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.825594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89573.818810                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90220.795330                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 89662.037903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90228.874548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89914.502859                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                10                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              60                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.758621                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.941176                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           60                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       417500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       311500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       253500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       175500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1158000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.758621                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.941176                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.928571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.900000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 18977.272727                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19468.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19300                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999984                       # Cycle average of tags in use
system.l2.tags.total_refs                     4956021                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4204790                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.178661                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.932845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.665750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.556553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.263611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.794056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.261392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.673794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.267826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.584155                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.483326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.106157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.104278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.102877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24205214                       # Number of tag accesses
system.l2.tags.data_accesses                 24205214                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5624320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      36790656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        582656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      33282240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        573760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32803008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        648320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      32105728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          142410688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5624320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       582656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       573760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       648320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7429056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24156672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24156672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          87880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         574854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         520035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         512547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         501652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2225167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       377448                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             377448                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        131485458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        860092645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13621343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        778072830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13413372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        766869336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         15156437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        750568311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3329279733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    131485458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13621343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13413372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     15156437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        173676610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      564735131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            564735131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      564735131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       131485458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       860092645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13621343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       778072830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13413372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       766869336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        15156437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       750568311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3894014864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    369477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     87881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    566983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    515718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    508363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    497909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000190235250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22922                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22922                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4016059                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             348227                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2225168                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     377448                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2225168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   377448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  20115                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7971                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             99395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             97944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            100242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            125221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           135266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           279479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           290922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26654                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65075864500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11025265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106420608250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29512.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48262.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1612217                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  335337                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2225168                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               377448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  340835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  440567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  428887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  348006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  252624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  168002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  103724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   59523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   32605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       626981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.801150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.759595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.188609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       267917     42.73%     42.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       177527     28.31%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47239      7.53%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24476      3.90%     82.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15598      2.49%     84.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11111      1.77%     86.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8743      1.39%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6968      1.11%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67402     10.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       626981                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.195838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.979256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.404225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11224     48.97%     48.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5597     24.42%     73.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3234     14.11%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1593      6.95%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          728      3.18%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          272      1.19%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          108      0.47%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           45      0.20%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           28      0.12%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           26      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           23      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           13      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            8      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22922                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.118707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.109866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.568274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21713     94.73%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              278      1.21%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              584      2.55%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              215      0.94%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               76      0.33%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               30      0.13%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22922                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              141123392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1287360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23646272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               142410752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24156672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3299.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       552.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3329.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    564.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42775336000                       # Total gap between requests
system.mem_ctrls.avgGap                      16435.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5624384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     36286912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       582656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     33005952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       573760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32535232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       648320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31866176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23646272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 131486954.557070761919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 848316108.779277086258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13621342.887399690226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 771613764.411686539650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13413372.032682143152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 760609263.430049300194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 15156437.109991088510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 744968059.723450422287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 552802989.964436054230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        87881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       574854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       520035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8965                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       512547                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       501652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       377448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2787299250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27459017000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    387152000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25549335500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    368863000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  24861953750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    416930250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24590057500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1069575091250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31716.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47766.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42525.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49130.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41144.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     48506.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41157.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49018.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2833701.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2745308580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1459181295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9180940440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          957812580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3376832160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19305281550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        168606720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        37193963325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        869.521172                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    278085500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1428440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41068699000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1731271500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            920211600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6563137980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          970836480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3376832160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18791572470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        601203840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32955066030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        770.424151                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1404152250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1428440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39942632250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1566                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          784                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9661065.051020                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12464231.586416                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          784    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68492000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            784                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35200949500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7574275000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3559840                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3559840                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3559840                       # number of overall hits
system.cpu1.icache.overall_hits::total        3559840                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24772                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24772                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24772                       # number of overall misses
system.cpu1.icache.overall_misses::total        24772                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1596154000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1596154000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1596154000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1596154000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3584612                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3584612                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3584612                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3584612                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006911                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006911                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006911                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006911                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64433.796222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64433.796222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64433.796222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64433.796222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         5433                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    97.017857                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23236                       # number of writebacks
system.cpu1.icache.writebacks::total            23236                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1536                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1536                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1536                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1536                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23236                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23236                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23236                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23236                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1480471500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1480471500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1480471500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1480471500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006482                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006482                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006482                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006482                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63714.559305                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63714.559305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63714.559305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63714.559305                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23236                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3559840                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3559840                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24772                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24772                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1596154000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1596154000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3584612                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3584612                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006911                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006911                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64433.796222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64433.796222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1536                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1536                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23236                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23236                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1480471500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1480471500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006482                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006482                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63714.559305                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63714.559305                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3665140                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           157.518480                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7192460                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7192460                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8609198                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8609198                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8609198                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8609198                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3183117                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3183117                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3183117                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3183117                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 240145582616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 240145582616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 240145582616                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 240145582616                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11792315                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11792315                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11792315                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11792315                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.269931                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.269931                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.269931                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.269931                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75443.529916                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75443.529916                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75443.529916                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75443.529916                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4755101                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       321385                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            88735                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4679                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.587660                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.686685                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       626822                       # number of writebacks
system.cpu1.dcache.writebacks::total           626822                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2543639                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2543639                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2543639                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2543639                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       639478                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       639478                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       639478                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       639478                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55164968905                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55164968905                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55164968905                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55164968905                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054228                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054228                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054228                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054228                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86265.624314                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86265.624314                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86265.624314                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86265.624314                       # average overall mshr miss latency
system.cpu1.dcache.replacements                626820                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8055380                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8055380                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3017559                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3017559                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 227772889000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 227772889000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11072939                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11072939                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.272517                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.272517                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75482.497277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75482.497277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2407055                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2407055                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       610504                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       610504                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52486971500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52486971500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055135                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055135                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85973.181994                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85973.181994                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       553818                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        553818                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       165558                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       165558                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12372693616                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12372693616                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       719376                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719376                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.230141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.230141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74733.287525                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74733.287525                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       136584                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       136584                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28974                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28974                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2677997405                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2677997405                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040277                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040277                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92427.604231                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92427.604231                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30584                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30584                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1646                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1646                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38961500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38961500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.051070                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.051070                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23670.413123                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23670.413123                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          459                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          459                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1187                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1187                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036829                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036829                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12871.946083                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12871.946083                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24735                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24735                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6011                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6011                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     44473000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     44473000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.195505                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.195505                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7398.602562                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7398.602562                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5838                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5838                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     38783000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     38783000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.189878                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.189878                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6643.199726                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6643.199726                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2081000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2081000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1933000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1933000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1049                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1049                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2980                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2980                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     58026500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     58026500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4029                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4029                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.739638                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.739638                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19471.979866                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19471.979866                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2977                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2977                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     55046500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     55046500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.738893                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.738893                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18490.594558                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18490.594558                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.967437                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9317912                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           640678                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.543830                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.967437                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.967732                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967732                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24359288                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24359288                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42775224500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2626361                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           13                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       824234                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2272760                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3827269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14649                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22632                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37281                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          496                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144865                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144867                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178808                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2447566                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           70                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           70                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       326646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2100933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1905944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1875712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1837230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8256243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13936896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88534080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2974208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80298816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2995840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79037824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2980480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77408384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348166528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4286194                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27432256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7013807                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.509551                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.765339                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4245155     60.53%     60.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2270472     32.37%     92.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 256555      3.66%     96.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 176189      2.51%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  65436      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7013807                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5484405918                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         954796031                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38149863                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         935358676                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37691593                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1065913917                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         163995111                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         970115097                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37833554                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
