--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33103 paths analyzed, 4022 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.142ns.
--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_5 (SLICE_X15Y68.A5), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.796ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y71.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X6Y69.A1       net (fanout=10)       1.792   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X6Y69.A        Tilo                  0.254   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X12Y66.B5      net (fanout=3)        0.987   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X12Y66.B       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT75
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>131
    SLICE_X7Y68.C5       net (fanout=16)       1.082   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>13
    SLICE_X7Y68.C        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT4
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT31
    SLICE_X19Y67.A4      net (fanout=1)        1.186   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT3
    SLICE_X19Y67.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT32
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT37
    SLICE_X15Y68.A5      net (fanout=1)        0.893   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT36
    SLICE_X15Y68.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT315
                                                       eI2C_SLAVE/sOSHW_REG_5
    -------------------------------------------------  ---------------------------
    Total                                      7.796ns (1.856ns logic, 5.940ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.416ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.292 - 0.305)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y70.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X6Y69.A5       net (fanout=9)        1.458   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X6Y69.A        Tilo                  0.254   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X12Y66.B5      net (fanout=3)        0.987   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X12Y66.B       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT75
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>131
    SLICE_X7Y68.C5       net (fanout=16)       1.082   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>13
    SLICE_X7Y68.C        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT4
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT31
    SLICE_X19Y67.A4      net (fanout=1)        1.186   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT3
    SLICE_X19Y67.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT32
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT37
    SLICE_X15Y68.A5      net (fanout=1)        0.893   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT36
    SLICE_X15Y68.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT315
                                                       eI2C_SLAVE/sOSHW_REG_5
    -------------------------------------------------  ---------------------------
    Total                                      7.416ns (1.810ns logic, 5.606ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.168ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y71.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X10Y69.A3      net (fanout=10)       1.530   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X10Y69.A       Tilo                  0.254   eI2C_SLAVE/sADDR_REG_0_2
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1211
    SLICE_X10Y69.B6      net (fanout=3)        0.151   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>121
    SLICE_X10Y69.B       Tilo                  0.254   eI2C_SLAVE/sADDR_REG_0_2
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>122
    SLICE_X7Y68.C3       net (fanout=16)       1.533   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>12
    SLICE_X7Y68.C        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT4
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT31
    SLICE_X19Y67.A4      net (fanout=1)        1.186   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT3
    SLICE_X19Y67.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT32
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT37
    SLICE_X15Y68.A5      net (fanout=1)        0.893   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT36
    SLICE_X15Y68.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT315
                                                       eI2C_SLAVE/sOSHW_REG_5
    -------------------------------------------------  ---------------------------
    Total                                      7.168ns (1.875ns logic, 5.293ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_6 (SLICE_X15Y68.C3), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.609ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y71.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X6Y69.A1       net (fanout=10)       1.792   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X6Y69.A        Tilo                  0.254   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X12Y66.B5      net (fanout=3)        0.987   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X12Y66.B       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT75
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>131
    SLICE_X4Y67.A5       net (fanout=16)       1.085   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>13
    SLICE_X4Y67.A        Tilo                  0.235   eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>8
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT21
    SLICE_X11Y68.A1      net (fanout=1)        1.288   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT2
    SLICE_X11Y68.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT23
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT27
    SLICE_X15Y68.C3      net (fanout=1)        0.625   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT26
    SLICE_X15Y68.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT215
                                                       eI2C_SLAVE/sOSHW_REG_6
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (1.832ns logic, 5.777ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.229ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.292 - 0.305)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y70.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X6Y69.A5       net (fanout=9)        1.458   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X6Y69.A        Tilo                  0.254   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X12Y66.B5      net (fanout=3)        0.987   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X12Y66.B       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT75
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>131
    SLICE_X4Y67.A5       net (fanout=16)       1.085   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>13
    SLICE_X4Y67.A        Tilo                  0.235   eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>8
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT21
    SLICE_X11Y68.A1      net (fanout=1)        1.288   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT2
    SLICE_X11Y68.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT23
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT27
    SLICE_X15Y68.C3      net (fanout=1)        0.625   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT26
    SLICE_X15Y68.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT215
                                                       eI2C_SLAVE/sOSHW_REG_6
    -------------------------------------------------  ---------------------------
    Total                                      7.229ns (1.786ns logic, 5.443ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sADDR_REG_1_1 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.897ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sADDR_REG_1_1 to eI2C_SLAVE/sOSHW_REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y70.AQ      Tcko                  0.525   eI2C_SLAVE/sADDR_REG_1_2
                                                       eI2C_SLAVE/sADDR_REG_1_1
    SLICE_X6Y69.A4       net (fanout=4)        1.031   eI2C_SLAVE/sADDR_REG_1_1
    SLICE_X6Y69.A        Tilo                  0.254   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X12Y66.B5      net (fanout=3)        0.987   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X12Y66.B       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT75
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>131
    SLICE_X4Y67.A5       net (fanout=16)       1.085   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>13
    SLICE_X4Y67.A        Tilo                  0.235   eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>8
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT21
    SLICE_X11Y68.A1      net (fanout=1)        1.288   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT2
    SLICE_X11Y68.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT23
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT27
    SLICE_X15Y68.C3      net (fanout=1)        0.625   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT26
    SLICE_X15Y68.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT215
                                                       eI2C_SLAVE/sOSHW_REG_6
    -------------------------------------------------  ---------------------------
    Total                                      6.897ns (1.881ns logic, 5.016ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8_5 (SLICE_X49Y66.BX), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sDATA_BIT_REG_0 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.524ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.708 - 0.747)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sDATA_BIT_REG_0 to eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y62.AQ      Tcko                  0.525   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sDATA_BIT_REG_0
    SLICE_X39Y58.D5      net (fanout=22)       1.757   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sDATA_BIT_REG<0>
    SLICE_X39Y58.DMUX    Tilo                  0.337   eLCD_DRIVER/eDATA_BYTE_FIFO/sFIFO_0<7>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/Mmux_sPARITY_OK_3_SW0
    SLICE_X54Y60.C4      net (fanout=1)        1.528   N181
    SLICE_X54Y60.CMUX    Tilo                  0.403   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sSHW_REG[0]_INV_37_o_bdd2
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/Mmux_sPARITY_OK_3
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X52Y64.D6      net (fanout=12)       1.079   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X52Y64.CMUX    Topdc                 0.456   eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_9<5>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/oDATA<5>3_F
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/oDATA<5>3
    SLICE_X49Y66.BX      net (fanout=16)       1.325   eUART_I2C_BRIDGE/eUART/sRECV_DATA<5>
    SLICE_X49Y66.CLK     Tdick                 0.114   eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8<7>
                                                       eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8_5
    -------------------------------------------------  ---------------------------
    Total                                      7.524ns (1.835ns logic, 5.689ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sDATA_BIT_REG_0 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.498ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.708 - 0.747)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sDATA_BIT_REG_0 to eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y62.AQ      Tcko                  0.525   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sDATA_BIT_REG_0
    SLICE_X39Y58.D5      net (fanout=22)       1.757   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sDATA_BIT_REG<0>
    SLICE_X39Y58.DMUX    Tilo                  0.337   eLCD_DRIVER/eDATA_BYTE_FIFO/sFIFO_0<7>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/Mmux_sPARITY_OK_3_SW0
    SLICE_X54Y60.C4      net (fanout=1)        1.528   N181
    SLICE_X54Y60.CMUX    Tilo                  0.403   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sSHW_REG[0]_INV_37_o_bdd2
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/Mmux_sPARITY_OK_3
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X52Y64.C6      net (fanout=12)       1.079   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X52Y64.CMUX    Tilo                  0.430   eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_9<5>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/oDATA<5>3_G
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/oDATA<5>3
    SLICE_X49Y66.BX      net (fanout=16)       1.325   eUART_I2C_BRIDGE/eUART/sRECV_DATA<5>
    SLICE_X49Y66.CLK     Tdick                 0.114   eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8<7>
                                                       eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8_5
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (1.809ns logic, 5.689ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sSHW_REG_0 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.196ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.708 - 0.744)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sSHW_REG_0 to eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y60.AQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sSHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sSHW_REG_0
    SLICE_X39Y58.D4      net (fanout=2)        1.524   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sSHW_REG<0>
    SLICE_X39Y58.DMUX    Tilo                  0.337   eLCD_DRIVER/eDATA_BYTE_FIFO/sFIFO_0<7>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/Mmux_sPARITY_OK_3_SW0
    SLICE_X54Y60.C4      net (fanout=1)        1.528   N181
    SLICE_X54Y60.CMUX    Tilo                  0.403   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sSHW_REG[0]_INV_37_o_bdd2
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/Mmux_sPARITY_OK_3
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X52Y64.D6      net (fanout=12)       1.079   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X52Y64.CMUX    Topdc                 0.456   eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_9<5>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/oDATA<5>3_F
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/oDATA<5>3
    SLICE_X49Y66.BX      net (fanout=16)       1.325   eUART_I2C_BRIDGE/eUART/sRECV_DATA<5>
    SLICE_X49Y66.CLK     Tdick                 0.114   eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8<7>
                                                       eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sFIFO_8_5
    -------------------------------------------------  ---------------------------
    Total                                      7.196ns (1.740ns logic, 5.456ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3 (SLICE_X26Y75.CE), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_4 (FF)
  Destination:          eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_4 to eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.BMUX    Tshcko                0.266   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_4
    SLICE_X26Y75.C6      net (fanout=4)        0.040   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<4>
    SLICE_X26Y75.C       Tilo                  0.156   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CE      net (fanout=2)        0.017   eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CLK     Tckce       (-Th)     0.102   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.320ns logic, 0.057ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13 (FF)
  Destination:          eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.074 - 0.063)
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13 to eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y71.DQ      Tcko                  0.200   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
    SLICE_X26Y75.C5      net (fanout=7)        0.340   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
    SLICE_X26Y75.C       Tilo                  0.156   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CE      net (fanout=2)        0.017   eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CLK     Tckce       (-Th)     0.102   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.254ns logic, 0.357ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3 (FF)
  Destination:          eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3 to eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.BQ      Tcko                  0.234   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3
    SLICE_X26Y75.C2      net (fanout=4)        0.391   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
    SLICE_X26Y75.C       Tilo                  0.156   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CE      net (fanout=2)        0.017   eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CLK     Tckce       (-Th)     0.102   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.288ns logic, 0.408ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3 (SLICE_X32Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y73.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2
    SLICE_X32Y73.DX      net (fanout=2)        0.137   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<2>
    SLICE_X32Y73.CLK     Tckdi       (-Th)    -0.048   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_1 (SLICE_X26Y75.CE), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_4 (FF)
  Destination:          eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_4 to eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.BMUX    Tshcko                0.266   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_4
    SLICE_X26Y75.C6      net (fanout=4)        0.040   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<4>
    SLICE_X26Y75.C       Tilo                  0.156   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CE      net (fanout=2)        0.017   eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CLK     Tckce       (-Th)     0.092   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.330ns logic, 0.057ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13 (FF)
  Destination:          eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.074 - 0.063)
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13 to eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y71.DQ      Tcko                  0.200   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
    SLICE_X26Y75.C5      net (fanout=7)        0.340   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
    SLICE_X26Y75.C       Tilo                  0.156   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CE      net (fanout=2)        0.017   eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CLK     Tckce       (-Th)     0.092   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.264ns logic, 0.357ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3 (FF)
  Destination:          eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.706ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3 to eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.BQ      Tcko                  0.234   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_3
    SLICE_X26Y75.C2      net (fanout=4)        0.391   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
    SLICE_X26Y75.C       Tilo                  0.156   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CE      net (fanout=2)        0.017   eI2C_SLAVE/eCLK_FREQ_DIV/_n0016_inv
    SLICE_X26Y75.CLK     Tckce       (-Th)     0.092   eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_SLAVE/eCLK_FREQ_DIV/sCLK_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.706ns (0.298ns logic, 0.408ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/CK
  Location pin: SLICE_X34Y67.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/SR
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/SR
  Location pin: SLICE_X34Y67.SR
  Clock network: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_1/CK
  Location pin: SLICE_X34Y67.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    8.142|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33103 paths, 0 nets, and 5845 connections

Design statistics:
   Minimum period:   8.142ns{1}   (Maximum frequency: 122.820MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 13 18:45:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



