# FIR-filter
This project belongs to CSEE 4823. The main goal is to develop a Finite Impulse Response filter in Verilog.
