{
    "//": "Basics",
    "DESIGN_NAME": "stream_cipher",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/stream_cipher/project.v",
        "dir::../../verilog/rtl/stream_cipher/top.sv",
        "dir::../../verilog/rtl/stream_cipher/src1.sv"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "clk",

    "//": "Core Utilization Percentage (increase to fit more cells)",
    "FP_CORE_UTIL": 70,

    "//": "Limits layers to use",
    "FP_PDN_MULTILAYER": false,

    "//": "Relax transition constraint",
    "MAX_TRANSITION_CONSTRAINT": 1,

    "//": "Power pins",
    "VDD_NETS": "VPWR",
    "GND_NETS": "VGND",

    "//": "Reduce wasted space",
    "TOP_MARGIN_MULT": 1,
    "BOTTOM_MARGIN_MULT": 1,
    "LEFT_MARGIN_MULT": 6,
    "RIGHT_MARGIN_MULT": 6,

    "//": "physical size",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 160 100",

    "//": "others",
    "PL_TARGET_DENSITY_PCT": 60,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
    "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.05,
    "RUN_LINTER": 1,
    "LINTER_INCLUDE_PDK_MODELS": 1,
    "RUN_KLAYOUT_XOR": 0,
    "RUN_KLAYOUT_DRC": 0,
    "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 0,
    "GRT_ALLOW_CONGESTION": 1,
    "FP_IO_HLENGTH": 2,
    "FP_IO_VLENGTH": 2,
    "FP_PDN_VPITCH": 38.87,
    "RUN_CTS": 1,
    "MAGIC_DEF_LABELS": 0,
    "MAGIC_WRITE_LEF_PINONLY": 1,
    "RT_MAX_LAYER": "met4"
}
