// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1567\sampleModel1567_2_sub\Mysubsystem_36.v
// Created: 2024-06-10 06:57:04
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_36
// Source Path: sampleModel1567_2_sub/Subsystem/Mysubsystem_36
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_36
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [15:0] Out1;  // ufix16_En7


  wire [7:0] cfblk68_out1;  // uint8
  wire [15:0] cfblk111_out1;  // ufix16_En7


  assign cfblk68_out1 = In1 + In2;



  assign cfblk111_out1 = {1'b0, {cfblk68_out1, 7'b0000000}};



  assign Out1 = cfblk111_out1;

endmodule  // Mysubsystem_36

