 ```verilog
always @(posedge clk) begin
    if (load)
        count <= data;
    else if (count > 0)
        count = count - 1;
end

assign tc = (count == 0);