# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
# File: C:\Users\Elia Yfrach\Desktop\Project\Processing_Unit\adc_pinplanner.csv
# Generated on: Wed Dec 07 13:45:31 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
AD_SCLK,Output,PIN_F12,7A,B7A_N0,,,,,,,,,,,,,,
AD_SDIO,Output,PIN_A21,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[13],Input,PIN_D11,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[12],Input,PIN_D12,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[11],Input,PIN_E10,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[10],Input,PIN_E11,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[9],Input,PIN_C9,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[8],Input,PIN_B9,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[7],Input,PIN_D10,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[6],Input,PIN_C10,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[5],Input,PIN_A12,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[4],Input,PIN_B11,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[3],Input,PIN_B10,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[2],Input,PIN_A11,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[1],Input,PIN_C20,7A,B7A_N0,,,,,,,,,,,,,,
ADA_D[0],Input,PIN_B19,7A,B7A_N0,,,,,,,,,,,,,,
ADA_DCO,Input,PIN_L8,8A,B8A_N0,,,,,,,,,,,,,,
ADA_OE,Output,PIN_C15,7A,B7A_N0,,,,,,,,,,,,,,
ADA_OR,Output,PIN_B15,7A,B7A_N0,,,,,,,,,,,,,,
ADA_SPI_CS,Output,PIN_B22,7A,B7A_N0,,,,,,,,,,,,,,
clk,Input,PIN_M10,8A,B8A_N0,,,,,,,,,,,,,,
CLK_A_N,Output,PIN_A18,7A,B7A_N0,,,,,,,,,,,,,,
CLK_A_P,Output,PIN_A19,7A,B7A_N0,,,,,,,,,,,,,,
rst,Input,PIN_P11,3B,B3B_N0,,,,,,,,,,,,,,
