
synthesis -f "PulseController_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sun Mar 21 22:17:40 2021


Command Line:  synthesis -f PulseController_impl1_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 6.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = PulseController.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/scott/Documents/PulseController (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/scott/Documents/PulseController/impl1 (searchpath added)
-p C:/Users/scott/Documents/PulseController (searchpath added)
Verilog design file = C:/Users/scott/Documents/PulseController/impl1/source/PulseController.v
Verilog design file = C:/Users/scott/Documents/PulseController/efb.v
NGD file = PulseController_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v. VERI-1482
Analyzing Verilog file c:/users/scott/documents/pulsecontroller/efb.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): PulseController
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v(131): " arg1="PulseController" arg2="c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v" arg3="131"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH(NOM_FREQ=&quot;3.02&quot;)" arg2="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/scott/documents/pulsecontroller/efb.v(8): " arg1="efb" arg2="c:/users/scott/documents/pulsecontroller/efb.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82): " arg1="BB" arg2="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="82"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1800): " arg1="EFB(EFB_I2C1=&quot;ENABLED&quot;,EFB_TC_PORTMODE=&quot;WB&quot;,I2C1_SLAVE_ADDR=&quot;0b0001001&quot;,I2C2_SLAVE_ADDR=&quot;0b0001001&quot;,I2C1_CLK_DIVIDER=125,SPI_MODE=&quot;MASTER&quot;,TC_TOP_SEL=&quot;OFF&quot;,TC_OVERFLOW=&quot;DISABLED&quot;)" arg2="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1800"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v(53): " arg1="PulseIn(BITS=13)" arg2="c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v" arg3="53"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v(101): " arg1="PulseOut(BITS=13)" arg2="c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v" arg3="101"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v(387): " arg1="8" arg2="5" arg3="c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v" arg4="387"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v(389): " arg1="8" arg2="5" arg3="c:/users/scott/documents/pulsecontroller/impl1/source/pulsecontroller.v" arg4="389"  />
Last elaborated design is PulseController()
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Top-level module name = PulseController.
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 000000000001

 0001 -> 000000000010

 0010 -> 000000000100

 0011 -> 000000001000

 0100 -> 000000010000

 0101 -> 000000100000

 0110 -> 000001000000

 0111 -> 000010000000

 1000 -> 000100000000

 1001 -> 001000000000

 1010 -> 010000000000

 1011 -> 100000000000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="wb_adr_i"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="wb_adr_i"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="wb_adr_i"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="wb_adr_i"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="wb_adr_i"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="scl"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="sda"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in PulseController_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    556 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file PulseController_impl1.ngd.

################### Begin Area Report (PulseController)######################
Number of register bits => 309 of 1346 (22 % )
BB => 2
CCU2D => 65
EFB => 1
FD1P3AX => 142
FD1P3IX => 40
FD1P3JX => 1
FD1S3AX => 112
FD1S3IX => 13
FD1S3JX => 1
GSR => 1
IB => 6
LUT4 => 157
OB => 3
OSCH => 1
PFUMX => 8
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk, loads : 310
  Net : i2c1_scli, loads : 1
Clock Enable Nets
Number of Clock Enables: 19
Top 10 highest fanout Clock Enables:
  Net : clk_enable_46, loads : 26
  Net : a0_pulsein/o_pw_12__N_220, loads : 13
  Net : a1_pulsein/o_pw_12__N_220, loads : 13
  Net : a3_pulsein/o_pw_12__N_220, loads : 12
  Net : a4_pulsein/o_pw_12__N_220, loads : 12
  Net : a2_pulsein/o_pw_12__N_220, loads : 12
  Net : clk_enable_94, loads : 8
  Net : clk_enable_58, loads : 8
  Net : clk_enable_22, loads : 8
  Net : clk_enable_51, loads : 5
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n767, loads : 31
  Net : a0_pulsein/a0_rise, loads : 30
  Net : a1_pulsein/a1_rise, loads : 30
  Net : o_select_indicator_c, loads : 28
  Net : count_2, loads : 27
  Net : clk_enable_46, loads : 26
  Net : count_1, loads : 24
  Net : count_0, loads : 20
  Net : n769, loads : 18
  Net : n3098, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|  128.518 MHz|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 59.578  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.094  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-1200HC -t QFN32 -s 6 -oc Industrial   "PulseController_impl1.ngd" -o "PulseController_impl1_map.ncd" -pr "PulseController_impl1.prf" -mp "PulseController_impl1.mrp" -lpf "C:/Users/scott/Documents/PulseController/impl1/PulseController_impl1.lpf" -lpf "C:/Users/scott/Documents/PulseController/PulseController.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: PulseController_impl1.ngd
   Picdevice="LCMXO2-1200HC"

   Pictype="QFN32"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-1200HCQFN32, Performance used: 6.

Loading device for application baspr from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Preliminary    Version 1.42.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    309 out of  1346 (23%)
      PFU registers:          309 out of  1280 (24%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:       168 out of   640 (26%)
      SLICEs as Logic/ROM:    168 out of   640 (26%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:         65 out of   640 (10%)
   Number of LUT4s:        284 out of  1280 (22%)
      Number used as logic LUTs:        154
      Number used as distributed RAM:     0
      Number used as ripple logic:      130
      Number used as shift registers:     0
   Number of PIO sites used: 11 + 4(JTAG) out of 22 (68%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        Yes
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk: 167 loads, 167 rising, 0 falling (Driver: internal_oscillator )
     Net i2c1_scli: 1 loads, 1 rising, 0 falling (Driver: PIO scl )
   Number of Clock Enables:  17
     Net clk_enable_70: 7 loads, 7 LSLICEs
     Net a1_rise: 8 loads, 8 LSLICEs
     Net clk_enable_58: 4 loads, 4 LSLICEs
     Net clk_enable_46: 13 loads, 13 LSLICEs
     Net clk_enable_22: 4 loads, 4 LSLICEs
     Net a4_pulsein/o_pw_12__N_220: 6 loads, 6 LSLICEs
     Net clk_enable_73: 2 loads, 2 LSLICEs
     Net n775: 4 loads, 4 LSLICEs
     Net clk_enable_51: 3 loads, 3 LSLICEs
     Net clk_enable_15: 3 loads, 3 LSLICEs
     Net clk_enable_94: 7 loads, 7 LSLICEs
     Net a0_rise: 8 loads, 8 LSLICEs
     Net clk_enable_85: 7 loads, 7 LSLICEs
     Net a0_pulsein/o_pw_12__N_220: 7 loads, 7 LSLICEs
     Net a1_pulsein/o_pw_12__N_220: 7 loads, 7 LSLICEs
     Net a2_pulsein/o_pw_12__N_220: 6 loads, 6 LSLICEs
     Net a3_pulsein/o_pw_12__N_220: 6 loads, 6 LSLICEs
   Number of LSRs:  10
     Net a1_rise: 7 loads, 7 LSLICEs
     Net n1690: 1 loads, 1 LSLICEs
     Net rst_c: 9 loads, 8 LSLICEs
     Net n2223: 3 loads, 3 LSLICEs
     Net n2224: 4 loads, 4 LSLICEs
     Net n2220: 2 loads, 2 LSLICEs
     Net a0_rise: 7 loads, 7 LSLICEs
     Net n1688: 1 loads, 1 LSLICEs
     Net a0_pulsein/high: 1 loads, 1 LSLICEs
     Net a1_pulsein/high: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n767: 31 loads
     Net o_select_indicator_c: 28 loads
     Net count_2: 27 loads
     Net count_1: 24 loads
     Net count_0: 20 loads
     Net n769: 18 loads
     Net a0_rise: 17 loads
     Net a1_rise: 17 loads
     Net a0_pulsein/signal: 16 loads
     Net a1_pulsein/signal: 16 loads
    <postMsg mid="1103805" type="Warning" dynamic="2" navigation="0" arg0="In &quot;LOCATE COMP &quot;sda&quot; SITE &quot;27&quot; ;&quot;: " arg1="27"  />
    <postMsg mid="1103805" type="Warning" dynamic="2" navigation="0" arg0="In &quot;LOCATE COMP &quot;scl&quot; SITE &quot;28&quot; ;&quot;: " arg1="28"  />
 

   Number of warnings:  2
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 41 MB

Dumping design to file PulseController_impl1_map.ncd.

ncd2vdb "PulseController_impl1_map.ncd" ".vdbs/PulseController_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.

mpartrce -p "PulseController_impl1.p2t" -f "PulseController_impl1.p3t" -tf "PulseController_impl1.pt" "PulseController_impl1_map.ncd" "PulseController_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "PulseController_impl1_map.ncd"
Sun Mar 21 22:17:43 2021

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 PulseController_impl1_map.ncd PulseController_impl1.dir/5_1.ncd PulseController_impl1.prf
Preference file: PulseController_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file PulseController_impl1_map.ncd.
Design name: PulseController
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 6
Loading device for application par from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   11+4(JTAG)/108     14% used
                  11+4(JTAG)/22      68% bonded

   SLICE            168/640          26% used

   OSC                1/1           100% used
   EFB                1/1           100% used


Number of Signals: 626
Number of Connections: 1421

Pin Constraint Summary:
   9 out of 11 pins locked (81% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk (driver: internal_oscillator, clk load #: 167)


The following 3 signals are selected to use the secondary clock routing resources:
    a1_rise (driver: SLICE_199, clk load #: 0, sr load #: 7, ce load #: 8)
    a0_rise (driver: SLICE_215, clk load #: 0, sr load #: 7, ce load #: 8)
    clk_enable_46 (driver: SLICE_211, clk load #: 0, sr load #: 0, ce load #: 13)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 73037.
Finished Placer Phase 1.  REAL time: 6 secs 

Starting Placer Phase 2.
.
Placer score =  72849
Finished Placer Phase 2.  REAL time: 6 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk" from OSC on comp "internal_oscillator" on site "OSC", clk load = 167
  SECONDARY "a1_rise" from Q0 on comp "SLICE_199" on site "R7C14D", clk load = 0, ce load = 8, sr load = 7
  SECONDARY "a0_rise" from Q0 on comp "SLICE_215" on site "R7C12B", clk load = 0, ce load = 8, sr load = 7
  SECONDARY "clk_enable_46" from F1 on comp "SLICE_211" on site "R7C12D", clk load = 0, ce load = 13, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   11 + 4(JTAG) out of 108 (13.9%) PIO sites used.
   11 + 4(JTAG) out of 22 (68.2%) bonded PIO sites used.
   Number of PIO comps: 11; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+--------------+------------+-----------+
| I/O Bank | Usage        | Bank Vccio | Bank Vref |
+----------+--------------+------------+-----------+
| 0        | 5 / 9 ( 55%) | 3.3V       | -         |
| 1        | 2 / 2 (100%) | 3.3V       | -         |
| 2        | 4 / 9 ( 44%) | 3.3V       | -         |
| 3        | 0 / 2 (  0%) | 3.3V       | -         |
+----------+--------------+------------+-----------+

Total placer CPU time: 5 secs 

Dumping design to file PulseController_impl1.dir/5_1.ncd.

0 connections routed; 1421 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 6 secs 

Start NBR router at 22:17:50 03/21/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 22:17:50 03/21/21

Start NBR section for initial routing at 22:17:50 03/21/21
Level 4, iteration 1
58(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 322.591ns/0.000ns; real time: 7 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 22:17:50 03/21/21
Level 4, iteration 1
39(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 322.053ns/0.000ns; real time: 7 secs 
Level 4, iteration 2
8(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 322.053ns/0.000ns; real time: 7 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 322.053ns/0.000ns; real time: 7 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 322.053ns/0.000ns; real time: 7 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 22:17:50 03/21/21

Start NBR section for re-routing at 22:17:50 03/21/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 322.053ns/0.000ns; real time: 7 secs 

Start NBR section for post-routing at 22:17:50 03/21/21

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 322.053ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 7 secs 
Total REAL time: 8 secs 
Completely routed.
End of route.  1421 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file PulseController_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 322.053
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.299
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 7 secs 
Total REAL time to completion: 8 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "PulseController_impl1.pt" -o "PulseController_impl1.twr" "PulseController_impl1.ncd" "PulseController_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file pulsecontroller_impl1.ncd.
Design name: PulseController
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 6
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sun Mar 21 22:17:51 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o PulseController_impl1.twr -gui PulseController_impl1.ncd PulseController_impl1.prf 
Design file:     pulsecontroller_impl1.ncd
Preference file: pulsecontroller_impl1.prf
Device,speed:    LCMXO2-1200HC,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2775 paths, 1 nets, and 1401 connections (98.59% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sun Mar 21 22:17:52 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o PulseController_impl1.twr -gui PulseController_impl1.ncd PulseController_impl1.prf 
Design file:     pulsecontroller_impl1.ncd
Preference file: pulsecontroller_impl1.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2775 paths, 1 nets, and 1401 connections (98.59% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 48 MB


tmcheck -par "PulseController_impl1.par" 

bitgen -f "PulseController_impl1.t2b" -w "PulseController_impl1.ncd"  -jedec "PulseController_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file PulseController_impl1.ncd.
Design name: PulseController
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 6
Loading device for application Bitgen from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from PulseController_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "PulseController_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        511 Pages (128*511 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  511 Pages (Page 0 to Page 510).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 254 MB
