Analysis & Synthesis report for DE2_Default
Tue Nov 29 20:07:31 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: DE2_Default:inst|VGA_Audio_PLL:p1|altpll:altpll_component
 13. Parameter Settings for User Entity Instance: DE2_Default:inst|VGA_Controller:u1
 14. altpll Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "DE2_Default:inst|VGA_Controller:u1"
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 29 20:07:31 2016            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE2_Default                                      ;
; Top-level Entity Name              ; top_level                                        ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 680                                              ;
;     Total combinational functions  ; 677                                              ;
;     Dedicated logic registers      ; 135                                              ;
; Total registers                    ; 135                                              ;
; Total pins                         ; 55                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; top_level          ; DE2_Default        ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+
; VGA_Controller/VGA_Controller.v  ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/Group_1/VideoLab/VGA_Controller/VGA_Controller.v  ;         ;
; VGA_Controller/VGA_Param.h       ; yes             ; User Unspecified File              ; C:/altera/13.0sp1/Group_1/VideoLab/VGA_Controller/VGA_Param.h       ;         ;
; DE2_Default.v                    ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/Group_1/VideoLab/DE2_Default.v                    ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/Group_1/VideoLab/Reset_Delay.v                    ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File         ; C:/altera/13.0sp1/Group_1/VideoLab/VGA_Audio_PLL.v                  ;         ;
; video_generator.bdf              ; yes             ; User Block Diagram/Schematic File  ; C:/altera/13.0sp1/Group_1/VideoLab/video_generator.bdf              ;         ;
; top_level.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/altera/13.0sp1/Group_1/VideoLab/top_level.bdf                    ;         ;
; moving_square.v                  ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/Group_1/VideoLab/moving_square.v                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 680                                            ;
;                                             ;                                                ;
; Total combinational functions               ; 677                                            ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 276                                            ;
;     -- 3 input functions                    ; 68                                             ;
;     -- <=2 input functions                  ; 333                                            ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 381                                            ;
;     -- arithmetic mode                      ; 296                                            ;
;                                             ;                                                ;
; Total registers                             ; 135                                            ;
;     -- Dedicated logic registers            ; 135                                            ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 55                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                              ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; DE2_Default:inst|VGA_Controller:u1|oVGA_V_SYNC ;
; Maximum fan-out                             ; 67                                             ;
; Total fan-out                               ; 2398                                           ;
; Average fan-out                             ; 2.76                                           ;
+---------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
; |top_level                              ; 677 (0)           ; 135 (0)      ; 0           ; 0            ; 0       ; 0         ; 55   ; 0            ; |top_level                                                                     ; work         ;
;    |DE2_Default:inst|                   ; 677 (0)           ; 135 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DE2_Default:inst                                                    ; work         ;
;       |Reset_Delay:r0|                  ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DE2_Default:inst|Reset_Delay:r0                                     ; work         ;
;       |VGA_Audio_PLL:p1|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DE2_Default:inst|VGA_Audio_PLL:p1                                   ; work         ;
;          |altpll:altpll_component|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DE2_Default:inst|VGA_Audio_PLL:p1|altpll:altpll_component           ; work         ;
;       |VGA_Controller:u1|               ; 70 (70)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DE2_Default:inst|VGA_Controller:u1                                  ; work         ;
;       |video_generator:video_generator| ; 579 (0)           ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DE2_Default:inst|video_generator:video_generator                    ; work         ;
;          |moving_square:inst|           ; 579 (579)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|DE2_Default:inst|video_generator:video_generator|moving_square:inst ; work         ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+----------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |top_level|DE2_Default:inst|VGA_Audio_PLL:p1 ; C:/altera/13.0sp1/Group_1/VideoLab/VGA_Audio_PLL.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                  ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                                     ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; DE2_Default:inst|VGA_Controller:u1|Cur_Color_R[0..5]                       ; Stuck at GND due to stuck port data_in                                                 ;
; DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[0..5]                       ; Stuck at GND due to stuck port data_in                                                 ;
; DE2_Default:inst|VGA_Controller:u1|Cur_Color_B[0..5]                       ; Stuck at GND due to stuck port data_in                                                 ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[0]  ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[0]  ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[1]  ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[1]  ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[2]  ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[2]  ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[3]  ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[3]  ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[4]  ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[4]  ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[5]  ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[5]  ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[6]  ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[6]  ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[7]  ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[7]  ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[8]  ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[8]  ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[9]  ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[9]  ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[10] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[10] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[11] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[11] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[12] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[12] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[13] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[13] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[14] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[14] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[15] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[15] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[16] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[16] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[17] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[17] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[18] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[18] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[19] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[19] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[20] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[20] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[21] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[21] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[22] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[22] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[23] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[23] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[24] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[24] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[25] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[25] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[26] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[26] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[27] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[27] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[28] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[28] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[29] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[29] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[30] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[30] ;
; DE2_Default:inst|video_generator:video_generator|moving_square:inst|yr[31] ; Merged with DE2_Default:inst|video_generator:video_generator|moving_square:inst|xr[31] ;
; DE2_Default:inst|VGA_Controller:u1|Cur_Color_B[8]                          ; Merged with DE2_Default:inst|VGA_Controller:u1|Cur_Color_B[9]                          ;
; DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[8]                          ; Merged with DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[9]                          ;
; DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[6]                          ; Merged with DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[7]                          ;
; DE2_Default:inst|VGA_Controller:u1|Cur_Color_R[6]                          ; Merged with DE2_Default:inst|VGA_Controller:u1|Cur_Color_R[7]                          ;
; Total Number of Removed Registers = 54                                     ;                                                                                        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 135   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 50    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 81    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level|DE2_Default:inst|video_generator:video_generator|moving_square:inst|B[0]       ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |top_level|DE2_Default:inst|video_generator:video_generator|moving_square:inst|Selector24 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top_level|DE2_Default:inst|video_generator:video_generator|moving_square:inst|Selector1  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Default:inst|VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------+
; Parameter Name                ; Value             ; Type                                               ;
+-------------------------------+-------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                                            ;
; LPM_HINT                      ; UNUSED            ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                                            ;
; LOCK_LOW                      ; 1                 ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                            ;
; SKIP_VCO                      ; OFF               ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                            ;
; BANDWIDTH                     ; 0                 ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                                     ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                     ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                                     ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                                     ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                            ;
; VCO_MIN                       ; 0                 ; Untyped                                            ;
; VCO_MAX                       ; 0                 ; Untyped                                            ;
; VCO_CENTER                    ; 0                 ; Untyped                                            ;
; PFD_MIN                       ; 0                 ; Untyped                                            ;
; PFD_MAX                       ; 0                 ; Untyped                                            ;
; M_INITIAL                     ; 0                 ; Untyped                                            ;
; M                             ; 0                 ; Untyped                                            ;
; N                             ; 1                 ; Untyped                                            ;
; M2                            ; 1                 ; Untyped                                            ;
; N2                            ; 1                 ; Untyped                                            ;
; SS                            ; 1                 ; Untyped                                            ;
; C0_HIGH                       ; 0                 ; Untyped                                            ;
; C1_HIGH                       ; 0                 ; Untyped                                            ;
; C2_HIGH                       ; 0                 ; Untyped                                            ;
; C3_HIGH                       ; 0                 ; Untyped                                            ;
; C4_HIGH                       ; 0                 ; Untyped                                            ;
; C5_HIGH                       ; 0                 ; Untyped                                            ;
; C6_HIGH                       ; 0                 ; Untyped                                            ;
; C7_HIGH                       ; 0                 ; Untyped                                            ;
; C8_HIGH                       ; 0                 ; Untyped                                            ;
; C9_HIGH                       ; 0                 ; Untyped                                            ;
; C0_LOW                        ; 0                 ; Untyped                                            ;
; C1_LOW                        ; 0                 ; Untyped                                            ;
; C2_LOW                        ; 0                 ; Untyped                                            ;
; C3_LOW                        ; 0                 ; Untyped                                            ;
; C4_LOW                        ; 0                 ; Untyped                                            ;
; C5_LOW                        ; 0                 ; Untyped                                            ;
; C6_LOW                        ; 0                 ; Untyped                                            ;
; C7_LOW                        ; 0                 ; Untyped                                            ;
; C8_LOW                        ; 0                 ; Untyped                                            ;
; C9_LOW                        ; 0                 ; Untyped                                            ;
; C0_INITIAL                    ; 0                 ; Untyped                                            ;
; C1_INITIAL                    ; 0                 ; Untyped                                            ;
; C2_INITIAL                    ; 0                 ; Untyped                                            ;
; C3_INITIAL                    ; 0                 ; Untyped                                            ;
; C4_INITIAL                    ; 0                 ; Untyped                                            ;
; C5_INITIAL                    ; 0                 ; Untyped                                            ;
; C6_INITIAL                    ; 0                 ; Untyped                                            ;
; C7_INITIAL                    ; 0                 ; Untyped                                            ;
; C8_INITIAL                    ; 0                 ; Untyped                                            ;
; C9_INITIAL                    ; 0                 ; Untyped                                            ;
; C0_MODE                       ; BYPASS            ; Untyped                                            ;
; C1_MODE                       ; BYPASS            ; Untyped                                            ;
; C2_MODE                       ; BYPASS            ; Untyped                                            ;
; C3_MODE                       ; BYPASS            ; Untyped                                            ;
; C4_MODE                       ; BYPASS            ; Untyped                                            ;
; C5_MODE                       ; BYPASS            ; Untyped                                            ;
; C6_MODE                       ; BYPASS            ; Untyped                                            ;
; C7_MODE                       ; BYPASS            ; Untyped                                            ;
; C8_MODE                       ; BYPASS            ; Untyped                                            ;
; C9_MODE                       ; BYPASS            ; Untyped                                            ;
; C0_PH                         ; 0                 ; Untyped                                            ;
; C1_PH                         ; 0                 ; Untyped                                            ;
; C2_PH                         ; 0                 ; Untyped                                            ;
; C3_PH                         ; 0                 ; Untyped                                            ;
; C4_PH                         ; 0                 ; Untyped                                            ;
; C5_PH                         ; 0                 ; Untyped                                            ;
; C6_PH                         ; 0                 ; Untyped                                            ;
; C7_PH                         ; 0                 ; Untyped                                            ;
; C8_PH                         ; 0                 ; Untyped                                            ;
; C9_PH                         ; 0                 ; Untyped                                            ;
; L0_HIGH                       ; 1                 ; Untyped                                            ;
; L1_HIGH                       ; 1                 ; Untyped                                            ;
; G0_HIGH                       ; 1                 ; Untyped                                            ;
; G1_HIGH                       ; 1                 ; Untyped                                            ;
; G2_HIGH                       ; 1                 ; Untyped                                            ;
; G3_HIGH                       ; 1                 ; Untyped                                            ;
; E0_HIGH                       ; 1                 ; Untyped                                            ;
; E1_HIGH                       ; 1                 ; Untyped                                            ;
; E2_HIGH                       ; 1                 ; Untyped                                            ;
; E3_HIGH                       ; 1                 ; Untyped                                            ;
; L0_LOW                        ; 1                 ; Untyped                                            ;
; L1_LOW                        ; 1                 ; Untyped                                            ;
; G0_LOW                        ; 1                 ; Untyped                                            ;
; G1_LOW                        ; 1                 ; Untyped                                            ;
; G2_LOW                        ; 1                 ; Untyped                                            ;
; G3_LOW                        ; 1                 ; Untyped                                            ;
; E0_LOW                        ; 1                 ; Untyped                                            ;
; E1_LOW                        ; 1                 ; Untyped                                            ;
; E2_LOW                        ; 1                 ; Untyped                                            ;
; E3_LOW                        ; 1                 ; Untyped                                            ;
; L0_INITIAL                    ; 1                 ; Untyped                                            ;
; L1_INITIAL                    ; 1                 ; Untyped                                            ;
; G0_INITIAL                    ; 1                 ; Untyped                                            ;
; G1_INITIAL                    ; 1                 ; Untyped                                            ;
; G2_INITIAL                    ; 1                 ; Untyped                                            ;
; G3_INITIAL                    ; 1                 ; Untyped                                            ;
; E0_INITIAL                    ; 1                 ; Untyped                                            ;
; E1_INITIAL                    ; 1                 ; Untyped                                            ;
; E2_INITIAL                    ; 1                 ; Untyped                                            ;
; E3_INITIAL                    ; 1                 ; Untyped                                            ;
; L0_MODE                       ; BYPASS            ; Untyped                                            ;
; L1_MODE                       ; BYPASS            ; Untyped                                            ;
; G0_MODE                       ; BYPASS            ; Untyped                                            ;
; G1_MODE                       ; BYPASS            ; Untyped                                            ;
; G2_MODE                       ; BYPASS            ; Untyped                                            ;
; G3_MODE                       ; BYPASS            ; Untyped                                            ;
; E0_MODE                       ; BYPASS            ; Untyped                                            ;
; E1_MODE                       ; BYPASS            ; Untyped                                            ;
; E2_MODE                       ; BYPASS            ; Untyped                                            ;
; E3_MODE                       ; BYPASS            ; Untyped                                            ;
; L0_PH                         ; 0                 ; Untyped                                            ;
; L1_PH                         ; 0                 ; Untyped                                            ;
; G0_PH                         ; 0                 ; Untyped                                            ;
; G1_PH                         ; 0                 ; Untyped                                            ;
; G2_PH                         ; 0                 ; Untyped                                            ;
; G3_PH                         ; 0                 ; Untyped                                            ;
; E0_PH                         ; 0                 ; Untyped                                            ;
; E1_PH                         ; 0                 ; Untyped                                            ;
; E2_PH                         ; 0                 ; Untyped                                            ;
; E3_PH                         ; 0                 ; Untyped                                            ;
; M_PH                          ; 0                 ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                            ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                            ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                            ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                            ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                     ;
+-------------------------------+-------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Default:inst|VGA_Controller:u1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                         ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                         ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                         ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                         ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                         ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                         ;
; V_SYNC_BACK    ; 32    ; Signed Integer                                         ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                         ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                                         ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                         ;
; X_START        ; 148   ; Signed Integer                                         ;
; Y_START        ; 34    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                              ;
+-------------------------------+-----------------------------------------------------------+
; Name                          ; Value                                                     ;
+-------------------------------+-----------------------------------------------------------+
; Number of entity instances    ; 1                                                         ;
; Entity Instance               ; DE2_Default:inst|VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                    ;
;     -- PLL_TYPE               ; AUTO                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                         ;
+-------------------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_Default:inst|VGA_Controller:u1"                                                                                                                          ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN[2..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; iCursor_RGB_EN[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; oAddress             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iRed[5..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iGreen[5..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iBlue[5..0]          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iCursor_X            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_Y            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_R            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_G            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_B            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oVGA_CLOCK           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Nov 29 20:07:28 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Default -c DE2_Default
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file de2_default.v
    Info (12023): Found entity 1: DE2_Default
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12021): Found 1 design units, including 1 entities, in source file video_generator.bdf
    Info (12023): Found entity 1: video_generator
Info (12021): Found 1 design units, including 1 entities, in source file mult10.v
    Info (12023): Found entity 1: mult10
Info (12021): Found 1 design units, including 1 entities, in source file add10.v
    Info (12023): Found entity 1: add10
Info (12021): Found 1 design units, including 1 entities, in source file sub10.v
    Info (12023): Found entity 1: sub10
Info (12021): Found 1 design units, including 1 entities, in source file compar_eq.v
    Info (12023): Found entity 1: compare_eq
Info (12021): Found 1 design units, including 1 entities, in source file compare_lt.v
    Info (12023): Found entity 1: compare_lt
Info (12021): Found 1 design units, including 1 entities, in source file const_4.v
    Info (12023): Found entity 1: const4
Info (12021): Found 1 design units, including 1 entities, in source file 2mux1_4.v
    Info (12023): Found entity 1: mux1_2_4
Info (12021): Found 1 design units, including 1 entities, in source file top_level.bdf
    Info (12023): Found entity 1: top_level
Info (12021): Found 1 design units, including 1 entities, in source file square_rad.v
    Info (12023): Found entity 1: square
Info (12021): Found 1 design units, including 1 entities, in source file moving_square.v
    Info (12023): Found entity 1: moving_square
Info (12021): Found 1 design units, including 1 entities, in source file change_color.v
    Info (12023): Found entity 1: change_colour
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "DE2_Default" for hierarchy "DE2_Default:inst"
Warning (10034): Output port "HEX0" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX1" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX2" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX3" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX4" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX5" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX6" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX7" at DE2_Default.v(183) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_Default.v(195) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_Default.v(208) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_Default.v(223) has no driver
Warning (10034): Output port "UART_TXD" at DE2_Default.v(188) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_Default.v(191) has no driver
Warning (10034): Output port "DRAM_LDQM" at DE2_Default.v(196) has no driver
Warning (10034): Output port "DRAM_UDQM" at DE2_Default.v(197) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_Default.v(198) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_Default.v(199) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_Default.v(200) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_Default.v(201) has no driver
Warning (10034): Output port "DRAM_BA_0" at DE2_Default.v(202) has no driver
Warning (10034): Output port "DRAM_BA_1" at DE2_Default.v(203) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_Default.v(204) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_Default.v(205) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_Default.v(209) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_Default.v(210) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_Default.v(211) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_Default.v(212) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_Default.v(224) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_Default.v(225) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_Default.v(226) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_Default.v(227) has no driver
Warning (10034): Output port "OTG_FSPEED" at DE2_Default.v(228) has no driver
Warning (10034): Output port "OTG_LSPEED" at DE2_Default.v(229) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_Default.v(234) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_Default.v(235) has no driver
Warning (10034): Output port "LCD_RW" at DE2_Default.v(240) has no driver
Warning (10034): Output port "LCD_EN" at DE2_Default.v(241) has no driver
Warning (10034): Output port "LCD_RS" at DE2_Default.v(242) has no driver
Warning (10034): Output port "SD_CLK" at DE2_Default.v(247) has no driver
Warning (10034): Output port "TDO" at DE2_Default.v(258) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_Default.v(250) has no driver
Warning (10034): Output port "ENET_CMD" at DE2_Default.v(270) has no driver
Warning (10034): Output port "ENET_CS_N" at DE2_Default.v(271) has no driver
Warning (10034): Output port "ENET_WR_N" at DE2_Default.v(272) has no driver
Warning (10034): Output port "ENET_RD_N" at DE2_Default.v(273) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2_Default.v(274) has no driver
Warning (10034): Output port "ENET_CLK" at DE2_Default.v(276) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_Default.v(281) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "DE2_Default:inst|Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "DE2_Default:inst|VGA_Audio_PLL:p1"
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_Default:inst|VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "DE2_Default:inst|VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12133): Instantiated megafunction "DE2_Default:inst|VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "DE2_Default:inst|VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "video_generator" for hierarchy "DE2_Default:inst|video_generator:video_generator"
Info (12128): Elaborating entity "moving_square" for hierarchy "DE2_Default:inst|video_generator:video_generator|moving_square:inst"
Warning (10036): Verilog HDL or VHDL warning at moving_square.v(14): object "rainbow" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(21): variable "SW" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(60): variable "xr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(60): variable "yr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(69): variable "xr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(69): variable "yr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(78): variable "xr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(78): variable "yr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(87): variable "xr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(87): variable "yr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(96): variable "xr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(96): variable "yr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(98): variable "rgb" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(104): variable "rgb" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(110): variable "rgb" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(116): variable "rgb" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(122): variable "rgb" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(128): variable "rgb" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at moving_square.v(134): variable "rgb" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at moving_square.v(21): incomplete case statement has no default case item
Warning (12161): Node "DE2_Default:inst|SD_DAT3" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|SD_CMD" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|LCD_DATA[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|LCD_DATA[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|LCD_DATA[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|LCD_DATA[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|LCD_DATA[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|LCD_DATA[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|LCD_DATA[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|LCD_DATA[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|I2C_SDAT" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|AUD_DACLRCK" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst|AUD_BCLK" is stuck at GND because node is in wire loop and does not have a source
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_B[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_B[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_B[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_B[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_R[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_R[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_R[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst|VGA_Controller:u1|Cur_Color_R[6]" and its non-tri-state driver.
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[7]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_B[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[6]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_B[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[5]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_B[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[4]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_B[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[11]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[10]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[9]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[8]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_G[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[15]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_R[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[14]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_R[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[13]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_R[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst|SRAM_DQ[12]" to the node "DE2_Default:inst|VGA_Controller:u1|Cur_Color_R[6]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 766 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 710 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Tue Nov 29 20:07:31 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


