
*** Running vivado
    with args -log design_1_auto_pc_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_1.tcl


ECHO 已關閉。
ECHO 已關閉。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_auto_pc_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 484.094 ; gain = 180.645
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3bc72d579e6ad5e4 to dir: D:/FPGA/PE_array/project_1/project_1.runs/design_1_auto_pc_1_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/b/3bc72d579e6ad5e4/design_1_auto_pc_0.dcp to D:/FPGA/PE_array/project_1/project_1.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/b/3bc72d579e6ad5e4/design_1_auto_pc_0_sim_netlist.v to D:/FPGA/PE_array/project_1/project_1.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/b/3bc72d579e6ad5e4/design_1_auto_pc_0_sim_netlist.vhdl to D:/FPGA/PE_array/project_1/project_1.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/b/3bc72d579e6ad5e4/design_1_auto_pc_0_stub.v to D:/FPGA/PE_array/project_1/project_1.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/3/b/3bc72d579e6ad5e4/design_1_auto_pc_0_stub.vhdl to D:/FPGA/PE_array/project_1/project_1.runs/design_1_auto_pc_1_synth_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 3bc72d579e6ad5e4.
INFO: [Common 17-206] Exiting Vivado at Fri Jun  6 15:24:10 2025...
