- ğŸ‘‹ Hi, Iâ€™m @shaoxingzhujiong
- ğŸ‘€ Iâ€™m interested in verilog HDL
- ğŸŒ± Iâ€™m currently learning PCIE
- ğŸ’ï¸ Iâ€™m looking to collaborate on FPGA
- ğŸ“« How to reach me zslfe@sina.com

<!---
shaoxingzhujiong/shaoxingzhujiong is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
