// Seed: 1913587706
module module_0;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_4 = -1;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 (
    input supply0 id_0,
    output wand id_1,
    input tri0 id_2,
    output tri id_3
);
  tri1 id_5, id_6, id_7, id_8;
  wire id_9;
  assign id_6 = {1} - 1'd0;
  wire id_10;
  assign id_3 = id_7;
  module_0 modCall_1 ();
  uwire id_11 = 1, id_12;
endmodule
