<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
<title>CDAC Paper</title>
</head>

<body>
<h3 align="center">CDAC Paper</h3>
<b>TYPICAL QUESTIONS & ANSWERS PART – I OBJECTIVE TYPE QUESTIONS<br></br>
Each Question carries 2 marks.</b><br></br>
Choose the correct or best alternative in the following:<br></br>
<b>Q.1</b> If the crystal oscillator is operating at 15 MHz, the PCLK output of 8284 is<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(A)2.5 MHz.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(B)5 MHz.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(C)7.5 MHz.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(D)10 MHz.<br></br>
Ans:(A)<br></br>
<b>Q.2</b>In which T-state does the CPU sends the address to memory or I/O and the ALE signalfor<br></br>
demultiplexing<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(A)T1.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(B)T2.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(C)T3.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(D)T4.<br></br>
Ans During the first clocking period in a bus cycle,which is called T1, the address of the<br></br>
memory or I/O location is sent out and the control signals ALE, DT/R’ and IO/M’are<br></br>
also output. Hence answer is (A).<br></br>
<b>Q.3 </b>If a1M1× DRAM requires 4 ms for a refresh and has 256 rows to be refreshed, no more than<br></br>
__________ of time must pass before another row is refreshed.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(A)64 ms.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(B)4 ns.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(C)0.5 ns.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(D)15.625<br></br>
Answer is (B)<br></br>
<b>Q.4</b> In a DMA write operation the data is transferred<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(A)from I/O to memory.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(B)from memory to I/O.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(C)from memory to memory.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(D)from I/O to I/O.<br></br>
Ans A DMA writes operation transfers data from an I/Odevice to memory. Hence<br></br>
answer is (A).<br></br>
<b>Q.5</b> Which type of JMP instruction assembles if the distance is 0020 h bytes<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(A)near.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(B)far.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(C)short.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(D)none of the above.<br></br>
AnsThe three byte near jump allows a branch or jump within ± 32K bytes. Hence<br></br>
answer is (A).<br></br>
<b>Q.6</b>A certain SRAM has 0CS=,0WE=and1OE=. In which of the followingmodes this SRAM is operating<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(A)Read<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(B)Write<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(C)Stand by<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(D)None of the above<br></br>
Ans For CS’=WE’=0, write operation. Hence answer is (B).<br></br>
<b>Q.7</b> Which of the following is true with respect to EE PROM?<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(A)contents can be erased byte wise only.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(B)contents of full memory can be erased together.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(C)contents can be erased using ultra violet rays<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(D)contents can not be erased<br></br>
Answer is (C).<br></br>
<b>Q.8</b>Pseudo instructions are basically<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(A)false instructions.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(B)instructions that are ignored by the microprocessor.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(C)assembler directives.<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(D)instructions that are treated like comments.<br></br>
Pseudo-instructions are commands to the assembler.All pseudo-operations start with<br></br>
a period. Pseudo-instructions are composed of a pseudo-operation which may<br></br>
befollowed by one or more expressions. Hence answer is (C).<br></br>
<b>Q.9</b> Number of the times the instruction sequence below will loop before coming out of loop is <br></br>MOV
AL, 00<br></br>hA1: INC AL JNZ A1
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(A)00<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(B)01<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(C)255<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(D)256<br></br>
Ans<br></br>
Answer is (D)<br></br>
<b>Q.10</b> What will be the contents of register AL after the following has been executed <br></br>MOV BL, 8C<br></br>
MOV AL, 7E <br></br>ADD AL, BL<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(A)0A and carry flag is set<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(B)0A and carry flag is reset<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(C)6A and carry flag is set<br></br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(D)6A and carry flag is reset<br></br>
Ans , Result is 1,0A. Hence answer is (A).<br></br>
</body>
</html>
