
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000826                       # Number of seconds simulated
sim_ticks                                   826417000                       # Number of ticks simulated
final_tick                                  826417000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120569                       # Simulator instruction rate (inst/s)
host_op_rate                                   234066                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42409516                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449708                       # Number of bytes of host memory used
host_seconds                                    19.49                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    826417000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         493120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             597248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       147136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          147136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2299                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2299                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         125999344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         596696341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             722695685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    125999344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        125999344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178040868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178040868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178040868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        125999344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        596696341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            900736553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000141065250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          187                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          187                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2898                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9333                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3413                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9333                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3413                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 570304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   27008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  197056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  597312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               218432                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    422                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   302                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     826415000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9333                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3413                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    391.995904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   236.718735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.061707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          534     27.34%     27.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          463     23.71%     51.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          209     10.70%     61.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          117      5.99%     67.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           89      4.56%     72.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           77      3.94%     76.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           68      3.48%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           66      3.38%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          330     16.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1953                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.556150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.992806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.313398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            119     63.64%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            43     22.99%     86.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9      4.81%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      1.60%     93.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      2.14%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      2.14%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.53%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      1.07%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           187                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.465241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.440744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.928995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              146     78.07%     78.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.14%     80.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30     16.04%     96.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      2.67%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           187                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       100160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       470144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       197056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 121197894.041385889053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 568894395.928447723389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 238446208.149154722691                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3413                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62045750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    271369000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20323621500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38111.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35219.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5954767.51                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    166333500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               333414750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   44555000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18666.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37416.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       690.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       238.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    722.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    264.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     7469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      64837.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9717540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5138430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                38755920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               12418380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             87532620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1405920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       266046360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5485920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          8490840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              497070570                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            601.476700                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            630567500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       829000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     33077000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     14293000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     168619000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    583339000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4291140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2273205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24861480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3654000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         61464000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             91158960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3119040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       204945210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        47620320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         15201720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              458589075                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            554.912441                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            618412500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4104000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     44932250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    124016500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     177900500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    449463750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    826417000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  245749                       # Number of BP lookups
system.cpu.branchPred.condPredicted            245749                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11511                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                96324                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   30451                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                304                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           96324                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              91236                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5088                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1476                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    826417000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      896627                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      168587                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1888                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           137                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    826417000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    826417000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      272338                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           439                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       826417000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1652835                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             318005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2705784                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      245749                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             121687                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1235621                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23612                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  292                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2461                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          185                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          161                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    272010                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3298                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1568531                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.328854                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.655136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   789155     50.31%     50.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6948      0.44%     50.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    53122      3.39%     54.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    51811      3.30%     57.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21271      1.36%     58.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    74510      4.75%     63.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18394      1.17%     64.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41772      2.66%     67.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   511548     32.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1568531                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.148683                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.637056                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   287968                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                526241                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    717233                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 25283                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11806                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5102450                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11806                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   302392                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  242720                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6870                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    725485                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                279258                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5049639                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3876                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  19028                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 162500                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  90875                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5749509                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              11175857                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4869069                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3766028                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   572516                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                182                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            138                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    118950                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               894164                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              176753                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             57627                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18348                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4954939                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 336                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4833510                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3909                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          394137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       575397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            272                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1568531                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.081552                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.881998                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              552893     35.25%     35.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               77722      4.96%     40.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              126292      8.05%     48.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109956      7.01%     55.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              159163     10.15%     65.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              144852      9.23%     74.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              132295      8.43%     83.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              104210      6.64%     89.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              161148     10.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1568531                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17744     10.37%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1076      0.63%     11.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    158      0.09%     11.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     16      0.01%     11.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   957      0.56%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             74591     43.61%     55.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            62580     36.59%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1969      1.15%     93.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   950      0.56%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             10954      6.40%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               56      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11482      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2158727     44.66%     44.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12601      0.26%     45.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1609      0.03%     45.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566776     11.73%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  693      0.01%     56.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26779      0.55%     57.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1917      0.04%     57.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390461      8.08%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1088      0.02%     65.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327402      6.77%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9979      0.21%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.51%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               314377      6.50%     84.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              128840      2.67%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          573320     11.86%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41155      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4833510                       # Type of FU issued
system.cpu.iq.rate                           2.924375                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      171053                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035389                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5788606                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2593867                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2059653                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5621907                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2755632                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2724157                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2104979                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2888102                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           138823                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        57484                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        16335                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2574                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4213                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11806                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  151152                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 26243                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4955275                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1900                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                894164                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               176753                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                195                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1451                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 23629                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             91                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2163                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13126                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15289                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4808479                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                880967                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25031                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1049548                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   187535                       # Number of branches executed
system.cpu.iew.exec_stores                     168581                       # Number of stores executed
system.cpu.iew.exec_rate                     2.909231                       # Inst execution rate
system.cpu.iew.wb_sent                        4790778                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4783810                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3162724                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4994371                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.894306                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633258                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          394187                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11735                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1506108                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.028426                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.250489                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       602143     39.98%     39.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       134500      8.93%     48.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       111327      7.39%     56.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62366      4.14%     60.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       104883      6.96%     67.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53939      3.58%     70.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        56367      3.74%     74.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55208      3.67%     78.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       325375     21.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1506108                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                325375                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6136057                       # The number of ROB reads
system.cpu.rob.rob_writes                     9974161                       # The number of ROB writes
system.cpu.timesIdled                             853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.703492                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.703492                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.421480                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.421480                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4459689                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1755992                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3740646                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2682739                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    788269                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   988863                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1437902                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    826417000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.133238                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              721345                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.837831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.133238                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1827163                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1827163                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    826417000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       721159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          721159                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159024                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       880183                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           880183                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       880183                       # number of overall hits
system.cpu.dcache.overall_hits::total          880183                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28149                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1397                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        29546                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        29546                       # number of overall misses
system.cpu.dcache.overall_misses::total         29546                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1656794000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1656794000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     88496996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88496996                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1745290996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1745290996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1745290996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1745290996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       749308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       749308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       909729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       909729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       909729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       909729                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037567                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008708                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032478                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032478                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032478                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032478                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58858.005613                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58858.005613                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63347.885469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63347.885469                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59070.297028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59070.297028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59070.297028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59070.297028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41892                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          184                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               580                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.227586                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2299                       # number of writebacks
system.cpu.dcache.writebacks::total              2299                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21724                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21724                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        21841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21841                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21841                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6425                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1280                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7705                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7705                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7705                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7705                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    429202500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    429202500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     83877997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     83877997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    513080497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    513080497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    513080497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    513080497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007979                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007979                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008470                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008470                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008470                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008470                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66801.945525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66801.945525                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65529.685156                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65529.685156                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66590.590136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66590.590136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66590.590136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66590.590136                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7449                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    826417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.372974                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              123488                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1115                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            110.751570                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.372974                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            545645                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           545645                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    826417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       269687                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          269687                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       269687                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           269687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       269687                       # number of overall hits
system.cpu.icache.overall_hits::total          269687                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2322                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2322                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2322                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2322                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2322                       # number of overall misses
system.cpu.icache.overall_misses::total          2322                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    148812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    148812500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    148812500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    148812500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    148812500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    148812500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       272009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       272009                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       272009                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       272009                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       272009                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       272009                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008536                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008536                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008536                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008536                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008536                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008536                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64088.070629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64088.070629                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64088.070629                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64088.070629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64088.070629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64088.070629                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1462                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.214286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1115                       # number of writebacks
system.cpu.icache.writebacks::total              1115                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          694                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          694                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          694                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          694                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1628                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1628                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1628                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1628                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1628                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    114127000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114127000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    114127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    114127000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114127000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005985                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005985                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005985                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005985                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005985                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005985                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70102.579853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70102.579853                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70102.579853                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70102.579853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70102.579853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70102.579853                       # average overall mshr miss latency
system.cpu.icache.replacements                   1115                       # number of replacements
system.membus.snoop_filter.tot_requests         17897                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    826417000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8052                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2299                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1115                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5150                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1280                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1280                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6425                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  27229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       175488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       640256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       640256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  815744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9333                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000857                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029267                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9325     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9333                       # Request fanout histogram
system.membus.reqLayer2.occupancy            33314500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8623248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40519998                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
