ENOMEM	,	V_29
list_first_entry	,	F_3
spin_lock_init	,	F_7
data	,	V_20
cxgb4_ofld_send	,	F_20
atomic_inc	,	F_8
skb	,	V_26
opcode	,	V_39
stop_crypto	,	F_28
chcr_crypto_exit	,	F_31
dev_count	,	V_11
chcr_uld_state_change	,	F_25
dev	,	V_2
chcr_dev	,	V_1
u32	,	T_1
tmp	,	V_52
CHK_MAC_ERR_BIT	,	F_15
state	,	V_44
start_crypto	,	F_27
cpl_act_establish	,	V_36
req	,	V_14
ret	,	V_45
atomic_dec	,	F_11
__be64	,	T_2
list_for_each_entry_safe	,	F_32
uld_ctx	,	V_3
handle	,	V_32
work_handlers	,	V_41
lock_chcr_dev	,	V_10
uintptr_t	,	V_19
va	,	V_42
cpl_fw6_pld_handler	,	F_12
entry	,	V_7
input	,	V_12
chcr_dev_add	,	F_5
pkt_gl	,	V_34
cxgb4_state	,	V_43
"Unsupported opcode\n"	,	L_2
chcr_dev_remove	,	F_9
sk_buff	,	V_25
lldi	,	V_31
chcr_uld_info	,	V_51
pr_err	,	F_18
cxgb4_unregister_uld	,	F_33
GFP_KERNEL	,	V_9
CXGB4_STATE_UP	,	V_46
u_ctx	,	V_4
ENXIO	,	V_8
kfree	,	F_10
chcr_handle_resp	,	F_17
CXGB4_STATE_DOWN	,	V_49
__be32	,	V_21
ack_err_status	,	V_17
chcr_send_wr	,	F_19
CHK_PAD_ERR_BIT	,	F_16
list_add_tail	,	F_23
rsp	,	V_33
out	,	V_30
dev_mutex	,	V_5
mutex_unlock	,	F_4
cxgb4_lld_info	,	V_27
uld_ctx_list	,	V_6
"Incorrect request address from the firmware\n"	,	L_1
pgl	,	V_35
kzalloc	,	F_6
chcr_uld_add	,	F_21
error_status	,	V_18
fw6_pld	,	V_16
atomic_read	,	F_26
chcr_crypto_init	,	F_29
CXGB4_ULD_CRYPTO	,	V_50
lld	,	V_28
ot	,	V_38
ntohl	,	F_14
EFAULT	,	V_24
cxgb4_register_uld	,	F_30
chcr_uld_rx_handler	,	F_24
rpl	,	V_37
EINVAL	,	V_22
CXGB4_STATE_START_RECOVERY	,	V_48
CPL_FW6_PLD	,	V_40
mutex_lock	,	F_2
__init	,	T_3
__exit	,	T_4
complete	,	V_23
CXGB4_STATE_DETACH	,	V_47
"ULD register fail: No chcr crypto support in cxgb4"	,	L_3
crypto_async_request	,	V_13
cpl_fw6_pld	,	V_15
assign_chcr_device	,	F_1
be64_to_cpu	,	F_13
ERR_PTR	,	F_22
