{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/Users/Admin/Documents/fpga_project_test36/src/clk_divider.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/fpga_project_test36/src/hc_sr04.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/fpga_project_test36/src/i2c_writeframe.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/fpga_project_test36/src/lcd_display.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/fpga_project_test36/src/lcd_write_cmd_data.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/fpga_project_test36/src/refresher250ms.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/fpga_project_test36/src/sensor_data_to_ascii.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/fpga_project_test36/src/top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/Admin/Documents/fpga_project_test36/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}