{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634680459304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634680459305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 00:54:19 2021 " "Processing started: Wed Oct 20 00:54:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634680459305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680459305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off freq -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off freq -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680459305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634680459505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634680459505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/up_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/up_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_down_counter-rtl " "Found design unit 1: up_down_counter-rtl" {  } { { "../Source/src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/up_down_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680468966 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "../Source/src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/up_down_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680468966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680468966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/univibrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/univibrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univibrator-struct " "Found design unit 1: univibrator-struct" {  } { { "../Source/src/univibrator.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/univibrator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680468967 ""} { "Info" "ISGN_ENTITY_NAME" "1 univibrator " "Found entity 1: univibrator" {  } { { "../Source/src/univibrator.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/univibrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680468967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680468967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "../Source/src/top.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680468967 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../Source/src/top.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680468967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680468967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-rtl " "Found design unit 1: clk_divider-rtl" {  } { { "../Source/src/clk_divider.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/clk_divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680468968 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../Source/src/clk_divider.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/clk_divider.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680468968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680468968 ""}
{ "Error" "EVRFX_VHDL_ERROR_CANT_CONVERT_TYPE" "UNSIGNED natural clk_divider.vhd(45) " "VHDL Type Conversion error at clk_divider.vhd(45): cannot convert type \"UNSIGNED\" to type \"natural\"" {  } { { "../Source/src/clk_divider.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/clk_divider.vhd" 45 0 0 } }  } 0 10305 "VHDL Type Conversion error at %3!s!: cannot convert type \"%1!s!\" to type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634680468969 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634680469107 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 20 00:54:29 2021 " "Processing ended: Wed Oct 20 00:54:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634680469107 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634680469107 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634680469107 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680469107 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680469234 ""}
