<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › processor.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>processor.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1994 Waldorf GMBH</span>
<span class="cm"> * Copyright (C) 1995, 1996, 1997, 1998, 1999, 2001, 2002, 2003 Ralf Baechle</span>
<span class="cm"> * Copyright (C) 1996 Paul M. Antoine</span>
<span class="cm"> * Copyright (C) 1999, 2000 Silicon Graphics, Inc.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_PROCESSOR_H</span>
<span class="cp">#define _ASM_PROCESSOR_H</span>

<span class="cp">#include &lt;linux/cpumask.h&gt;</span>
<span class="cp">#include &lt;linux/threads.h&gt;</span>

<span class="cp">#include &lt;asm/cachectl.h&gt;</span>
<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/cpu-info.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;asm/prefetch.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Return current * instruction pointer (&quot;program counter&quot;).</span>
<span class="cm"> */</span>
<span class="cp">#define current_text_addr() ({ __label__ _l; _l: &amp;&amp;_l;})</span>

<span class="cm">/*</span>
<span class="cm"> * System setup and hardware flags..</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">cpu_wait</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vced_count</span><span class="p">,</span> <span class="n">vcei_count</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * MIPS does have an arch_pick_mmap_layout()</span>
<span class="cm"> */</span>
<span class="cp">#define HAVE_ARCH_PICK_MMAP_LAYOUT 1</span>

<span class="cm">/*</span>
<span class="cm"> * A special page (the vdso) is mapped into all processes at the very</span>
<span class="cm"> * top of the virtual memory space.</span>
<span class="cm"> */</span>
<span class="cp">#define SPECIAL_PAGES_SIZE PAGE_SIZE</span>

<span class="cp">#ifdef CONFIG_32BIT</span>
<span class="cm">/*</span>
<span class="cm"> * User space process size: 2GB. This is hardcoded into a few places,</span>
<span class="cm"> * so don&#39;t change it unless you know what you are doing.</span>
<span class="cm"> */</span>
<span class="cp">#define TASK_SIZE	0x7fff8000UL</span>

<span class="cp">#ifdef __KERNEL__</span>
<span class="cp">#define STACK_TOP_MAX	TASK_SIZE</span>
<span class="cp">#endif</span>

<span class="cp">#define TASK_IS_32BIT_ADDR 1</span>

<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_64BIT</span>
<span class="cm">/*</span>
<span class="cm"> * User space process size: 1TB. This is hardcoded into a few places,</span>
<span class="cm"> * so don&#39;t change it unless you know what you are doing.  TASK_SIZE</span>
<span class="cm"> * is limited to 1TB by the R4000 architecture; R10000 and better can</span>
<span class="cm"> * support 16TB; the architectural reserve for future expansion is</span>
<span class="cm"> * 8192EB ...</span>
<span class="cm"> */</span>
<span class="cp">#define TASK_SIZE32	0x7fff8000UL</span>
<span class="cp">#define TASK_SIZE64	0x10000000000UL</span>
<span class="cp">#define TASK_SIZE (test_thread_flag(TIF_32BIT_ADDR) ? TASK_SIZE32 : TASK_SIZE64)</span>

<span class="cp">#ifdef __KERNEL__</span>
<span class="cp">#define STACK_TOP_MAX	TASK_SIZE64</span>
<span class="cp">#endif</span>


<span class="cp">#define TASK_SIZE_OF(tsk)						\</span>
<span class="cp">	(test_tsk_thread_flag(tsk, TIF_32BIT_ADDR) ? TASK_SIZE32 : TASK_SIZE64)</span>

<span class="cp">#define TASK_IS_32BIT_ADDR test_thread_flag(TIF_32BIT_ADDR)</span>

<span class="cp">#endif</span>

<span class="cp">#define STACK_TOP	((TASK_SIZE &amp; PAGE_MASK) - SPECIAL_PAGES_SIZE)</span>

<span class="cm">/*</span>
<span class="cm"> * This decides where the kernel will search for a free chunk of vm</span>
<span class="cm"> * space during mmap&#39;s.</span>
<span class="cm"> */</span>
<span class="cp">#define TASK_UNMAPPED_BASE PAGE_ALIGN(TASK_SIZE / 3)</span>


<span class="cp">#define NUM_FPU_REGS	32</span>

<span class="k">typedef</span> <span class="n">__u64</span> <span class="n">fpureg_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * It would be nice to add some more fields for emulator statistics, but there</span>
<span class="cm"> * are a number of fixed offsets in offset.h and elsewhere that would have to</span>
<span class="cm"> * be recalculated by hand.  So the additional information will be private to</span>
<span class="cm"> * the FPU emulator for now.  See asm-mips/fpu_emulator.h.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">mips_fpu_struct</span> <span class="p">{</span>
	<span class="n">fpureg_t</span>	<span class="n">fpr</span><span class="p">[</span><span class="n">NUM_FPU_REGS</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">fcr31</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NUM_DSP_REGS   6</span>

<span class="k">typedef</span> <span class="n">__u32</span> <span class="n">dspreg_t</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">mips_dsp_state</span> <span class="p">{</span>
	<span class="n">dspreg_t</span>        <span class="n">dspr</span><span class="p">[</span><span class="n">NUM_DSP_REGS</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>    <span class="n">dspcontrol</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define INIT_CPUMASK { \</span>
<span class="cp">	{0,} \</span>
<span class="cp">}</span>

<span class="k">struct</span> <span class="n">mips3264_watch_reg_state</span> <span class="p">{</span>
	<span class="cm">/* The width of watchlo is 32 in a 32 bit kernel and 64 in a</span>
<span class="cm">	   64 bit kernel.  We use unsigned long as it has the same</span>
<span class="cm">	   property. */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">watchlo</span><span class="p">[</span><span class="n">NUM_WATCH_REGS</span><span class="p">];</span>
	<span class="cm">/* Only the mask and IRW bits from watchhi. */</span>
	<span class="n">u16</span> <span class="n">watchhi</span><span class="p">[</span><span class="n">NUM_WATCH_REGS</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">mips_watch_reg_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mips3264_watch_reg_state</span> <span class="n">mips3264</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_CPU_CAVIUM_OCTEON</span>

<span class="k">struct</span> <span class="n">octeon_cop2_state</span> <span class="p">{</span>
	<span class="cm">/* DMFC2 rt, 0x0201 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_crc_iv</span><span class="p">;</span>
	<span class="cm">/* DMFC2 rt, 0x0202 (Set with DMTC2 rt, 0x1202) */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_crc_length</span><span class="p">;</span>
	<span class="cm">/* DMFC2 rt, 0x0200 (set with DMTC2 rt, 0x4200) */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_crc_poly</span><span class="p">;</span>
	<span class="cm">/* DMFC2 rt, 0x0402; DMFC2 rt, 0x040A */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_llm_dat</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
       <span class="cm">/* DMFC2 rt, 0x0084 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_3des_iv</span><span class="p">;</span>
	<span class="cm">/* DMFC2 rt, 0x0080; DMFC2 rt, 0x0081; DMFC2 rt, 0x0082 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_3des_key</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="cm">/* DMFC2 rt, 0x0088 (Set with DMTC2 rt, 0x0098) */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_3des_result</span><span class="p">;</span>
	<span class="cm">/* DMFC2 rt, 0x0111 (FIXME: Read Pass1 Errata) */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_aes_inp0</span><span class="p">;</span>
	<span class="cm">/* DMFC2 rt, 0x0102; DMFC2 rt, 0x0103 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_aes_iv</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="cm">/* DMFC2 rt, 0x0104; DMFC2 rt, 0x0105; DMFC2 rt, 0x0106; DMFC2</span>
<span class="cm">	 * rt, 0x0107 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_aes_key</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="cm">/* DMFC2 rt, 0x0110 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_aes_keylen</span><span class="p">;</span>
	<span class="cm">/* DMFC2 rt, 0x0100; DMFC2 rt, 0x0101 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_aes_result</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="cm">/* DMFC2 rt, 0x0240; DMFC2 rt, 0x0241; DMFC2 rt, 0x0242; DMFC2</span>
<span class="cm">	 * rt, 0x0243; DMFC2 rt, 0x0244; DMFC2 rt, 0x0245; DMFC2 rt,</span>
<span class="cm">	 * 0x0246; DMFC2 rt, 0x0247; DMFC2 rt, 0x0248; DMFC2 rt,</span>
<span class="cm">	 * 0x0249; DMFC2 rt, 0x024A; DMFC2 rt, 0x024B; DMFC2 rt,</span>
<span class="cm">	 * 0x024C; DMFC2 rt, 0x024D; DMFC2 rt, 0x024E - Pass2 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_hsh_datw</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
	<span class="cm">/* DMFC2 rt, 0x0250; DMFC2 rt, 0x0251; DMFC2 rt, 0x0252; DMFC2</span>
<span class="cm">	 * rt, 0x0253; DMFC2 rt, 0x0254; DMFC2 rt, 0x0255; DMFC2 rt,</span>
<span class="cm">	 * 0x0256; DMFC2 rt, 0x0257 - Pass2 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_hsh_ivw</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="cm">/* DMFC2 rt, 0x0258; DMFC2 rt, 0x0259 - Pass2 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_gfm_mult</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="cm">/* DMFC2 rt, 0x025E - Pass2 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_gfm_poly</span><span class="p">;</span>
	<span class="cm">/* DMFC2 rt, 0x025A; DMFC2 rt, 0x025B - Pass2 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">cop2_gfm_result</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>
<span class="cp">#define INIT_OCTEON_COP2 {0,}</span>

<span class="k">struct</span> <span class="n">octeon_cvmseg_state</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cvmseg</span><span class="p">[</span><span class="n">CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE</span><span class="p">]</span>
			    <span class="p">[</span><span class="n">cpu_dcache_line_size</span><span class="p">()</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)];</span>
<span class="p">};</span>

<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">seg</span><span class="p">;</span>
<span class="p">}</span> <span class="n">mm_segment_t</span><span class="p">;</span>

<span class="cp">#define ARCH_MIN_TASKALIGN	8</span>

<span class="k">struct</span> <span class="n">mips_abi</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * If you change thread_struct remember to change the #defines below too!</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">thread_struct</span> <span class="p">{</span>
	<span class="cm">/* Saved main processor registers. */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg16</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg17</span><span class="p">,</span> <span class="n">reg18</span><span class="p">,</span> <span class="n">reg19</span><span class="p">,</span> <span class="n">reg20</span><span class="p">,</span> <span class="n">reg21</span><span class="p">,</span> <span class="n">reg22</span><span class="p">,</span> <span class="n">reg23</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg29</span><span class="p">,</span> <span class="n">reg30</span><span class="p">,</span> <span class="n">reg31</span><span class="p">;</span>

	<span class="cm">/* Saved cp0 stuff. */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cp0_status</span><span class="p">;</span>

	<span class="cm">/* Saved fpu/fpu emulator stuff. */</span>
	<span class="k">struct</span> <span class="n">mips_fpu_struct</span> <span class="n">fpu</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_MIPS_MT_FPAFF</span>
	<span class="cm">/* Emulated instruction count */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">emulated_fp</span><span class="p">;</span>
	<span class="cm">/* Saved per-thread scheduler affinity mask */</span>
	<span class="n">cpumask_t</span> <span class="n">user_cpus_allowed</span><span class="p">;</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_FPAFF */</span><span class="cp"></span>

	<span class="cm">/* Saved state of the DSP ASE, if available. */</span>
	<span class="k">struct</span> <span class="n">mips_dsp_state</span> <span class="n">dsp</span><span class="p">;</span>

	<span class="cm">/* Saved watch register state, if available. */</span>
	<span class="k">union</span> <span class="n">mips_watch_reg_state</span> <span class="n">watch</span><span class="p">;</span>

	<span class="cm">/* Other stuff associated with the thread. */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cp0_badvaddr</span><span class="p">;</span>	<span class="cm">/* Last user fault */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cp0_baduaddr</span><span class="p">;</span>	<span class="cm">/* Last kernel fault accessing USEG */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">error_code</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irix_trampoline</span><span class="p">;</span>  <span class="cm">/* Wheee... */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irix_oldctx</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_CPU_CAVIUM_OCTEON</span>
    <span class="k">struct</span> <span class="n">octeon_cop2_state</span> <span class="n">cp2</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">__aligned__</span><span class="p">(</span><span class="mi">128</span><span class="p">)));</span>
    <span class="k">struct</span> <span class="n">octeon_cvmseg_state</span> <span class="n">cvmseg</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">__aligned__</span><span class="p">(</span><span class="mi">128</span><span class="p">)));</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">mips_abi</span> <span class="o">*</span><span class="n">abi</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_MIPS_MT_FPAFF</span>
<span class="cp">#define FPAFF_INIT						\</span>
<span class="cp">	.emulated_fp			= 0,			\</span>
<span class="cp">	.user_cpus_allowed		= INIT_CPUMASK,</span>
<span class="cp">#else</span>
<span class="cp">#define FPAFF_INIT</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MIPS_MT_FPAFF */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_CPU_CAVIUM_OCTEON</span>
<span class="cp">#define OCTEON_INIT						\</span>
<span class="cp">	.cp2			= INIT_OCTEON_COP2,</span>
<span class="cp">#else</span>
<span class="cp">#define OCTEON_INIT</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_CPU_CAVIUM_OCTEON */</span><span class="cp"></span>

<span class="cp">#define INIT_THREAD  {						\</span>
<span class="cp">        </span><span class="cm">/*							\</span>
<span class="cm">         * Saved main processor registers			\</span>
<span class="cm">         */</span><span class="cp">							\</span>
<span class="cp">	.reg16			= 0,				\</span>
<span class="cp">	.reg17			= 0,				\</span>
<span class="cp">	.reg18			= 0,				\</span>
<span class="cp">	.reg19			= 0,				\</span>
<span class="cp">	.reg20			= 0,				\</span>
<span class="cp">	.reg21			= 0,				\</span>
<span class="cp">	.reg22			= 0,				\</span>
<span class="cp">	.reg23			= 0,				\</span>
<span class="cp">	.reg29			= 0,				\</span>
<span class="cp">	.reg30			= 0,				\</span>
<span class="cp">	.reg31			= 0,				\</span>
<span class="cp">	</span><span class="cm">/*							\</span>
<span class="cm">	 * Saved cp0 stuff					\</span>
<span class="cm">	 */</span><span class="cp">							\</span>
<span class="cp">	.cp0_status		= 0,				\</span>
<span class="cp">	</span><span class="cm">/*							\</span>
<span class="cm">	 * Saved FPU/FPU emulator stuff				\</span>
<span class="cm">	 */</span><span class="cp">							\</span>
<span class="cp">	.fpu			= {				\</span>
<span class="cp">		.fpr		= {0,},				\</span>
<span class="cp">		.fcr31		= 0,				\</span>
<span class="cp">	},							\</span>
<span class="cp">	</span><span class="cm">/*							\</span>
<span class="cm">	 * FPU affinity state (null if not FPAFF)		\</span>
<span class="cm">	 */</span><span class="cp">							\</span>
<span class="cp">	FPAFF_INIT						\</span>
<span class="cp">	</span><span class="cm">/*							\</span>
<span class="cm">	 * Saved DSP stuff					\</span>
<span class="cm">	 */</span><span class="cp">							\</span>
<span class="cp">	.dsp			= {				\</span>
<span class="cp">		.dspr		= {0, },			\</span>
<span class="cp">		.dspcontrol	= 0,				\</span>
<span class="cp">	},							\</span>
<span class="cp">	</span><span class="cm">/*							\</span>
<span class="cm">	 * saved watch register stuff				\</span>
<span class="cm">	 */</span><span class="cp">							\</span>
<span class="cp">	.watch = {{{0,},},},					\</span>
<span class="cp">	</span><span class="cm">/*							\</span>
<span class="cm">	 * Other stuff associated with the process		\</span>
<span class="cm">	 */</span><span class="cp">							\</span>
<span class="cp">	.cp0_badvaddr		= 0,				\</span>
<span class="cp">	.cp0_baduaddr		= 0,				\</span>
<span class="cp">	.error_code		= 0,				\</span>
<span class="cp">	.irix_trampoline	= 0,				\</span>
<span class="cp">	.irix_oldctx		= 0,				\</span>
<span class="cp">	</span><span class="cm">/*							\</span>
<span class="cm">	 * Cavium Octeon specifics (null if not Octeon)		\</span>
<span class="cm">	 */</span><span class="cp">							\</span>
<span class="cp">	OCTEON_INIT						\</span>
<span class="cp">}</span>

<span class="k">struct</span> <span class="n">task_struct</span><span class="p">;</span>

<span class="cm">/* Free all resources held by a thread. */</span>
<span class="cp">#define release_thread(thread) do { } while(0)</span>

<span class="k">extern</span> <span class="kt">long</span> <span class="n">kernel_thread</span><span class="p">(</span><span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">fn</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="p">),</span> <span class="kt">void</span> <span class="o">*</span> <span class="n">arg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">thread_saved_pc</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Do necessary setup to start up a newly executed thread.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">start_thread</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span> <span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sp</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">get_wchan</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">p</span><span class="p">);</span>

<span class="cp">#define __KSTK_TOS(tsk) ((unsigned long)task_stack_page(tsk) + \</span>
<span class="cp">			 THREAD_SIZE - 32 - sizeof(struct pt_regs))</span>
<span class="cp">#define task_pt_regs(tsk) ((struct pt_regs *)__KSTK_TOS(tsk))</span>
<span class="cp">#define KSTK_EIP(tsk) (task_pt_regs(tsk)-&gt;cp0_epc)</span>
<span class="cp">#define KSTK_ESP(tsk) (task_pt_regs(tsk)-&gt;regs[29])</span>
<span class="cp">#define KSTK_STATUS(tsk) (task_pt_regs(tsk)-&gt;cp0_status)</span>

<span class="cp">#define cpu_relax()	barrier()</span>

<span class="cm">/*</span>
<span class="cm"> * Return_address is a replacement for __builtin_return_address(count)</span>
<span class="cm"> * which on certain architectures cannot reasonably be implemented in GCC</span>
<span class="cm"> * (MIPS, Alpha) or is unusable with -fomit-frame-pointer (i386).</span>
<span class="cm"> * Note that __builtin_return_address(x&gt;=1) is forbidden because GCC</span>
<span class="cm"> * aborts compilation on some CPUs.  It&#39;s simply not possible to unwind</span>
<span class="cm"> * some CPU&#39;s stackframes.</span>
<span class="cm"> *</span>
<span class="cm"> * __builtin_return_address works only for non-leaf functions.  We avoid the</span>
<span class="cm"> * overhead of a function call by forcing the compiler to save the return</span>
<span class="cm"> * address register on the stack.</span>
<span class="cm"> */</span>
<span class="cp">#define return_address() ({__asm__ __volatile__(&quot;&quot;:::&quot;$31&quot;);__builtin_return_address(0);})</span>

<span class="cp">#ifdef CONFIG_CPU_HAS_PREFETCH</span>

<span class="cp">#define ARCH_HAS_PREFETCH</span>
<span class="cp">#define prefetch(x) __builtin_prefetch((x), 0, 1)</span>

<span class="cp">#define ARCH_HAS_PREFETCHW</span>
<span class="cp">#define prefetchw(x) __builtin_prefetch((x), 1, 1)</span>

<span class="cm">/*</span>
<span class="cm"> * See Documentation/scheduler/sched-arch.txt; prevents deadlock on SMP</span>
<span class="cm"> * systems.</span>
<span class="cm"> */</span>
<span class="cp">#define __ARCH_WANT_UNLOCKED_CTXSW</span>

<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_PROCESSOR_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
