A novel approach to design a reversible shifter circuit using DNA.	Tanvir Ahmed,Ankur Sarker,Mohd. Istiaq Sharif,S. M. Mahbubur Rashid,Md. Atiqur Rahman,Hafiz Md. Hasan Babu	10.1109/SOCC.2013.6749697
An efficient approach for designing a reversible fault tolerant n-bit carry look-ahead adder.	Hafiz Md. Hasan Babu,Lafifa Jamal,Nazir Saleheen	10.1109/SOCC.2013.6749668
Design automation flow for voltage adaptive optimum granularity LITHE for sequential circuits.	Venkat Krishnan Balasubramanian,Hao Xu 0010,Ranga Vemuri	10.1109/SOCC.2013.6749715
Treat thy secondary (ALMOST) like thy primary- A fair arbiter in master-slave configuration.	Ballori Banerjee,Jim Vomero	10.1109/SOCC.2013.6749685
Tutorial: Macro-modeling for solving SOC physical design automation problems.	Roman P. Bazylevych,Lubov Bazylevych	10.1109/SOCC.2013.6749707
A generic, scalable reconfiguration infrastructure for sensor networks functionality adaption.	Alexander Biedermann,Boris Dreyer,Sorin A. Huss	10.1109/SOCC.2013.6749705
Equal length routing.	Gerard M. Blair	10.1109/SOCC.2013.6749711
A formalism of the specifications for library development.	Jung Kyu Chae,Paul Mougeat,Jean-Arnaud Francois,Roselyne Chotin-Avot,Habib Mehrez	10.1109/SOCC.2013.6749706
A low cost method to tolerate soft errors in the NoC router control plane.	Changlin Chen,Sorin Dan Cotofana	10.1109/SOCC.2013.6749718
A dual-edged triggered explicit-pulsed level converting flip-flop with a wide operation range.	Mei-Wei Chen,Ming-Hung Chang,Pei-Chen Wu,Yi-Ping Kuo,Chun-Lin Yang,Yuan-Hua Chu,Wei Hwang	10.1109/SOCC.2013.6749667
Light field data processor design for depth estimation using confidence-assisted disparities.	Shih-Chieh Fan Chiang,Po-Hsiang Hsu,Yi-Chang Lu	10.1109/SOCC.2013.6749673
Design of 2×VDD logic gates with only 1×VDD devices in nanoscale CMOS technology.	Po-Yen Chiu,Ming-Dou Ker	10.1109/SOCC.2013.6749656
Morpack Cube: A portable 3D heterogeneous system integration platform.	Chun-Chieh Chiu,Chih-Hsing Lin,Chih-Chyau Yang,Yi-Jun Liu,Ssu-Ying Chen,Jin-Ju Chue,Chih-Ting Kuo,Gang-Neng Sung,Chun-Pin Lin,Chien-Ming Wu,Chun-Ming Huang	10.1109/SOCC.2013.6749687
Plenary speaker: &quot;The pig in the poke? - Strategies to avoid unpleasant surprises with IP on your SoC&quot;.	Carsten Elgert	10.1109/SOCC.2013.6749654
Low-power signal integrity trainings for multi-clock source-synchronous memory systems.	Yuan Fang,Ashok Jaiswal,Klaus Hofmann	10.1109/SOCC.2013.6749709
A comprehensive operand-aware dynamic clock gating scheme for low-power Domino Logic.	Salim Farah,Magdy A. Bayoumi	10.1109/SOCC.2013.6749714
UWB receiver for breast cancer detection: Comparison between two different approaches.	Xiaolu Guo,Mario R. Casu,Mariagrazia Graziano,Maurizio Zamboni	10.1109/SOCC.2013.6749660
Banquet speaker: &quot;The MP3 story and more: Perceptual audio coding from its beginnings to the present&quot;.	Jürgen Herre	10.1109/SOCC.2013.6749675
Tutorial: Digital microfluidic biochips: Towards hardware/software co-design and cyber-physical system integration.	Tsung-Yi Ho,Juinn-Dar Huang,Paul Pop	10.1109/SOCC.2013.6749708
Architecture and circuit design of parallel processing elements for de novo sequence assembly.	Yu-Long Huang,Chun-Shen Liu,Yu-Cheng Li,Yi-Chang Lu	10.1109/SOCC.2013.6749659
PKF: A communication cost reduction schema based on Kalman filter and data prediction for Wireless Sensor Networks.	Yanqiu Huang,Wanli Yu,Alberto García Ortiz	10.1109/SOCC.2013.6749663
Plenary speaker: &quot;Processor-to-memory interface design methodologies for energy and performance efficiencies&quot;.	Bill Huffman	10.1109/SOCC.2013.6749678
DLL-based programmable clock multiplier using differential toggle-pulsed latch.	Chorng-Sii Hwang,Ting-Li Chu,Po-Hsun Chen	10.1109/SOCC.2013.6749694
A wide range programmable duty cycle corrector.	Ashok Jaiswal,Yuan Fang,Kashif Nawaz,Klaus Hofmann	10.1109/SOCC.2013.6749686
An optimal design of a fault tolerant reversible multiplier.	Lafifa Jamal,Md. Mushfiqur Rahman,Hafiz Md. Hasan Babu	10.1109/SOCC.2013.6749657
Noise immunity improvement in the RESET signal of DDR3 SDRAM memory module.	Seung Mo Jung,Jong Hyun Seok,Ho Jin Yoo,Do Hyung Kim 0002,You Keun Han,Woo-Seop Kim,Joo-Sun Choi,Jun Dong Cho	10.1109/SOCC.2013.6749713
Tutorial: Methodology for designing reliable clock networks.	Taewhan Kim	10.1109/SOCC.2013.6749676
A 72dBO 11.43mA novel CMOS regulated cascode TIA for 3.125Gb/s optical communications.	Young-Ho Kim,Sang-Soo Lee	10.1109/SOCC.2013.6749662
Development of advanced diagnostic functions in very high volume automotive sensor applications.	Martin Krey,Daniel Sabotta,Fabian Zahn,Karl-Ragmar Riemschneider,Rasmus Rettig	10.1109/SOCC.2013.6749672
Power aware transformation of bandlimited signals.	Prakash Krishnamoorthy,Ramesh C. Tekumalla	10.1109/SOCC.2013.6749684
Quotient prediction for low power division.	Prakash Krishnamoorthy,Ramesh C. Tekumalla	10.1109/SOCC.2013.6749700
Analysis and implementation of Discrete Wavelet Transform for compressing four-dimensional light field data.	Chun-Liang Kuo,Yang-Yao Lin,Yi-Chang Lu	10.1109/SOCC.2013.6749674
High-level TSV resource sharing and optimization for TSV based 3D IC designs.	Byunghyun Lee,Taewhan Kim	10.1109/SOCC.2013.6749680
A 40nm 1.0Mb 6T pipeline SRAM with digital-based Bit-Line Under-Drive, Three-Step-Up Word-Line, Adaptive Data-Aware Write-Assist with VCS tracking and Adaptive Voltage Detector for boosting control.	Wei-Nan Liao,Nan-Chun Lien,Chi-Shin Chang,Li-Wei Chu,Hao-I Yang,Ching-Te Chuang,Shyh-Jye Jou,Wei Hwang,Ming-Hsien Tu,Huan-Shun Huang,Jian-Hao Wang,Paul-Sen Kan,Yong-Jyun Hu	10.1109/SOCC.2013.6749670
Method for resolving simultaneous same-row access in Dual-Port 8T SRAM with asynchronous dual-clock operation.	Nan-Chun Lien,Ching-Te Chuang,Wen-Rong Wu	10.1109/SOCC.2013.6749669
Latency-optimization synthesis with module selection for digital microfluidic biochips.	Chia-Hung Liu,Kuang-Cheng Liu,Juinn-Dar Huang	10.1109/SOCC.2013.6749681
A disturb-free subthreshold 9T SRAM cell with improved performance and variation tolerance.	Chien-Yu Lu,Ching-Te Chuang	10.1109/SOCC.2013.6749710
A robust medium access mechanism for millimeter-wave Wireless Network-on-Chip architecture.	Naseef Mansoor,Manoj Prashanth Yuvaraj,Amlan Ganguly	10.1109/SOCC.2013.6749716
Real-time efficient FPGA implementation of aes algorithm.	Mazen El Maraghy,Salma Hesham,Mohamed A. Abd El Ghany	10.1109/SOCC.2013.6749688
Tutorial: The uncertain end to silicon.	Andrew Marshall,Karan S. Bhatia	10.1109/SOCC.2013.6749677
Keynote speaker: &quot;The roadway to innovation&quot;.	Ronald M. Martino	10.1109/SOCC.2013.6749653
Sub-10 µW CMOS wake-up receiver IP for green SoC designs.	Heinrich Milosiu,Frank Oehler	10.1109/SOCC.2013.6749666
Adaptive driver with automatic sense and calibration in CMOS 40LP.	Sushrant Monga	10.1109/SOCC.2013.6749665
Design-for-testability automation of mixed-signal integrated circuits.	Sergey G. Mosin	10.1109/SOCC.2013.6749695
SOSoC, a Linux framework for System Optimization using System on Chip.	Olivier Nasrallah,Wolfram Luithardt,Daniel Rossier,Alberto Dassatti,Jerome Stadelmann,Xavier Blanc 0003,Nuria Pazos,Florian Sauser,Serge Monnerat	10.1109/SOCC.2013.6749702
High-performance adaption of ARM processors into Network-on-Chip architectures.	Tung Nguyen,Duy-Hieu Bui,Hai-Phong Phan,Trong-Trinh Dang,Xuan-Tu Tran	10.1109/SOCC.2013.6749691
A new data acquisition design for breast cancer detection system.	Dung Nguyen,Kui Ren 0001,Janet Roveda	10.1109/SOCC.2013.6749661
Sealed mask ROM wafer with 5 mm magnetic resonant coupling for long-term digital data preservation.	Hiroyuki Ochi,Toshihiko Ota,Ataru Yamaoka,Hiromasa Watanabe,Yohei Kondo,Nobuyuki Tokuda,Hiroyuki Taguchi,Taketoshi Matsumoto,Tomoki Akai,Hikaru Kobayashi,Shigeki Imai	10.1109/SOCC.2013.6749698
Finding ground traces using the laplacian of the meshes of the associated graph.	Cristian E. Onete,Maria Cristina C. Onete	10.1109/SOCC.2013.6749712
Plenary speaker: &quot;Visions of future SoC design: Why heterogeneous architectures and power matter&quot;.	Volker Politz	10.1109/SOCC.2013.6749655
ViLoCoN - An ultra-lightweight lossless VLSI video codec.	Shani Rehana,Or Turgeman,Ran Manevich,Avinoam Kolodny	10.1109/SOCC.2013.6749683
Effective signal region based analog mixed signal design considering variations and applications.	Janet Roveda,Dung Nguyen,Linda S. Powers,Kui Ren 0001,Jerrie Fairbanks	10.1109/SOCC.2013.6749693
Coding algorithms for network on a chip.	Ayman A. Salem,Mohamed A. Abd El-Ghany,Klaus Hofmann	10.1109/SOCC.2013.6749690
Implementation and performance analysis of variable latency adders.	Ali Sayyed,Luciano Lavagno,Shah Khalid,Najeeb Ur Rahman	10.1109/SOCC.2013.6749699
Message from conference general chair.	Norbert Schuhmann	10.1109/SOCC.2013.6749645
Advanced clock schemes with dead time techniques for high voltage charge pumps.	Lufei Shen,Klaus Hofmann	10.1109/SOCC.2013.6749682
Sleep transistor design in 28nm CMOS technology.	Kaijian Shi	10.1109/SOCC.2013.6749701
Message from program chairs.	Kaijian Shi,Nagi Naganathan	10.1109/SOCC.2013.6749646
A BCH decoding architecture with mixed parallelization degrees for flash controller applications.	Jens Spinner,Jürgen Freudenberger,Christoph Baumhof,Axel Mehnert,Richard Willems	10.1109/SOCC.2013.6749671
Scalable system map library for address map and data integrity verification.	Prashanth Srinivasa	10.1109/SOCC.2013.6749696
Multiple terminal reduction method.	Goro Suzuki	10.1109/SOCC.2013.6749679
Layout regularity metric as a fast indicator of high variability circuits.	Esraa Swillam,Kareem Madkour,Mohab Anis	10.1109/SOCC.2013.6749658
Rapid prototyping of a portable HW/SW co-design on the virtual zynq platform using SystemC.	Philipp Wehner,Max Ferger,Diana Göhringer,Michael Hübner 0001	10.1109/SOCC.2013.6749704
Novel time-multiplexing bidirectional on-chip network.	Chun-Jen Wei,Yi-Yao Weng,Wen-Chung Tsai,Sao-Jie Chen,Yu Hen Hu	10.1109/SOCC.2013.6749689
Integrated routing and channel arbitration in overlaid mesh WiNoC.	Ruizhe Wu,Dan Zhao	10.1109/SOCC.2013.6749717
A 6Gb/s 40dB burst-mode digitally adaptive equalizer with reference-calibrated overshoot control.	Sheng-Kai You,Po-Hsuan Chang,Chia-Ming Tsai	10.1109/SOCC.2013.6749664
Plenary speaker: &quot;Power-centric timing optimization for low power CPU hardening&quot;.	Jonathan Young	10.1109/SOCC.2013.6749692
An analytical, dynamic, power-performance router model for run-time NoC optimizations.	Davide Zoni,Federico Terraneo,William Fornaciari	10.1109/SOCC.2013.6749703
2013 IEEE International SOC Conference, Erlangen, Germany, September 4-6, 2013	Norbert Schuhmann,Kaijian Shi,Nagi Naganathan	
