

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Wed Nov 27 19:31:32 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34553|  34553|  34553|  34553|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  34552|  34552|      1234|          -|          -|    28|    no    |
        | + Loop 1.1          |   1232|   1232|        44|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1      |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |     12|     12|         4|          -|          -|     3|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.preheader6.0" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%out_h = phi i5 [ 0, %.preheader6.preheader.0 ], [ %out_h_2, %.preheader6.0.loopexit ]" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 10 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_h, -4" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 11 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%out_h_2 = add i5 %out_h, 1" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 13 'add' 'out_h_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %2, label %.preheader5.preheader.0" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 15 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %p_shl5 to i11" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 16 'zext' 'p_shl5_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 17 'bitconcatenate' 'p_shl6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i7 %p_shl6 to i11" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 18 'zext' 'p_shl6_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%tmp_s = sub i11 %p_shl5_cast, %p_shl6_cast" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 19 'sub' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %.preheader5.0" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 20 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 21 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%out_w = phi i5 [ 0, %.preheader5.preheader.0 ], [ %out_w_2, %.preheader5.0.loopexit ]" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 22 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %out_w, -4" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 23 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 24 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.78ns)   --->   "%out_w_2 = add i5 %out_w, 1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 25 'add' 'out_w_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader6.0.loopexit, label %0" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i5 %out_w to i11" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 27 'zext' 'tmp_23_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.63ns)   --->   "%tmp_3 = add i11 %tmp_s, %tmp_23_cast" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 28 'add' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i11 %tmp_3 to i32" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 29 'sext' 'tmp_24_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = zext i32 %tmp_24_cast to i64" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 30 'zext' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_4" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 31 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 32 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 33 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader6.0"   --->   Operation 34 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.51>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%k_h = phi i2 [ 0, %0 ], [ %k_h_1, %.loopexit.loopexit ]" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 35 'phi' 'k_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %k_h, -1" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 36 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 37 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.56ns)   --->   "%k_h_1 = add i2 %k_h, 1" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 38 'add' 'k_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader5.0.loopexit, label %.preheader.preheader.0" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_26_cast2 = zext i2 %k_h to i5" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 40 'zext' 'tmp_26_cast2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.78ns)   --->   "%tmp_5 = add i5 %tmp_26_cast2, %out_h" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 41 'add' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_5, i5 0)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 42 'bitconcatenate' 'p_shl8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i10 %p_shl8 to i11" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 43 'zext' 'p_shl8_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_5, i1 false)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 44 'bitconcatenate' 'p_shl9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i6 %p_shl9 to i11" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 45 'zext' 'p_shl9_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.73ns)   --->   "%tmp_6 = sub i11 %p_shl8_cast, %p_shl9_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 46 'sub' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 47 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %p_shl7 to i5" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 48 'zext' 'p_shl7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%tmp_7 = sub i5 %p_shl7_cast, %tmp_26_cast2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 49 'sub' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.76ns)   --->   "br label %.preheader.0" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 50 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader5.0"   --->   Operation 51 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%k_w = phi i2 [ %k_w_1, %1 ], [ 0, %.preheader.preheader.0 ]" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 52 'phi' 'k_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %k_w, -1" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 53 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 54 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.56ns)   --->   "%k_w_1 = add i2 %k_w, 1" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 55 'add' 'k_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i2 %k_w to i5" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 57 'zext' 'tmp_31_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.78ns)   --->   "%tmp = add i5 %out_w, %tmp_31_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 58 'add' 'tmp' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %tmp to i11" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 59 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.63ns)   --->   "%tmp_8 = add i11 %tmp_cast, %tmp_6" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 60 'add' 'tmp_8' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i11 %tmp_8 to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 61 'sext' 'tmp_32_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = zext i32 %tmp_32_cast to i64" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 62 'zext' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_9" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 63 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 64 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 65 [1/1] (1.78ns)   --->   "%tmp_1 = add i5 %tmp_7, %tmp_31_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 65 'add' 'tmp_1' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i5 %tmp_1 to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 66 'sext' 'tmp_35_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = zext i32 %tmp_35_cast to i64" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 67 'zext' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_1 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %tmp_2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 68 'getelementptr' 'SeparableConv2D_0_w_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 69 'load' 'SeparableConv2D_0_w_2' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 70 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 71 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 71 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 72 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 72 'load' 'SeparableConv2D_0_w_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i16 %input_load to i30" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 73 'sext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i15 %SeparableConv2D_0_w_2 to i30" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 74 'sext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_10 = mul i30 %tmp_34_cast, %tmp_37_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 75 'mul' 'tmp_10' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_10, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 76 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 77 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 8 <SV = 7> <Delay = 8.58>
ST_8 : Operation 78 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 78 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 79 [1/1] (2.07ns)   --->   "%tmp_12 = add i16 %output_load, %tmp_11" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 79 'add' 'tmp_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (3.25ns)   --->   "store i16 %tmp_12, i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 80 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader.0" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9            (br               ) [ 011111111]
out_h                 (phi              ) [ 001011111]
exitcond3             (icmp             ) [ 001111111]
empty                 (speclooptripcount) [ 000000000]
out_h_2               (add              ) [ 011111111]
StgValue_14           (br               ) [ 000000000]
p_shl5                (bitconcatenate   ) [ 000000000]
p_shl5_cast           (zext             ) [ 000000000]
p_shl6                (bitconcatenate   ) [ 000000000]
p_shl6_cast           (zext             ) [ 000000000]
tmp_s                 (sub              ) [ 000111111]
StgValue_20           (br               ) [ 001111111]
StgValue_21           (ret              ) [ 000000000]
out_w                 (phi              ) [ 000101111]
exitcond2             (icmp             ) [ 001111111]
empty_17              (speclooptripcount) [ 000000000]
out_w_2               (add              ) [ 001111111]
StgValue_26           (br               ) [ 000000000]
tmp_23_cast           (zext             ) [ 000000000]
tmp_3                 (add              ) [ 000000000]
tmp_24_cast           (sext             ) [ 000000000]
tmp_4                 (zext             ) [ 000000000]
output_addr           (getelementptr    ) [ 000011111]
StgValue_32           (store            ) [ 000000000]
StgValue_33           (br               ) [ 001111111]
StgValue_34           (br               ) [ 011111111]
k_h                   (phi              ) [ 000010000]
exitcond1             (icmp             ) [ 001111111]
empty_18              (speclooptripcount) [ 000000000]
k_h_1                 (add              ) [ 001111111]
StgValue_39           (br               ) [ 000000000]
tmp_26_cast2          (zext             ) [ 000000000]
tmp_5                 (add              ) [ 000000000]
p_shl8                (bitconcatenate   ) [ 000000000]
p_shl8_cast           (zext             ) [ 000000000]
p_shl9                (bitconcatenate   ) [ 000000000]
p_shl9_cast           (zext             ) [ 000000000]
tmp_6                 (sub              ) [ 000001111]
p_shl7                (bitconcatenate   ) [ 000000000]
p_shl7_cast           (zext             ) [ 000000000]
tmp_7                 (sub              ) [ 000001111]
StgValue_50           (br               ) [ 001111111]
StgValue_51           (br               ) [ 001111111]
k_w                   (phi              ) [ 000001000]
exitcond              (icmp             ) [ 001111111]
empty_19              (speclooptripcount) [ 000000000]
k_w_1                 (add              ) [ 001111111]
StgValue_56           (br               ) [ 000000000]
tmp_31_cast           (zext             ) [ 000000000]
tmp                   (add              ) [ 000000000]
tmp_cast              (zext             ) [ 000000000]
tmp_8                 (add              ) [ 000000000]
tmp_32_cast           (sext             ) [ 000000000]
tmp_9                 (zext             ) [ 000000000]
input_addr            (getelementptr    ) [ 000000100]
tmp_1                 (add              ) [ 000000000]
tmp_35_cast           (sext             ) [ 000000000]
tmp_2                 (zext             ) [ 000000000]
SeparableConv2D_0_w_1 (getelementptr    ) [ 000000100]
StgValue_70           (br               ) [ 001111111]
input_load            (load             ) [ 000000010]
SeparableConv2D_0_w_2 (load             ) [ 000000010]
tmp_34_cast           (sext             ) [ 000000000]
tmp_37_cast           (sext             ) [ 000000000]
tmp_10                (mul              ) [ 000000000]
tmp_11                (partselect       ) [ 000000001]
output_load           (load             ) [ 000000000]
tmp_12                (add              ) [ 000000000]
StgValue_80           (store            ) [ 000000000]
StgValue_81           (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="output_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="14" slack="0"/>
<pin id="53" dir="0" index="1" bw="16" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_32/3 output_load/7 StgValue_80/8 "/>
</bind>
</comp>

<comp id="58" class="1004" name="input_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="14" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="SeparableConv2D_0_w_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="15" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_1/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_w_2/5 "/>
</bind>
</comp>

<comp id="84" class="1005" name="out_h_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="1"/>
<pin id="86" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="out_h_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="out_w_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="1"/>
<pin id="98" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="out_w_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="5" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="k_h_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="1"/>
<pin id="110" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_h (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="k_h_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="2" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_h/4 "/>
</bind>
</comp>

<comp id="119" class="1005" name="k_w_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="1"/>
<pin id="121" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_w (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="k_w_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_w/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="exitcond3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="out_h_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_shl5_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="5" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_shl5_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_shl6_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_shl6_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="0"/>
<pin id="169" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exitcond2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="out_w_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_23_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_24_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="exitcond1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="k_h_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_h_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_26_cast2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast2/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="2"/>
<pin id="221" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_shl8_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_shl8_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_shl9_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_shl9_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_6_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_shl7_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="2" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_shl7_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="2" slack="0"/>
<pin id="269" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="exitcond_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="k_w_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_w_1/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_31_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="2"/>
<pin id="290" dir="0" index="1" bw="2" slack="0"/>
<pin id="291" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_8_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="11" slack="1"/>
<pin id="301" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_32_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_9_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="1"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_35_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_34_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34_cast/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_37_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="15" slack="1"/>
<pin id="331" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_11_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="30" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="0" index="3" bw="6" slack="0"/>
<pin id="337" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_12_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="1"/>
<pin id="344" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="347" class="1007" name="tmp_10_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="15" slack="0"/>
<pin id="350" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="357" class="1005" name="out_h_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_s_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="1"/>
<pin id="364" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="370" class="1005" name="out_w_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="375" class="1005" name="output_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="14" slack="4"/>
<pin id="377" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="k_h_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_h_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_6_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="1"/>
<pin id="390" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_7_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="1"/>
<pin id="395" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="401" class="1005" name="k_w_1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_w_1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="input_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="14" slack="1"/>
<pin id="408" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="SeparableConv2D_0_w_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="input_load_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="1"/>
<pin id="418" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="421" class="1005" name="SeparableConv2D_0_w_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="1"/>
<pin id="423" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_11_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="1"/>
<pin id="428" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="22" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="88" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="88" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="88" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="88" pin="4"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="150" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="100" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="100" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="100" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="188" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="206"><net_src comp="112" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="112" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="112" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="84" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="218" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="232" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="112" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="214" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="123" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="123" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="123" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="96" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="316"><net_src comp="284" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="51" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="341" pin="2"/><net_sink comp="51" pin=1"/></net>

<net id="351"><net_src comp="326" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="329" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="347" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="360"><net_src comp="136" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="365"><net_src comp="166" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="373"><net_src comp="178" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="378"><net_src comp="44" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="386"><net_src comp="208" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="391"><net_src comp="248" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="396"><net_src comp="266" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="404"><net_src comp="278" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="409"><net_src comp="58" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="414"><net_src comp="71" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="419"><net_src comp="65" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="424"><net_src comp="78" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="429"><net_src comp="332" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="341" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 8 }
 - Input state : 
	Port: depthwise_conv2d_fix : input_r | {5 6 }
	Port: depthwise_conv2d_fix : output_r | {7 8 }
	Port: depthwise_conv2d_fix : SeparableConv2D_0_w_s | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		out_h_2 : 1
		StgValue_14 : 2
		p_shl5 : 1
		p_shl5_cast : 2
		p_shl6 : 1
		p_shl6_cast : 2
		tmp_s : 3
	State 3
		exitcond2 : 1
		out_w_2 : 1
		StgValue_26 : 2
		tmp_23_cast : 1
		tmp_3 : 2
		tmp_24_cast : 3
		tmp_4 : 4
		output_addr : 5
		StgValue_32 : 6
	State 4
		exitcond1 : 1
		k_h_1 : 1
		StgValue_39 : 2
		tmp_26_cast2 : 1
		tmp_5 : 2
		p_shl8 : 3
		p_shl8_cast : 4
		p_shl9 : 3
		p_shl9_cast : 4
		tmp_6 : 5
		p_shl7 : 1
		p_shl7_cast : 2
		tmp_7 : 3
	State 5
		exitcond : 1
		k_w_1 : 1
		StgValue_56 : 2
		tmp_31_cast : 1
		tmp : 2
		tmp_cast : 3
		tmp_8 : 4
		tmp_32_cast : 5
		tmp_9 : 6
		input_addr : 7
		input_load : 8
		tmp_1 : 2
		tmp_35_cast : 3
		tmp_2 : 4
		SeparableConv2D_0_w_1 : 5
		SeparableConv2D_0_w_2 : 6
	State 6
	State 7
		tmp_10 : 1
		tmp_11 : 2
	State 8
		tmp_12 : 1
		StgValue_80 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |    out_h_2_fu_136   |    0    |    0    |    15   |
|          |    out_w_2_fu_178   |    0    |    0    |    15   |
|          |     tmp_3_fu_188    |    0    |    0    |    13   |
|          |     k_h_1_fu_208    |    0    |    0    |    10   |
|    add   |     tmp_5_fu_218    |    0    |    0    |    15   |
|          |     k_w_1_fu_278    |    0    |    0    |    10   |
|          |      tmp_fu_288     |    0    |    0    |    15   |
|          |     tmp_8_fu_298    |    0    |    0    |    13   |
|          |     tmp_1_fu_312    |    0    |    0    |    15   |
|          |    tmp_12_fu_341    |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_166    |    0    |    0    |    14   |
|    sub   |     tmp_6_fu_248    |    0    |    0    |    14   |
|          |     tmp_7_fu_266    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond3_fu_130  |    0    |    0    |    11   |
|   icmp   |   exitcond2_fu_172  |    0    |    0    |    11   |
|          |   exitcond1_fu_202  |    0    |    0    |    8    |
|          |   exitcond_fu_272   |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    mul   |    tmp_10_fu_347    |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    p_shl5_fu_142    |    0    |    0    |    0    |
|          |    p_shl6_fu_154    |    0    |    0    |    0    |
|bitconcatenate|    p_shl8_fu_224    |    0    |    0    |    0    |
|          |    p_shl9_fu_236    |    0    |    0    |    0    |
|          |    p_shl7_fu_254    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  p_shl5_cast_fu_150 |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_162 |    0    |    0    |    0    |
|          |  tmp_23_cast_fu_184 |    0    |    0    |    0    |
|          |     tmp_4_fu_197    |    0    |    0    |    0    |
|          | tmp_26_cast2_fu_214 |    0    |    0    |    0    |
|   zext   |  p_shl8_cast_fu_232 |    0    |    0    |    0    |
|          |  p_shl9_cast_fu_244 |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_262 |    0    |    0    |    0    |
|          |  tmp_31_cast_fu_284 |    0    |    0    |    0    |
|          |   tmp_cast_fu_294   |    0    |    0    |    0    |
|          |     tmp_9_fu_307    |    0    |    0    |    0    |
|          |     tmp_2_fu_321    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_24_cast_fu_193 |    0    |    0    |    0    |
|          |  tmp_32_cast_fu_303 |    0    |    0    |    0    |
|   sext   |  tmp_35_cast_fu_317 |    0    |    0    |    0    |
|          |  tmp_34_cast_fu_326 |    0    |    0    |    0    |
|          |  tmp_37_cast_fu_329 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_11_fu_332    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   223   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_0_w_1_reg_411|    4   |
|SeparableConv2D_0_w_2_reg_421|   15   |
|      input_addr_reg_406     |   14   |
|      input_load_reg_416     |   16   |
|        k_h_1_reg_383        |    2   |
|         k_h_reg_108         |    2   |
|        k_w_1_reg_401        |    2   |
|         k_w_reg_119         |    2   |
|       out_h_2_reg_357       |    5   |
|         out_h_reg_84        |    5   |
|       out_w_2_reg_370       |    5   |
|         out_w_reg_96        |    5   |
|     output_addr_reg_375     |   14   |
|        tmp_11_reg_426       |   16   |
|        tmp_6_reg_388        |   11   |
|        tmp_7_reg_393        |    5   |
|        tmp_s_reg_362        |   11   |
+-----------------------------+--------+
|            Total            |   134  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_51 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_65 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   4  |    8   ||    9    |
|   out_h_reg_84   |  p0  |   2  |   5  |   10   ||    9    |
|   out_w_reg_96   |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   116  ||  10.614 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   223  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   134  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   134  |   277  |
+-----------+--------+--------+--------+--------+
