// Seed: 160116469
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    input tri1 id_5
    , id_25,
    input wand id_6,
    input uwire id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    input wire id_13,
    output tri1 id_14,
    input uwire id_15
    , id_26, id_27,
    input supply1 id_16,
    output tri1 id_17,
    input supply1 id_18,
    input wand id_19,
    input wor id_20,
    input supply0 id_21,
    input wand void id_22,
    input wor id_23
);
  assign id_10 = id_23;
  assign id_17 = id_22;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd3,
    parameter id_4 = 32'd0
) (
    input  uwire _id_0#(._id_4({1, -1})),
    input  uwire id_1,
    output wire  id_2
);
  wire [id_4 : id_0] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_2 = -1;
  logic [7:0] id_7[id_4 : -1 'b0];
  assign id_5 = id_7[-1];
endmodule
