#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2198620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21987b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x21a2420 .functor NOT 1, L_0x21cc230, C4<0>, C4<0>, C4<0>;
L_0x21cbf90 .functor XOR 1, L_0x21cbe30, L_0x21cbef0, C4<0>, C4<0>;
L_0x21cc120 .functor XOR 1, L_0x21cbf90, L_0x21cc050, C4<0>, C4<0>;
v0x21c8930_0 .net *"_ivl_10", 0 0, L_0x21cc050;  1 drivers
v0x21c8a30_0 .net *"_ivl_12", 0 0, L_0x21cc120;  1 drivers
v0x21c8b10_0 .net *"_ivl_2", 0 0, L_0x21ca7c0;  1 drivers
v0x21c8bd0_0 .net *"_ivl_4", 0 0, L_0x21cbe30;  1 drivers
v0x21c8cb0_0 .net *"_ivl_6", 0 0, L_0x21cbef0;  1 drivers
v0x21c8de0_0 .net *"_ivl_8", 0 0, L_0x21cbf90;  1 drivers
v0x21c8ec0_0 .net "a", 0 0, v0x21c5c50_0;  1 drivers
v0x21c8f60_0 .net "b", 0 0, v0x21c5cf0_0;  1 drivers
v0x21c9000_0 .net "c", 0 0, v0x21c5d90_0;  1 drivers
v0x21c90a0_0 .var "clk", 0 0;
v0x21c9140_0 .net "d", 0 0, v0x21c5ed0_0;  1 drivers
v0x21c91e0_0 .net "q_dut", 0 0, L_0x21cbbc0;  1 drivers
v0x21c9280_0 .net "q_ref", 0 0, L_0x21a2490;  1 drivers
v0x21c9320_0 .var/2u "stats1", 159 0;
v0x21c93c0_0 .var/2u "strobe", 0 0;
v0x21c9460_0 .net "tb_match", 0 0, L_0x21cc230;  1 drivers
v0x21c9520_0 .net "tb_mismatch", 0 0, L_0x21a2420;  1 drivers
v0x21c95e0_0 .net "wavedrom_enable", 0 0, v0x21c5fc0_0;  1 drivers
v0x21c9680_0 .net "wavedrom_title", 511 0, v0x21c6060_0;  1 drivers
L_0x21ca7c0 .concat [ 1 0 0 0], L_0x21a2490;
L_0x21cbe30 .concat [ 1 0 0 0], L_0x21a2490;
L_0x21cbef0 .concat [ 1 0 0 0], L_0x21cbbc0;
L_0x21cc050 .concat [ 1 0 0 0], L_0x21a2490;
L_0x21cc230 .cmp/eeq 1, L_0x21ca7c0, L_0x21cc120;
S_0x2198940 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x21987b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2184ea0 .functor OR 1, v0x21c5c50_0, v0x21c5cf0_0, C4<0>, C4<0>;
L_0x21990a0 .functor OR 1, v0x21c5d90_0, v0x21c5ed0_0, C4<0>, C4<0>;
L_0x21a2490 .functor AND 1, L_0x2184ea0, L_0x21990a0, C4<1>, C4<1>;
v0x21a2690_0 .net *"_ivl_0", 0 0, L_0x2184ea0;  1 drivers
v0x21a2730_0 .net *"_ivl_2", 0 0, L_0x21990a0;  1 drivers
v0x2184ff0_0 .net "a", 0 0, v0x21c5c50_0;  alias, 1 drivers
v0x2185090_0 .net "b", 0 0, v0x21c5cf0_0;  alias, 1 drivers
v0x21c50d0_0 .net "c", 0 0, v0x21c5d90_0;  alias, 1 drivers
v0x21c51e0_0 .net "d", 0 0, v0x21c5ed0_0;  alias, 1 drivers
v0x21c52a0_0 .net "q", 0 0, L_0x21a2490;  alias, 1 drivers
S_0x21c5400 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x21987b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x21c5c50_0 .var "a", 0 0;
v0x21c5cf0_0 .var "b", 0 0;
v0x21c5d90_0 .var "c", 0 0;
v0x21c5e30_0 .net "clk", 0 0, v0x21c90a0_0;  1 drivers
v0x21c5ed0_0 .var "d", 0 0;
v0x21c5fc0_0 .var "wavedrom_enable", 0 0;
v0x21c6060_0 .var "wavedrom_title", 511 0;
E_0x21935c0/0 .event negedge, v0x21c5e30_0;
E_0x21935c0/1 .event posedge, v0x21c5e30_0;
E_0x21935c0 .event/or E_0x21935c0/0, E_0x21935c0/1;
E_0x2193810 .event posedge, v0x21c5e30_0;
E_0x217d9f0 .event negedge, v0x21c5e30_0;
S_0x21c5750 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x21c5400;
 .timescale -12 -12;
v0x21c5950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21c5a50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x21c5400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21c61c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x21987b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x21c99b0 .functor NOT 1, v0x21c5c50_0, C4<0>, C4<0>, C4<0>;
L_0x21c9a40 .functor NOT 1, v0x21c5cf0_0, C4<0>, C4<0>, C4<0>;
L_0x21c9ad0 .functor AND 1, L_0x21c99b0, L_0x21c9a40, C4<1>, C4<1>;
L_0x21c9b40 .functor NOT 1, v0x21c5d90_0, C4<0>, C4<0>, C4<0>;
L_0x21c9be0 .functor AND 1, L_0x21c9ad0, L_0x21c9b40, C4<1>, C4<1>;
L_0x21c9cf0 .functor AND 1, L_0x21c9be0, v0x21c5ed0_0, C4<1>, C4<1>;
L_0x21c9df0 .functor NOT 1, v0x21c5c50_0, C4<0>, C4<0>, C4<0>;
L_0x21c9e60 .functor NOT 1, v0x21c5cf0_0, C4<0>, C4<0>, C4<0>;
L_0x21c9f20 .functor AND 1, L_0x21c9df0, L_0x21c9e60, C4<1>, C4<1>;
L_0x21ca030 .functor AND 1, L_0x21c9f20, v0x21c5d90_0, C4<1>, C4<1>;
L_0x21ca150 .functor NOT 1, v0x21c5ed0_0, C4<0>, C4<0>, C4<0>;
L_0x21ca1c0 .functor AND 1, L_0x21ca030, L_0x21ca150, C4<1>, C4<1>;
L_0x21ca2f0 .functor OR 1, L_0x21c9cf0, L_0x21ca1c0, C4<0>, C4<0>;
L_0x21ca400 .functor NOT 1, v0x21c5c50_0, C4<0>, C4<0>, C4<0>;
L_0x21ca280 .functor AND 1, L_0x21ca400, v0x21c5cf0_0, C4<1>, C4<1>;
L_0x21ca540 .functor NOT 1, v0x21c5d90_0, C4<0>, C4<0>, C4<0>;
L_0x21ca640 .functor AND 1, L_0x21ca280, L_0x21ca540, C4<1>, C4<1>;
L_0x21ca750 .functor NOT 1, v0x21c5ed0_0, C4<0>, C4<0>, C4<0>;
L_0x21ca860 .functor AND 1, L_0x21ca640, L_0x21ca750, C4<1>, C4<1>;
L_0x21ca970 .functor OR 1, L_0x21ca2f0, L_0x21ca860, C4<0>, C4<0>;
L_0x21cab30 .functor NOT 1, v0x21c5c50_0, C4<0>, C4<0>, C4<0>;
L_0x21cacb0 .functor AND 1, L_0x21cab30, v0x21c5cf0_0, C4<1>, C4<1>;
L_0x21caf40 .functor AND 1, L_0x21cacb0, v0x21c5d90_0, C4<1>, C4<1>;
L_0x21cb110 .functor AND 1, L_0x21caf40, v0x21c5ed0_0, C4<1>, C4<1>;
L_0x21cb3b0 .functor OR 1, L_0x21ca970, L_0x21cb110, C4<0>, C4<0>;
L_0x21cb4c0 .functor NOT 1, v0x21c5cf0_0, C4<0>, C4<0>, C4<0>;
L_0x21cb610 .functor AND 1, v0x21c5c50_0, L_0x21cb4c0, C4<1>, C4<1>;
L_0x21cb6d0 .functor NOT 1, v0x21c5d90_0, C4<0>, C4<0>, C4<0>;
L_0x21cb830 .functor AND 1, L_0x21cb610, L_0x21cb6d0, C4<1>, C4<1>;
L_0x21cb940 .functor NOT 1, v0x21c5ed0_0, C4<0>, C4<0>, C4<0>;
L_0x21cbab0 .functor AND 1, L_0x21cb830, L_0x21cb940, C4<1>, C4<1>;
L_0x21cbbc0 .functor OR 1, L_0x21cb3b0, L_0x21cbab0, C4<0>, C4<0>;
v0x21c64b0_0 .net *"_ivl_0", 0 0, L_0x21c99b0;  1 drivers
v0x21c6590_0 .net *"_ivl_10", 0 0, L_0x21c9cf0;  1 drivers
v0x21c6670_0 .net *"_ivl_12", 0 0, L_0x21c9df0;  1 drivers
v0x21c6760_0 .net *"_ivl_14", 0 0, L_0x21c9e60;  1 drivers
v0x21c6840_0 .net *"_ivl_16", 0 0, L_0x21c9f20;  1 drivers
v0x21c6970_0 .net *"_ivl_18", 0 0, L_0x21ca030;  1 drivers
v0x21c6a50_0 .net *"_ivl_2", 0 0, L_0x21c9a40;  1 drivers
v0x21c6b30_0 .net *"_ivl_20", 0 0, L_0x21ca150;  1 drivers
v0x21c6c10_0 .net *"_ivl_22", 0 0, L_0x21ca1c0;  1 drivers
v0x21c6cf0_0 .net *"_ivl_24", 0 0, L_0x21ca2f0;  1 drivers
v0x21c6dd0_0 .net *"_ivl_26", 0 0, L_0x21ca400;  1 drivers
v0x21c6eb0_0 .net *"_ivl_28", 0 0, L_0x21ca280;  1 drivers
v0x21c6f90_0 .net *"_ivl_30", 0 0, L_0x21ca540;  1 drivers
v0x21c7070_0 .net *"_ivl_32", 0 0, L_0x21ca640;  1 drivers
v0x21c7150_0 .net *"_ivl_34", 0 0, L_0x21ca750;  1 drivers
v0x21c7230_0 .net *"_ivl_36", 0 0, L_0x21ca860;  1 drivers
v0x21c7310_0 .net *"_ivl_38", 0 0, L_0x21ca970;  1 drivers
v0x21c73f0_0 .net *"_ivl_4", 0 0, L_0x21c9ad0;  1 drivers
v0x21c74d0_0 .net *"_ivl_40", 0 0, L_0x21cab30;  1 drivers
v0x21c75b0_0 .net *"_ivl_42", 0 0, L_0x21cacb0;  1 drivers
v0x21c7690_0 .net *"_ivl_44", 0 0, L_0x21caf40;  1 drivers
v0x21c7770_0 .net *"_ivl_46", 0 0, L_0x21cb110;  1 drivers
v0x21c7850_0 .net *"_ivl_48", 0 0, L_0x21cb3b0;  1 drivers
v0x21c7930_0 .net *"_ivl_50", 0 0, L_0x21cb4c0;  1 drivers
v0x21c7a10_0 .net *"_ivl_52", 0 0, L_0x21cb610;  1 drivers
v0x21c7af0_0 .net *"_ivl_54", 0 0, L_0x21cb6d0;  1 drivers
v0x21c7bd0_0 .net *"_ivl_56", 0 0, L_0x21cb830;  1 drivers
v0x21c7cb0_0 .net *"_ivl_58", 0 0, L_0x21cb940;  1 drivers
v0x21c7d90_0 .net *"_ivl_6", 0 0, L_0x21c9b40;  1 drivers
v0x21c7e70_0 .net *"_ivl_60", 0 0, L_0x21cbab0;  1 drivers
v0x21c7f50_0 .net *"_ivl_8", 0 0, L_0x21c9be0;  1 drivers
v0x21c8030_0 .net "a", 0 0, v0x21c5c50_0;  alias, 1 drivers
v0x21c80d0_0 .net "b", 0 0, v0x21c5cf0_0;  alias, 1 drivers
v0x21c83d0_0 .net "c", 0 0, v0x21c5d90_0;  alias, 1 drivers
v0x21c84c0_0 .net "d", 0 0, v0x21c5ed0_0;  alias, 1 drivers
v0x21c85b0_0 .net "q", 0 0, L_0x21cbbc0;  alias, 1 drivers
S_0x21c8710 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x21987b0;
 .timescale -12 -12;
E_0x2193360 .event anyedge, v0x21c93c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21c93c0_0;
    %nor/r;
    %assign/vec4 v0x21c93c0_0, 0;
    %wait E_0x2193360;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21c5400;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c5ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5cf0_0, 0;
    %assign/vec4 v0x21c5c50_0, 0;
    %wait E_0x217d9f0;
    %wait E_0x2193810;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c5ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5cf0_0, 0;
    %assign/vec4 v0x21c5c50_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21935c0;
    %load/vec4 v0x21c5c50_0;
    %load/vec4 v0x21c5cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21c5d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21c5ed0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21c5ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5cf0_0, 0;
    %assign/vec4 v0x21c5c50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21c5a50;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21935c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x21c5ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21c5cf0_0, 0;
    %assign/vec4 v0x21c5c50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x21987b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c90a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21c93c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x21987b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x21c90a0_0;
    %inv;
    %store/vec4 v0x21c90a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x21987b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21c5e30_0, v0x21c9520_0, v0x21c8ec0_0, v0x21c8f60_0, v0x21c9000_0, v0x21c9140_0, v0x21c9280_0, v0x21c91e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x21987b0;
T_7 ;
    %load/vec4 v0x21c9320_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x21c9320_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21c9320_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x21c9320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21c9320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21c9320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21c9320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x21987b0;
T_8 ;
    %wait E_0x21935c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21c9320_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c9320_0, 4, 32;
    %load/vec4 v0x21c9460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x21c9320_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c9320_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21c9320_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c9320_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x21c9280_0;
    %load/vec4 v0x21c9280_0;
    %load/vec4 v0x21c91e0_0;
    %xor;
    %load/vec4 v0x21c9280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x21c9320_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c9320_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x21c9320_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21c9320_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/circuit3/iter0/response4/top_module.sv";
