0.6
2016.4
Dec 14 2016
22:45:39
/home/siqingxu/Desktop/Comp541/Comp541/Lab1/Lab1.sim/sim_2/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab1/Lab1.srcs/sim_2/new/fulladder_test.sv,1484496670,systemVerilog,,,,fullfadder_test,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab1/Lab1.srcs/sources_1/new/fulladder.sv,1484496073,systemVerilog,,,,fulladder,,,,,,,,
