{
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "isWrong",
        "isWrongTester",
        "BCDtoSevenSegment",
        "BCDtoSevenSegment_test",
        "typeMiss",
        "typeMissTester",
        "shipHit",
        "shiphit_test",
        "isHit",
        "isHitTester",
        "isBomb",
        "isBombTester",
        "ChipInterface"
    ],
    "MlibObjs": {},
    "PrevCompiledModules": {
        "isHit": {
            "TsN5M_d": {
                "mode": 4,
                "bytes": 18032,
                "mod": "isHit",
                "out": "TsN5M_d.o",
                "archive": "archive.18/_3755_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "mode": 4,
                "bytes": 29004,
                "mod": "std",
                "out": "reYIK_d.o",
                "archive": "archive.18/_3755_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mode": 4,
                "bytes": 7336,
                "mod": "...MASTER...",
                "out": "amcQw_d.o",
                "archive": "archive.18/_3755_archive_1.a"
            }
        },
        "isBombTester": {
            "D8jRU_d": {
                "mode": 4,
                "bytes": 31398,
                "mod": "isBombTester",
                "out": "D8jRU_d.o",
                "archive": "archive.18/_3755_archive_1.a"
            }
        }
    },
    "CompileStrategy": "fullobj",
    "CompileProcesses": [
        "cgproc.3755.json"
    ],
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "typeMissTester": [
            "typeMissTester",
            "d9GSv",
            "module"
        ],
        "isHitTester": [
            "isHitTester",
            "azIL0",
            "module"
        ],
        "typeMiss": [
            "typeMiss",
            "c4W1f",
            "module"
        ],
        "isWrong": [
            "isWrong",
            "hvMcZ",
            "module"
        ],
        "BCDtoSevenSegment_test": [
            "BCDtoSevenSegment_test",
            "ggRx6",
            "module"
        ],
        "ChipInterface": [
            "ChipInterface",
            "VHM6x",
            "module"
        ],
        "isWrongTester": [
            "isWrongTester",
            "ahaet",
            "module"
        ],
        "shipHit": [
            "shipHit",
            "LKbQB",
            "module"
        ],
        "BCDtoSevenSegment": [
            "BCDtoSevenSegment",
            "kuSVi",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "shiphit_test": [
            "shiphit_test",
            "TbST5",
            "module"
        ],
        "isHit": [
            "isHit",
            "TsN5M",
            "module"
        ],
        "isBombTester": [
            "isBombTester",
            "D8jRU",
            "module"
        ],
        "isBomb": [
            "isBomb",
            "SA3Kx",
            "module"
        ]
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 64349
    },
    "Misc": {
        "archive_dir": "archive.18",
        "daidir_abs": "/afs/andrew.cmu.edu/usr2/vrajmoha/private/18240/lab3/240_lab_3/simv.daidir",
        "cwd": "/afs/andrew.cmu.edu/usr2/vrajmoha/private/18240/lab3/240_lab_3",
        "csrc": "csrc",
        "csrc_abs": "/afs/andrew.cmu.edu/usr2/vrajmoha/private/18240/lab3/240_lab_3/csrc",
        "default_output_dir": "csrc",
        "daidir": "simv.daidir"
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "stat": {
        "nMops": 5611
    },
    "CompileStatus": "Successful"
}