[2025-09-17 18:15:15] START suite=cs trace=streaming_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2923826 heartbeat IPC: 3.42 cumulative IPC: 3.42 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5667221 heartbeat IPC: 3.645 cumulative IPC: 3.529 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5667221 cumulative IPC: 3.529 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5667221 cumulative IPC: 3.529 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 20476616 heartbeat IPC: 0.6752 cumulative IPC: 0.6752 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 36350025 heartbeat IPC: 0.63 cumulative IPC: 0.6518 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 53137593 heartbeat IPC: 0.5957 cumulative IPC: 0.632 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 71062149 heartbeat IPC: 0.5579 cumulative IPC: 0.6117 (Simulation time: 00 hr 07 min 42 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 89164205 heartbeat IPC: 0.5524 cumulative IPC: 0.5988 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 107978474 heartbeat IPC: 0.5315 cumulative IPC: 0.5864 (Simulation time: 00 hr 10 min 52 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 127260541 heartbeat IPC: 0.5186 cumulative IPC: 0.5757 (Simulation time: 00 hr 12 min 36 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 146483647 heartbeat IPC: 0.5202 cumulative IPC: 0.5681 (Simulation time: 00 hr 14 min 27 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 165802889 heartbeat IPC: 0.5176 cumulative IPC: 0.562 (Simulation time: 00 hr 16 min 10 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 179651736 cumulative IPC: 0.5566 (Simulation time: 00 hr 17 min 54 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 179651736 cumulative IPC: 0.5566 (Simulation time: 00 hr 17 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5566 instructions: 100000004 cycles: 179651736
CPU 0 Branch Prediction Accuracy: 99.5% MPKI: 0.09402 Average ROB Occupancy at Mispredict: 7206
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00651
BRANCH_INDIRECT: 0.07313
BRANCH_CONDITIONAL: 0.01438
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 291027
LQ_STALL: 0
SQ_STALL: 39690


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 159.4944
REPLAY_LOAD: 103.60766
NON_REPLAY_LOAD: 85.69868

== Total ==
ADDR_TRANS: 85489
REPLAY_LOAD: 108270
NON_REPLAY_LOAD: 97268

== Counts ==
ADDR_TRANS: 536
REPLAY_LOAD: 1045
NON_REPLAY_LOAD: 1135

cpu0->cpu0_STLB TOTAL        ACCESS:    1683558 HIT:    1644907 MISS:      38651 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1683558 HIT:    1644907 MISS:      38651 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 358.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6192534 HIT:    5107483 MISS:    1085051 MSHR_MERGE:     380042
cpu0->cpu0_L2C LOAD         ACCESS:    4739661 HIT:    4474753 MISS:     264908 MSHR_MERGE:      45382
cpu0->cpu0_L2C RFO          ACCESS:     289818 HIT:      86520 MISS:     203298 MSHR_MERGE:          5
cpu0->cpu0_L2C PREFETCH     ACCESS:     650411 HIT:     115866 MISS:     534545 MSHR_MERGE:     334655
cpu0->cpu0_L2C WRITE        ACCESS:     426258 HIT:     424325 MISS:       1933 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      86386 HIT:       6019 MISS:      80367 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     465572 ISSUED:     465572 USEFUL:      81534 USELESS:      60754
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 88.88 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13443591 HIT:    8492276 MISS:    4951315 MSHR_MERGE:     756129
cpu0->cpu0_L1I LOAD         ACCESS:   13443591 HIT:    8492276 MISS:    4951315 MSHR_MERGE:     756129
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.59 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26634360 HIT:   23593845 MISS:    3040515 MSHR_MERGE:    1934962
cpu0->cpu0_L1D LOAD         ACCESS:   14401096 HIT:   13500452 MISS:     900644 MSHR_MERGE:     356165
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3142792 HIT:    2531906 MISS:     610886 MSHR_MERGE:     426025
cpu0->cpu0_L1D WRITE        ACCESS:    8996425 HIT:    7554473 MISS:    1441952 MSHR_MERGE:    1152125
cpu0->cpu0_L1D TRANSLATION  ACCESS:      94047 HIT:       7014 MISS:      87033 MSHR_MERGE:        647
cpu0->cpu0_L1D PREFETCH REQUESTED:    3216943 ISSUED:    3142792 USEFUL:      99772 USELESS:      31063
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 63.14 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11009790 HIT:   10173663 MISS:     836127 MSHR_MERGE:     278622
cpu0->cpu0_ITLB LOAD         ACCESS:   11009790 HIT:   10173663 MISS:     836127 MSHR_MERGE:     278622
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.399 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22633964 HIT:   21207833 MISS:    1426131 MSHR_MERGE:     300079
cpu0->cpu0_DTLB LOAD         ACCESS:   22633964 HIT:   21207833 MISS:    1426131 MSHR_MERGE:     300079
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.03 cycles
cpu0->LLC TOTAL        ACCESS:     965829 HIT:     494804 MISS:     471025 MSHR_MERGE:      10946
cpu0->LLC LOAD         ACCESS:     219526 HIT:      83789 MISS:     135737 MSHR_MERGE:         55
cpu0->LLC RFO          ACCESS:     203293 HIT:     101924 MISS:     101369 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     199890 HIT:      28940 MISS:     170950 MSHR_MERGE:      10891
cpu0->LLC WRITE        ACCESS:     262753 HIT:     261576 MISS:       1177 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80367 HIT:      18575 MISS:      61792 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7110
  ROW_BUFFER_MISS:     451786
  AVG DBUS CONGESTED CYCLE: 4.683
Channel 0 WQ ROW_BUFFER_HIT:      21362
  ROW_BUFFER_MISS:     114953
  FULL:          0
Channel 0 REFRESHES ISSUED:      14971

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       946467       145192        25995        27087
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           78          282         1411        10451
  STLB miss resolved @ L2C                0           35          390         2428         6893
  STLB miss resolved @ LLC                0           90          881         7016        14114
  STLB miss resolved @ MEM                0           33         3406        14659        48149

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             137123        28582       574307         5370         1246
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           52          229          218
  STLB miss resolved @ L2C                0            3           41          160           99
  STLB miss resolved @ LLC                1            1          103          517          195
  STLB miss resolved @ MEM                2            2          168          698          813
[2025-09-17 18:33:10] END   suite=cs trace=streaming_phase3_core1 (rc=0)
