#include "../cmucal.h"
#include "cmucal-sfr.h"
#include "cmucal-qch.h"

unsigned int cmucal_qch_size = 302;
struct cmucal_qch cmucal_qch_list[] = {
	CLK_QCH(APBIF_GPIO_ALIVE_QCH, QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_PMU_ALIVE_QCH, QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_RTC_QCH, QCH_CON_APBIF_RTC_QCH_ENABLE, QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_RTC_CHUB_QCH, QCH_CON_APBIF_RTC_CHUB_QCH_ENABLE, QCH_CON_APBIF_RTC_CHUB_QCH_CLOCK_REQ, QCH_CON_APBIF_RTC_CHUB_QCH_EXPIRE_VAL, QCH_CON_APBIF_RTC_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_RTC_TOP_QCH, QCH_CON_APBIF_RTC_TOP_QCH_ENABLE, QCH_CON_APBIF_RTC_TOP_QCH_CLOCK_REQ, QCH_CON_APBIF_RTC_TOP_QCH_EXPIRE_VAL, QCH_CON_APBIF_RTC_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_SYSREG_VGPIO2AP_QCH, QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_ENABLE, QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_CLOCK_REQ, QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_EXPIRE_VAL, QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_SYSREG_VGPIO2APM_QCH, QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_ENABLE, QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_CLOCK_REQ, QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_EXPIRE_VAL, QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_SYSREG_VGPIO2PMU_QCH, QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_ENABLE, QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_CLOCK_REQ, QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_EXPIRE_VAL, QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_CMU_APM_QCH, QCH_CON_APM_CMU_APM_QCH_ENABLE, QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_ALIVE_0_QCH, QCH_CON_D_TZPC_ALIVE_0_QCH_ENABLE, QCH_CON_D_TZPC_ALIVE_0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_ALIVE_0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_ALIVE_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBE_APM_QCH_GREBE, QCH_CON_GREBE_APM_QCH_GREBE_ENABLE, QCH_CON_GREBE_APM_QCH_GREBE_CLOCK_REQ, QCH_CON_GREBE_APM_QCH_GREBE_EXPIRE_VAL, QCH_CON_GREBE_APM_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBE_APM_QCH_DBG, QCH_CON_GREBE_APM_QCH_DBG_ENABLE, QCH_CON_GREBE_APM_QCH_DBG_CLOCK_REQ, QCH_CON_GREBE_APM_QCH_DBG_EXPIRE_VAL, QCH_CON_GREBE_APM_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBE_DBGCORE_QCH_GREBE, QCH_CON_GREBE_DBGCORE_QCH_GREBE_ENABLE, QCH_CON_GREBE_DBGCORE_QCH_GREBE_CLOCK_REQ, QCH_CON_GREBE_DBGCORE_QCH_GREBE_EXPIRE_VAL, QCH_CON_GREBE_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBE_DBGCORE_QCH_DBG, QCH_CON_GREBE_DBGCORE_QCH_DBG_ENABLE, QCH_CON_GREBE_DBGCORE_QCH_DBG_CLOCK_REQ, QCH_CON_GREBE_DBGCORE_QCH_DBG_EXPIRE_VAL, QCH_CON_GREBE_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(HW_SCANDUMP_CLKSTOP_CTRL_QCH, QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_ENABLE, QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_CLOCK_REQ, QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_EXPIRE_VAL, QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_PMIC_QCH_PCLK, QCH_CON_I3C_PMIC_QCH_PCLK_ENABLE, QCH_CON_I3C_PMIC_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C_PMIC_QCH_PCLK_EXPIRE_VAL, QCH_CON_I3C_PMIC_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_PMIC_QCH_SCLK, QCH_CON_I3C_PMIC_QCH_SCLK_ENABLE, QCH_CON_I3C_PMIC_QCH_SCLK_CLOCK_REQ, QCH_CON_I3C_PMIC_QCH_SCLK_EXPIRE_VAL, QCH_CON_I3C_PMIC_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_ALIVE_QCH, QCH_CON_INTMEM_ALIVE_QCH_ENABLE, QCH_CON_INTMEM_ALIVE_QCH_CLOCK_REQ, QCH_CON_INTMEM_ALIVE_QCH_EXPIRE_VAL, QCH_CON_INTMEM_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AP_QCH, QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_CHUB_QCH, QCH_CON_MAILBOX_APM_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_APM_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_CHUB_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_CP_QCH, QCH_CON_MAILBOX_APM_CP_QCH_ENABLE, QCH_CON_MAILBOX_APM_CP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_CP_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_GNSS_QCH, QCH_CON_MAILBOX_APM_GNSS_QCH_ENABLE, QCH_CON_MAILBOX_APM_GNSS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_GNSS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_VTS_QCH, QCH_CON_MAILBOX_APM_VTS_QCH_ENABLE, QCH_CON_MAILBOX_APM_VTS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_VTS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_WLBT_QCH, QCH_CON_MAILBOX_APM_WLBT_QCH_ENABLE, QCH_CON_MAILBOX_APM_WLBT_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_WLBT_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_CHUB_QCH, QCH_CON_MAILBOX_AP_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_AP_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_CHUB_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_CP_QCH, QCH_CON_MAILBOX_AP_CP_QCH_ENABLE, QCH_CON_MAILBOX_AP_CP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_CP_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_CP_S_QCH, QCH_CON_MAILBOX_AP_CP_S_QCH_ENABLE, QCH_CON_MAILBOX_AP_CP_S_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_CP_S_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_CP_S_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_DBGCORE_QCH, QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_GNSS_QCH, QCH_CON_MAILBOX_AP_GNSS_QCH_ENABLE, QCH_CON_MAILBOX_AP_GNSS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_GNSS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_WLAN_QCH, QCH_CON_MAILBOX_AP_WLAN_QCH_ENABLE, QCH_CON_MAILBOX_AP_WLAN_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_WLAN_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_WLAN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_WPAN_QCH, QCH_CON_MAILBOX_AP_WPAN_QCH_ENABLE, QCH_CON_MAILBOX_AP_WPAN_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_WPAN_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_WPAN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CP_CHUB_QCH, QCH_CON_MAILBOX_CP_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_CP_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CP_CHUB_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_CP_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CP_GNSS_QCH, QCH_CON_MAILBOX_CP_GNSS_QCH_ENABLE, QCH_CON_MAILBOX_CP_GNSS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CP_GNSS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_CP_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CP_WLAN_QCH, QCH_CON_MAILBOX_CP_WLAN_QCH_ENABLE, QCH_CON_MAILBOX_CP_WLAN_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CP_WLAN_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_CP_WLAN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CP_WPAN_QCH, QCH_CON_MAILBOX_CP_WPAN_QCH_ENABLE, QCH_CON_MAILBOX_CP_WPAN_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CP_WPAN_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_CP_WPAN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GNSS_CHUB_QCH, QCH_CON_MAILBOX_GNSS_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_GNSS_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GNSS_CHUB_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_GNSS_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GNSS_WLBT_QCH, QCH_CON_MAILBOX_GNSS_WLBT_QCH_ENABLE, QCH_CON_MAILBOX_GNSS_WLBT_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GNSS_WLBT_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_GNSS_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_WLBT_ABOX_QCH, QCH_CON_MAILBOX_WLBT_ABOX_QCH_ENABLE, QCH_CON_MAILBOX_WLBT_ABOX_QCH_CLOCK_REQ, QCH_CON_MAILBOX_WLBT_ABOX_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_WLBT_ABOX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_WLBT_CHUB0_QCH, QCH_CON_MAILBOX_WLBT_CHUB0_QCH_ENABLE, QCH_CON_MAILBOX_WLBT_CHUB0_QCH_CLOCK_REQ, QCH_CON_MAILBOX_WLBT_CHUB0_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_WLBT_CHUB0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_WLBT_CHUB1_QCH, QCH_CON_MAILBOX_WLBT_CHUB1_QCH_ENABLE, QCH_CON_MAILBOX_WLBT_CHUB1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_WLBT_CHUB1_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_WLBT_CHUB1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_INTR_GEN_QCH, QCH_CON_PMU_INTR_GEN_QCH_ENABLE, QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL, QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ROM_CRC32_HOST_QCH, QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL, QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_GREBE_APM_QCH, QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_GREBE_DBGCORE_QCH, QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_C_CHUB_QCH, QCH_CON_SLH_AXI_MI_C_CHUB_QCH_ENABLE, QCH_CON_SLH_AXI_MI_C_CHUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_C_CHUB_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_C_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_C_GNSS_QCH, QCH_CON_SLH_AXI_MI_C_GNSS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_C_GNSS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_C_GNSS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_C_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_C_MODEM_QCH, QCH_CON_SLH_AXI_MI_C_MODEM_QCH_ENABLE, QCH_CON_SLH_AXI_MI_C_MODEM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_C_MODEM_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_C_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_C_VTS_QCH, QCH_CON_SLH_AXI_MI_C_VTS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_C_VTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_C_VTS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_C_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_C_WLBT_QCH, QCH_CON_SLH_AXI_MI_C_WLBT_QCH_ENABLE, QCH_CON_SLH_AXI_MI_C_WLBT_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_C_WLBT_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_C_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_ALIVE_QCH, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_ALIVE_QCH, QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_G_DBGCORE_QCH, QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_ENABLE, QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_G_SCAN2DRAM_QCH, QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_ENABLE, QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LP_CHUB_QCH, QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_LP_VTS_QCH, QCH_CON_SLH_AXI_SI_LP_VTS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_LP_VTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_LP_VTS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_LP_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_APM_QCH, QCH_CON_SYSREG_APM_QCH_ENABLE, QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UART_DBGCORE_QCH, QCH_CON_UART_DBGCORE_QCH_ENABLE, QCH_CON_UART_DBGCORE_QCH_CLOCK_REQ, QCH_CON_UART_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_UART_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_APM_QCH, QCH_CON_WDT_APM_QCH_ENABLE, QCH_CON_WDT_APM_QCH_CLOCK_REQ, QCH_CON_WDT_APM_QCH_EXPIRE_VAL, QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_DBGCORE_QCH, QCH_CON_WDT_DBGCORE_QCH_ENABLE, QCH_CON_WDT_DBGCORE_QCH_CLOCK_REQ, QCH_CON_WDT_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_WDT_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_C_CHUB_QCH, QCH_CON_BAAW_C_CHUB_QCH_ENABLE, QCH_CON_BAAW_C_CHUB_QCH_CLOCK_REQ, QCH_CON_BAAW_C_CHUB_QCH_EXPIRE_VAL, QCH_CON_BAAW_C_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_D_CHUB_QCH, QCH_CON_BAAW_D_CHUB_QCH_ENABLE, QCH_CON_BAAW_D_CHUB_QCH_CLOCK_REQ, QCH_CON_BAAW_D_CHUB_QCH_EXPIRE_VAL, QCH_CON_BAAW_D_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CHUB_CMU_CHUB_QCH, QCH_CON_CHUB_CMU_CHUB_QCH_ENABLE, QCH_CON_CHUB_CMU_CHUB_QCH_CLOCK_REQ, QCH_CON_CHUB_CMU_CHUB_QCH_EXPIRE_VAL, QCH_CON_CHUB_CMU_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CM4_CHUB_QCH, QCH_CON_CM4_CHUB_QCH_ENABLE, QCH_CON_CM4_CHUB_QCH_CLOCK_REQ, QCH_CON_CM4_CHUB_QCH_EXPIRE_VAL, QCH_CON_CM4_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DAPASYNC_CHUB_QCH, DMYQCH_CON_DAPASYNC_CHUB_QCH_ENABLE, DMYQCH_CON_DAPASYNC_CHUB_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DAPASYNC_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CHUB_QCH, QCH_CON_D_TZPC_CHUB_QCH_ENABLE, QCH_CON_D_TZPC_CHUB_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CHUB_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CHUB0_QCH, QCH_CON_I2C_CHUB0_QCH_ENABLE, QCH_CON_I2C_CHUB0_QCH_CLOCK_REQ, QCH_CON_I2C_CHUB0_QCH_EXPIRE_VAL, QCH_CON_I2C_CHUB0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CHUB1_QCH, QCH_CON_I2C_CHUB1_QCH_ENABLE, QCH_CON_I2C_CHUB1_QCH_CLOCK_REQ, QCH_CON_I2C_CHUB1_QCH_EXPIRE_VAL, QCH_CON_I2C_CHUB1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA_CHUB_QCH, QCH_CON_PDMA_CHUB_QCH_ENABLE, QCH_CON_PDMA_CHUB_QCH_CLOCK_REQ, QCH_CON_PDMA_CHUB_QCH_EXPIRE_VAL, QCH_CON_PDMA_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CHUB_QCH, QCH_CON_PPMU_CHUB_QCH_ENABLE, QCH_CON_PPMU_CHUB_QCH_CLOCK_REQ, QCH_CON_PPMU_CHUB_QCH_EXPIRE_VAL, QCH_CON_PPMU_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PWM_CHUB_QCH, QCH_CON_PWM_CHUB_QCH_ENABLE, QCH_CON_PWM_CHUB_QCH_CLOCK_REQ, QCH_CON_PWM_CHUB_QCH_EXPIRE_VAL, QCH_CON_PWM_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH, QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LP_CHUB_QCH, QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_CHUB_QCH, QCH_CON_SLH_AXI_MI_P_CHUB_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_CHUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_CHUB_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_C_CHUB_QCH, QCH_CON_SLH_AXI_SI_C_CHUB_QCH_ENABLE, QCH_CON_SLH_AXI_SI_C_CHUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_C_CHUB_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_C_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_CHUB_QCH, QCH_CON_SLH_AXI_SI_D_CHUB_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_CHUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_CHUB_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_D_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SWEEPER_C_CHUB_QCH, QCH_CON_SWEEPER_C_CHUB_QCH_ENABLE, QCH_CON_SWEEPER_C_CHUB_QCH_CLOCK_REQ, QCH_CON_SWEEPER_C_CHUB_QCH_EXPIRE_VAL, QCH_CON_SWEEPER_C_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SWEEPER_D_CHUB_QCH, QCH_CON_SWEEPER_D_CHUB_QCH_ENABLE, QCH_CON_SWEEPER_D_CHUB_QCH_CLOCK_REQ, QCH_CON_SWEEPER_D_CHUB_QCH_EXPIRE_VAL, QCH_CON_SWEEPER_D_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CHUB_QCH, QCH_CON_SYSREG_CHUB_QCH_ENABLE, QCH_CON_SYSREG_CHUB_QCH_CLOCK_REQ, QCH_CON_SYSREG_CHUB_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TIMER_CHUB_QCH, QCH_CON_TIMER_CHUB_QCH_ENABLE, QCH_CON_TIMER_CHUB_QCH_CLOCK_REQ, QCH_CON_TIMER_CHUB_QCH_EXPIRE_VAL, QCH_CON_TIMER_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CHUB_QCH, QCH_CON_USI_CHUB_QCH_ENABLE, QCH_CON_USI_CHUB_QCH_CLOCK_REQ, QCH_CON_USI_CHUB_QCH_EXPIRE_VAL, QCH_CON_USI_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CHUB0_QCH, QCH_CON_WDT_CHUB0_QCH_ENABLE, QCH_CON_WDT_CHUB0_QCH_CLOCK_REQ, QCH_CON_WDT_CHUB0_QCH_EXPIRE_VAL, QCH_CON_WDT_CHUB0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CHUB1_QCH, QCH_CON_WDT_CHUB1_QCH_ENABLE, QCH_CON_WDT_CHUB1_QCH_CLOCK_REQ, QCH_CON_WDT_CHUB1_QCH_EXPIRE_VAL, QCH_CON_WDT_CHUB1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(YAMIN_MCU_CHUB_QCH_CLKIN, QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_ENABLE, QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_CLOCK_REQ, QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_EXPIRE_VAL, QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_IGNORE_FORCE_PM_EN),
	CLK_QCH(YAMIN_MCU_CHUB_QCH_IWICCLK, QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_ENABLE, QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_CLOCK_REQ, QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_EXPIRE_VAL, QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(YAMIN_MCU_CHUB_QCH_DBGCLK, QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_ENABLE, QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_CLOCK_REQ, QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_EXPIRE_VAL, QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(YAMIN_MCU_CHUB_QCH_PWRDBG, QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_ENABLE, QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_CLOCK_REQ, QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_EXPIRE_VAL, QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADC_CMGP_QCH_S0, QCH_CON_ADC_CMGP_QCH_S0_ENABLE, QCH_CON_ADC_CMGP_QCH_S0_CLOCK_REQ, QCH_CON_ADC_CMGP_QCH_S0_EXPIRE_VAL, QCH_CON_ADC_CMGP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADC_CMGP_QCH_S1, QCH_CON_ADC_CMGP_QCH_S1_ENABLE, QCH_CON_ADC_CMGP_QCH_S1_CLOCK_REQ, QCH_CON_ADC_CMGP_QCH_S1_EXPIRE_VAL, QCH_CON_ADC_CMGP_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADC_CMGP_QCH_ADC, DMYQCH_CON_ADC_CMGP_QCH_ADC_ENABLE, DMYQCH_CON_ADC_CMGP_QCH_ADC_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADC_CMGP_QCH_ADC_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_CMGP_QCH, QCH_CON_APBIF_GPIO_CMGP_QCH_ENABLE, QCH_CON_APBIF_GPIO_CMGP_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_CMGP_QCH_EXPIRE_VAL, QCH_CON_APBIF_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_SYSREG_CMGP2CHUB_QCH, QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_ENABLE, QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_CLOCK_REQ, QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_EXPIRE_VAL, QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_SYSREG_CMGP2CP_QCH, QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_ENABLE, QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_CLOCK_REQ, QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_EXPIRE_VAL, QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_SYSREG_CMGP2GNSS_QCH, QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_ENABLE, QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_CLOCK_REQ, QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_EXPIRE_VAL, QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_SYSREG_CMGP2PMU_AP_QCH, QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_ENABLE, QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ, QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_EXPIRE_VAL, QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_SYSREG_CMGP2PMU_CHUB_QCH, QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_ENABLE, QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_CLOCK_REQ, QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_EXPIRE_VAL, QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_SYSREG_CMGP2WLBT_QCH, QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_ENABLE, QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_CLOCK_REQ, QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_EXPIRE_VAL, QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMGP_CMU_CMGP_QCH, QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE, QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ, QCH_CON_CMGP_CMU_CMGP_QCH_EXPIRE_VAL, QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_ALIVE_1_QCH, QCH_CON_D_TZPC_ALIVE_1_QCH_ENABLE, QCH_CON_D_TZPC_ALIVE_1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_ALIVE_1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_ALIVE_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP0_QCH, QCH_CON_I2C_CMGP0_QCH_ENABLE, QCH_CON_I2C_CMGP0_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP0_QCH_EXPIRE_VAL, QCH_CON_I2C_CMGP0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP1_QCH, QCH_CON_I2C_CMGP1_QCH_ENABLE, QCH_CON_I2C_CMGP1_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP1_QCH_EXPIRE_VAL, QCH_CON_I2C_CMGP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP2_QCH, QCH_CON_I2C_CMGP2_QCH_ENABLE, QCH_CON_I2C_CMGP2_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP2_QCH_EXPIRE_VAL, QCH_CON_I2C_CMGP2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP3_QCH, QCH_CON_I2C_CMGP3_QCH_ENABLE, QCH_CON_I2C_CMGP3_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP3_QCH_EXPIRE_VAL, QCH_CON_I2C_CMGP3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP4_QCH, QCH_CON_I2C_CMGP4_QCH_ENABLE, QCH_CON_I2C_CMGP4_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP4_QCH_EXPIRE_VAL, QCH_CON_I2C_CMGP4_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP5_QCH, QCH_CON_I2C_CMGP5_QCH_ENABLE, QCH_CON_I2C_CMGP5_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP5_QCH_EXPIRE_VAL, QCH_CON_I2C_CMGP5_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP6_QCH, QCH_CON_I2C_CMGP6_QCH_ENABLE, QCH_CON_I2C_CMGP6_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP6_QCH_EXPIRE_VAL, QCH_CON_I2C_CMGP6_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP_QCH, QCH_CON_SYSREG_CMGP_QCH_ENABLE, QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP0_QCH, QCH_CON_USI_CMGP0_QCH_ENABLE, QCH_CON_USI_CMGP0_QCH_CLOCK_REQ, QCH_CON_USI_CMGP0_QCH_EXPIRE_VAL, QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP1_QCH, QCH_CON_USI_CMGP1_QCH_ENABLE, QCH_CON_USI_CMGP1_QCH_CLOCK_REQ, QCH_CON_USI_CMGP1_QCH_EXPIRE_VAL, QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP2_QCH, QCH_CON_USI_CMGP2_QCH_ENABLE, QCH_CON_USI_CMGP2_QCH_CLOCK_REQ, QCH_CON_USI_CMGP2_QCH_EXPIRE_VAL, QCH_CON_USI_CMGP2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP3_QCH, QCH_CON_USI_CMGP3_QCH_ENABLE, QCH_CON_USI_CMGP3_QCH_CLOCK_REQ, QCH_CON_USI_CMGP3_QCH_EXPIRE_VAL, QCH_CON_USI_CMGP3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_TOP_CMUREF_QCH, DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(AD_DAP_CSSYS_CPUCL0_QCH, DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH_ENABLE, DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_CHUB_QCH, QCH_CON_BAAW_P_CHUB_QCH_ENABLE, QCH_CON_BAAW_P_CHUB_QCH_CLOCK_REQ, QCH_CON_BAAW_P_CHUB_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_GNSS_QCH, QCH_CON_BAAW_P_GNSS_QCH_ENABLE, QCH_CON_BAAW_P_GNSS_QCH_CLOCK_REQ, QCH_CON_BAAW_P_GNSS_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_MODEM_QCH, QCH_CON_BAAW_P_MODEM_QCH_ENABLE, QCH_CON_BAAW_P_MODEM_QCH_CLOCK_REQ, QCH_CON_BAAW_P_MODEM_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_VTS_QCH, QCH_CON_BAAW_P_VTS_QCH_ENABLE, QCH_CON_BAAW_P_VTS_QCH_CLOCK_REQ, QCH_CON_BAAW_P_VTS_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_WLBT_QCH, QCH_CON_BAAW_P_WLBT_QCH_ENABLE, QCH_CON_BAAW_P_WLBT_QCH_CLOCK_REQ, QCH_CON_BAAW_P_WLBT_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CORE_CMUREF_QCH, DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CORE_CMU_CORE_QCH, QCH_CON_CORE_CMU_CORE_QCH_ENABLE, QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ, QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL, QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CORE_QCH, QCH_CON_D_TZPC_CORE_QCH_ENABLE, QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GIC400_AIHWACG_QCH, QCH_CON_GIC400_AIHWACG_QCH_ENABLE, QCH_CON_GIC400_AIHWACG_QCH_CLOCK_REQ, QCH_CON_GIC400_AIHWACG_QCH_EXPIRE_VAL, QCH_CON_GIC400_AIHWACG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_CPUCL0_QCH, QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_DPU_QCH, QCH_CON_LH_AXI_MI_D_DPU_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_DPU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_DPU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_G3D_QCH, QCH_CON_LH_AXI_MI_D_G3D_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_G3D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_G3D_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_MIF_QCH, QCH_CON_LH_AXI_SI_D0_MIF_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_MIF_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_MIF_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D0_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_MIF_QCH, QCH_CON_LH_AXI_SI_D1_MIF_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_MIF_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_MIF_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D1_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_MIF_QCH, QCH_CON_LH_AXI_SI_D2_MIF_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_MIF_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_MIF_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D2_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D3_MIF_QCH, QCH_CON_LH_AXI_SI_D3_MIF_QCH_ENABLE, QCH_CON_LH_AXI_SI_D3_MIF_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D3_MIF_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D3_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA_CORE_QCH, QCH_CON_PDMA_CORE_QCH_ENABLE, QCH_CON_PDMA_CORE_QCH_CLOCK_REQ, QCH_CON_PDMA_CORE_QCH_EXPIRE_VAL, QCH_CON_PDMA_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CORE_SSS_CPU_QCH, QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RTIC_QCH, QCH_CON_RTIC_QCH_ENABLE, QCH_CON_RTIC_QCH_CLOCK_REQ, QCH_CON_RTIC_QCH_EXPIRE_VAL, QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFR_APBIF_CMU_TOPC_QCH, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIREX_QCH, QCH_CON_SIREX_QCH_ENABLE, QCH_CON_SIREX_QCH_CLOCK_REQ, QCH_CON_SIREX_QCH_EXPIRE_VAL, QCH_CON_SIREX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D0_MODEM_QCH, QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D1_MODEM_QCH, QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_ALIVE_QCH, QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_CHUB_QCH, QCH_CON_SLH_AXI_MI_D_CHUB_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_CHUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_CHUB_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_D_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_CSSYS_QCH, QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_FSYS_QCH, QCH_CON_SLH_AXI_MI_D_FSYS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_FSYS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_FSYS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_D_FSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_GNSS_QCH, QCH_CON_SLH_AXI_MI_D_GNSS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_GNSS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_GNSS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_D_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_MFC_QCH, QCH_CON_SLH_AXI_MI_D_MFC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_MFC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_D_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_VTS_QCH, QCH_CON_SLH_AXI_MI_D_VTS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_VTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_VTS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_D_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_WLBT_QCH, QCH_CON_SLH_AXI_MI_D_WLBT_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_WLBT_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_WLBT_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_D_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_ALIVE_QCH, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_CHUB_QCH, QCH_CON_SLH_AXI_SI_P_CHUB_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_CHUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_CHUB_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_CPUCL0_QCH, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DPU_QCH, QCH_CON_SLH_AXI_SI_P_DPU_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DPU_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_FSYS_QCH, QCH_CON_SLH_AXI_SI_P_FSYS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_FSYS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_FSYS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_FSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_G3D_QCH, QCH_CON_SLH_AXI_SI_P_G3D_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_G3D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_G3D_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_GNSS_QCH, QCH_CON_SLH_AXI_SI_P_GNSS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_GNSS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_GNSS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MFC_QCH, QCH_CON_SLH_AXI_SI_P_MFC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MFC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF_QCH, QCH_CON_SLH_AXI_SI_P_MIF_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MODEM_QCH, QCH_CON_SLH_AXI_SI_P_MODEM_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MODEM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MODEM_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_PERI_QCH, QCH_CON_SLH_AXI_SI_P_PERI_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_PERI_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_PERI_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_VTS_QCH, QCH_CON_SLH_AXI_SI_P_VTS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_VTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_VTS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_WLBT_QCH, QCH_CON_SLH_AXI_SI_P_WLBT_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_WLBT_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_WLBT_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_P_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPDMA_CORE_QCH, QCH_CON_SPDMA_CORE_QCH_ENABLE, QCH_CON_SPDMA_CORE_QCH_CLOCK_REQ, QCH_CON_SPDMA_CORE_QCH_EXPIRE_VAL, QCH_CON_SPDMA_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSS_QCH, QCH_CON_SSS_QCH_ENABLE, QCH_CON_SSS_QCH_CLOCK_REQ, QCH_CON_SSS_QCH_EXPIRE_VAL, QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CORE_QCH, QCH_CON_SYSREG_CORE_QCH_ENABLE, QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ, QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_CORE_QCH, QCH_CON_TREX_D_CORE_QCH_ENABLE, QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_CORE_QCH, QCH_CON_TREX_P_CORE_QCH_ENABLE, QCH_CON_TREX_P_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_P_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_P_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PERIPHCLK, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_SCLK, QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_ATCLK, QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PDBGCLK, QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PDBGCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_GICCLK, QCH_CON_CLUSTER0_QCH_GICCLK_ENABLE, QCH_CON_CLUSTER0_QCH_GICCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_GICCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_GICCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PCLK, QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_DBG_PD, QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE, QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_CMU_CPUCL0_QCH, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSSYS_DBG_QCH, QCH_CON_CSSYS_DBG_QCH_ENABLE, QCH_CON_CSSYS_DBG_QCH_CLOCK_REQ, QCH_CON_CSSYS_DBG_QCH_EXPIRE_VAL, QCH_CON_CSSYS_DBG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CPUCL0_QCH, QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IG_DBGCORE_QCH, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_ENABLE, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_CPUCL0_QCH, QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IG_DBGCORE_QCH, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_ENABLE, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL0_QCH, QCH_CON_PPMU_CPUCL0_QCH_ENABLE, QCH_CON_PPMU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_PPMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SECJTAG_QCH, QCH_CON_SECJTAG_QCH_ENABLE, QCH_CON_SECJTAG_QCH_CLOCK_REQ, QCH_CON_SECJTAG_QCH_EXPIRE_VAL, QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_G_DBGCORE_QCH, QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_CPUCL0_QCH, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_CSSYS_QCH, QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CPUCL0_QCH, QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUD_QCH_CPU, DMYQCH_CON_AUD_QCH_CPU_ENABLE, DMYQCH_CON_AUD_QCH_CPU_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_AUD_QCH_CPU_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUD_QCH_ACLK, QCH_CON_AUD_QCH_ACLK_ENABLE, QCH_CON_AUD_QCH_ACLK_CLOCK_REQ, QCH_CON_AUD_QCH_ACLK_EXPIRE_VAL, QCH_CON_AUD_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUD_QCH_BCLK0, QCH_CON_AUD_QCH_BCLK0_ENABLE, QCH_CON_AUD_QCH_BCLK0_CLOCK_REQ, QCH_CON_AUD_QCH_BCLK0_EXPIRE_VAL, QCH_CON_AUD_QCH_BCLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUD_QCH_BCLK1, QCH_CON_AUD_QCH_BCLK1_ENABLE, QCH_CON_AUD_QCH_BCLK1_CLOCK_REQ, QCH_CON_AUD_QCH_BCLK1_EXPIRE_VAL, QCH_CON_AUD_QCH_BCLK1_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUD_QCH_BCLK2, QCH_CON_AUD_QCH_BCLK2_ENABLE, QCH_CON_AUD_QCH_BCLK2_CLOCK_REQ, QCH_CON_AUD_QCH_BCLK2_EXPIRE_VAL, QCH_CON_AUD_QCH_BCLK2_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUD_QCH_CCLK_ASB, QCH_CON_AUD_QCH_CCLK_ASB_ENABLE, QCH_CON_AUD_QCH_CCLK_ASB_CLOCK_REQ, QCH_CON_AUD_QCH_CCLK_ASB_EXPIRE_VAL, QCH_CON_AUD_QCH_CCLK_ASB_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUD_QCH_CNT, QCH_CON_AUD_QCH_CNT_ENABLE, QCH_CON_AUD_QCH_CNT_CLOCK_REQ, QCH_CON_AUD_QCH_CNT_EXPIRE_VAL, QCH_CON_AUD_QCH_CNT_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_DPU_QCH, DMYQCH_CON_DFTMUX_DPU_QCH_ENABLE, DMYQCH_CON_DFTMUX_DPU_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_QCH, DMYQCH_CON_DMIC_QCH_ENABLE, DMYQCH_CON_DMIC_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DMIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_QCH_S_DPP, QCH_CON_DPU_QCH_S_DPP_ENABLE, QCH_CON_DPU_QCH_S_DPP_CLOCK_REQ, QCH_CON_DPU_QCH_S_DPP_EXPIRE_VAL, QCH_CON_DPU_QCH_S_DPP_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_QCH_S_DMA, QCH_CON_DPU_QCH_S_DMA_ENABLE, QCH_CON_DPU_QCH_S_DMA_CLOCK_REQ, QCH_CON_DPU_QCH_S_DMA_EXPIRE_VAL, QCH_CON_DPU_QCH_S_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_QCH_S_DECON, QCH_CON_DPU_QCH_S_DECON_ENABLE, QCH_CON_DPU_QCH_S_DECON_CLOCK_REQ, QCH_CON_DPU_QCH_S_DECON_EXPIRE_VAL, QCH_CON_DPU_QCH_S_DECON_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_CMU_DPU_QCH, QCH_CON_DPU_CMU_DPU_QCH_ENABLE, QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ, QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL, QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPU_QCH, QCH_CON_D_TZPC_DPU_QCH_ENABLE, QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_DPU_QCH, QCH_CON_GPIO_DPU_QCH_ENABLE, QCH_CON_GPIO_DPU_QCH_CLOCK_REQ, QCH_CON_GPIO_DPU_QCH_EXPIRE_VAL, QCH_CON_GPIO_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_DPU_QCH, QCH_CON_LH_AXI_SI_D_DPU_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_DPU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_DPU_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_AUD_QCH, QCH_CON_PPMU_AUD_QCH_ENABLE, QCH_CON_PPMU_AUD_QCH_CLOCK_REQ, QCH_CON_PPMU_AUD_QCH_EXPIRE_VAL, QCH_CON_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DPU_QCH, QCH_CON_PPMU_DPU_QCH_ENABLE, QCH_CON_PPMU_DPU_QCH_CLOCK_REQ, QCH_CON_PPMU_DPU_QCH_EXPIRE_VAL, QCH_CON_PPMU_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_AUD_QCH, QCH_CON_QE_AUD_QCH_ENABLE, QCH_CON_QE_AUD_QCH_CLOCK_REQ, QCH_CON_QE_AUD_QCH_EXPIRE_VAL, QCH_CON_QE_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_DPU_QCH, QCH_CON_QE_DPU_QCH_ENABLE, QCH_CON_QE_DPU_QCH_CLOCK_REQ, QCH_CON_QE_DPU_QCH_EXPIRE_VAL, QCH_CON_QE_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DPU_QCH, QCH_CON_SLH_AXI_MI_P_DPU_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DPU_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_AUD_QCH, QCH_CON_SYSMMU_AUD_QCH_ENABLE, QCH_CON_SYSMMU_AUD_QCH_CLOCK_REQ, QCH_CON_SYSMMU_AUD_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPU_QCH, QCH_CON_SYSMMU_DPU_QCH_ENABLE, QCH_CON_SYSMMU_DPU_QCH_CLOCK_REQ, QCH_CON_SYSMMU_DPU_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPU_QCH, QCH_CON_SYSREG_DPU_QCH_ENABLE, QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_AUD_QCH, QCH_CON_WDT_AUD_QCH_ENABLE, QCH_CON_WDT_AUD_QCH_CLOCK_REQ, QCH_CON_WDT_AUD_QCH_EXPIRE_VAL, QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_FSYS_QCH, QCH_CON_D_TZPC_FSYS_QCH_ENABLE, QCH_CON_D_TZPC_FSYS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_FSYS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_FSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(FSYS_CMU_FSYS_QCH, QCH_CON_FSYS_CMU_FSYS_QCH_ENABLE, QCH_CON_FSYS_CMU_FSYS_QCH_CLOCK_REQ, QCH_CON_FSYS_CMU_FSYS_QCH_EXPIRE_VAL, QCH_CON_FSYS_CMU_FSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_FSYS_QCH, QCH_CON_GPIO_FSYS_QCH_ENABLE, QCH_CON_GPIO_FSYS_QCH_CLOCK_REQ, QCH_CON_GPIO_FSYS_QCH_EXPIRE_VAL, QCH_CON_GPIO_FSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMC_CARD_QCH, QCH_CON_MMC_CARD_QCH_ENABLE, QCH_CON_MMC_CARD_QCH_CLOCK_REQ, QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMC_EMBD_QCH, QCH_CON_MMC_EMBD_QCH_ENABLE, QCH_CON_MMC_EMBD_QCH_CLOCK_REQ, QCH_CON_MMC_EMBD_QCH_EXPIRE_VAL, QCH_CON_MMC_EMBD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_FSYS_QCH, QCH_CON_PPMU_FSYS_QCH_ENABLE, QCH_CON_PPMU_FSYS_QCH_CLOCK_REQ, QCH_CON_PPMU_FSYS_QCH_EXPIRE_VAL, QCH_CON_PPMU_FSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_FSYS_QCH, QCH_CON_SLH_AXI_MI_P_FSYS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_FSYS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_FSYS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_FSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_FSYS_QCH, QCH_CON_SLH_AXI_SI_D_FSYS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_FSYS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_FSYS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_D_FSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_FSYS_QCH, QCH_CON_SYSREG_FSYS_QCH_ENABLE, QCH_CON_SYSREG_FSYS_QCH_CLOCK_REQ, QCH_CON_SYSREG_FSYS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_FSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB20DRD_TOP_QCH_LINK, QCH_CON_USB20DRD_TOP_QCH_LINK_ENABLE, QCH_CON_USB20DRD_TOP_QCH_LINK_CLOCK_REQ, QCH_CON_USB20DRD_TOP_QCH_LINK_EXPIRE_VAL, QCH_CON_USB20DRD_TOP_QCH_LINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB20DRD_TOP_QCH_20CTRL, QCH_CON_USB20DRD_TOP_QCH_20CTRL_ENABLE, QCH_CON_USB20DRD_TOP_QCH_20CTRL_CLOCK_REQ, QCH_CON_USB20DRD_TOP_QCH_20CTRL_EXPIRE_VAL, QCH_CON_USB20DRD_TOP_QCH_20CTRL_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB20DRD_TOP_QCH_REFCLK, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_ENABLE, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3D_QCH, QCH_CON_D_TZPC_G3D_QCH_ENABLE, QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3D_QCH, QCH_CON_G3D_QCH_ENABLE, QCH_CON_G3D_QCH_CLOCK_REQ, QCH_CON_G3D_QCH_EXPIRE_VAL, QCH_CON_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3D_CMU_G3D_QCH, QCH_CON_G3D_CMU_G3D_QCH_ENABLE, QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL, QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IP_G3D_QCH, QCH_CON_LH_AXI_MI_IP_G3D_QCH_ENABLE, QCH_CON_LH_AXI_MI_IP_G3D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IP_G3D_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_IP_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_G3D_QCH, QCH_CON_LH_AXI_SI_D_G3D_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_G3D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_G3D_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_D_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IP_G3D_QCH, QCH_CON_LH_AXI_SI_IP_G3D_QCH_ENABLE, QCH_CON_LH_AXI_SI_IP_G3D_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IP_G3D_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_SI_IP_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D_QCH, QCH_CON_PPMU_G3D_QCH_ENABLE, QCH_CON_PPMU_G3D_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D_QCH_EXPIRE_VAL, QCH_CON_PPMU_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_G3D_QCH, QCH_CON_SLH_AXI_MI_P_G3D_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_G3D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_G3D_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3D_QCH, QCH_CON_SYSREG_G3D_QCH_ENABLE, QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BL_QCH, QCH_CON_BL_QCH_ENABLE, QCH_CON_BL_QCH_CLOCK_REQ, QCH_CON_BL_QCH_EXPIRE_VAL, QCH_CON_BL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MFC_QCH, QCH_CON_D_TZPC_MFC_QCH_ENABLE, QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_QCH, QCH_CON_MFC_QCH_ENABLE, QCH_CON_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_QCH_EXPIRE_VAL, QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_CMU_MFC_QCH, QCH_CON_MFC_CMU_MFC_QCH_ENABLE, QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL, QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_MFC_QCH, QCH_CON_PPMU_MFC_QCH_ENABLE, QCH_CON_PPMU_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_MFC_QCH_EXPIRE_VAL, QCH_CON_PPMU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MFC_QCH, QCH_CON_SLH_AXI_MI_P_MFC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MFC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_MFC_QCH, QCH_CON_SLH_AXI_SI_D_MFC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_MFC_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_D_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFC_QCH, QCH_CON_SYSMMU_MFC_QCH_ENABLE, QCH_CON_SYSMMU_MFC_QCH_CLOCK_REQ, QCH_CON_SYSMMU_MFC_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MFC_QCH, QCH_CON_SYSREG_MFC_QCH_ENABLE, QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF_CMUREF_QCH, DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC_QCH, QCH_CON_DMC_QCH_ENABLE, QCH_CON_DMC_QCH_CLOCK_REQ, QCH_CON_DMC_QCH_EXPIRE_VAL, QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MIF_QCH, QCH_CON_D_TZPC_MIF_QCH_ENABLE, QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_MIF_QCH, QCH_CON_LH_AXI_MI_D0_MIF_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_MIF_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_MIF_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D0_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_MIF_QCH, QCH_CON_LH_AXI_MI_D1_MIF_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_MIF_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_MIF_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D1_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_MIF_QCH, QCH_CON_LH_AXI_MI_D2_MIF_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_MIF_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_MIF_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D2_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D3_MIF_QCH, QCH_CON_LH_AXI_MI_D3_MIF_QCH_ENABLE, QCH_CON_LH_AXI_MI_D3_MIF_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D3_MIF_QCH_EXPIRE_VAL, QCH_CON_LH_AXI_MI_D3_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF_CMU_MIF_QCH, QCH_CON_MIF_CMU_MIF_QCH_ENABLE, QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MIF_QCH, QCH_CON_SLH_AXI_MI_P_MIF_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MIF_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MIF_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF_QCH, QCH_CON_SYSREG_MIF_QCH_ENABLE, QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MODEM_CMU_MODEM_QCH, QCH_CON_MODEM_CMU_MODEM_QCH_ENABLE, QCH_CON_MODEM_CMU_MODEM_QCH_CLOCK_REQ, QCH_CON_MODEM_CMU_MODEM_QCH_EXPIRE_VAL, QCH_CON_MODEM_CMU_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_TMU_QCH, QCH_CON_BUSIF_TMU_QCH_ENABLE, QCH_CON_BUSIF_TMU_QCH_CLOCK_REQ, QCH_CON_BUSIF_TMU_QCH_EXPIRE_VAL, QCH_CON_BUSIF_TMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_PERI_QCH, DMYQCH_CON_DFTMUX_PERI_QCH_ENABLE, DMYQCH_CON_DFTMUX_PERI_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERI_QCH, QCH_CON_D_TZPC_PERI_QCH_ENABLE, QCH_CON_D_TZPC_PERI_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERI_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERI_QCH, QCH_CON_GPIO_PERI_QCH_ENABLE, QCH_CON_GPIO_PERI_QCH_CLOCK_REQ, QCH_CON_GPIO_PERI_QCH_EXPIRE_VAL, QCH_CON_GPIO_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_0_QCH, QCH_CON_I2C_0_QCH_ENABLE, QCH_CON_I2C_0_QCH_CLOCK_REQ, QCH_CON_I2C_0_QCH_EXPIRE_VAL, QCH_CON_I2C_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_1_QCH, QCH_CON_I2C_1_QCH_ENABLE, QCH_CON_I2C_1_QCH_CLOCK_REQ, QCH_CON_I2C_1_QCH_EXPIRE_VAL, QCH_CON_I2C_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_2_QCH, QCH_CON_I2C_2_QCH_ENABLE, QCH_CON_I2C_2_QCH_CLOCK_REQ, QCH_CON_I2C_2_QCH_EXPIRE_VAL, QCH_CON_I2C_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_3_QCH, QCH_CON_I2C_3_QCH_ENABLE, QCH_CON_I2C_3_QCH_CLOCK_REQ, QCH_CON_I2C_3_QCH_EXPIRE_VAL, QCH_CON_I2C_3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_QCH, QCH_CON_MCT_QCH_ENABLE, QCH_CON_MCT_QCH_CLOCK_REQ, QCH_CON_MCT_QCH_EXPIRE_VAL, QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_TOP_QCH, QCH_CON_OTP_CON_TOP_QCH_ENABLE, QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERI_CMU_PERI_QCH, QCH_CON_PERI_CMU_PERI_QCH_ENABLE, QCH_CON_PERI_CMU_PERI_QCH_CLOCK_REQ, QCH_CON_PERI_CMU_PERI_QCH_EXPIRE_VAL, QCH_CON_PERI_CMU_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PWM_MOTOR_QCH, QCH_CON_PWM_MOTOR_QCH_ENABLE, QCH_CON_PWM_MOTOR_QCH_CLOCK_REQ, QCH_CON_PWM_MOTOR_QCH_EXPIRE_VAL, QCH_CON_PWM_MOTOR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_PERI_QCH, QCH_CON_SLH_AXI_MI_P_PERI_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_PERI_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_PERI_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERI_QCH, QCH_CON_SYSREG_PERI_QCH_ENABLE, QCH_CON_SYSREG_PERI_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERI_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI00_I2C_QCH, QCH_CON_USI00_I2C_QCH_ENABLE, QCH_CON_USI00_I2C_QCH_CLOCK_REQ, QCH_CON_USI00_I2C_QCH_EXPIRE_VAL, QCH_CON_USI00_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI00_USI_QCH, QCH_CON_USI00_USI_QCH_ENABLE, QCH_CON_USI00_USI_QCH_CLOCK_REQ, QCH_CON_USI00_USI_QCH_EXPIRE_VAL, QCH_CON_USI00_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_SPI_QCH, QCH_CON_USI_SPI_QCH_ENABLE, QCH_CON_USI_SPI_QCH_CLOCK_REQ, QCH_CON_USI_SPI_QCH_EXPIRE_VAL, QCH_CON_USI_SPI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_UART_QCH, QCH_CON_USI_UART_QCH_ENABLE, QCH_CON_USI_UART_QCH_CLOCK_REQ, QCH_CON_USI_UART_QCH_EXPIRE_VAL, QCH_CON_USI_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT0_QCH, QCH_CON_WDT0_QCH_ENABLE, QCH_CON_WDT0_QCH_CLOCK_REQ, QCH_CON_WDT0_QCH_EXPIRE_VAL, QCH_CON_WDT0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT1_QCH, QCH_CON_WDT1_QCH_ENABLE, QCH_CON_WDT1_QCH_CLOCK_REQ, QCH_CON_WDT1_QCH_EXPIRE_VAL, QCH_CON_WDT1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BIS_S2D_QCH, DMYQCH_CON_BIS_S2D_QCH_ENABLE, DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2D_CMU_S2D_QCH, QCH_CON_S2D_CMU_S2D_QCH_ENABLE, QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL, QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_G_SCAN2DRAM_QCH, QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_ENABLE, QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_C_VTS_QCH, QCH_CON_BAAW_C_VTS_QCH_ENABLE, QCH_CON_BAAW_C_VTS_QCH_CLOCK_REQ, QCH_CON_BAAW_C_VTS_QCH_EXPIRE_VAL, QCH_CON_BAAW_C_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_D_VTS_QCH, QCH_CON_BAAW_D_VTS_QCH_ENABLE, QCH_CON_BAAW_D_VTS_QCH_CLOCK_REQ, QCH_CON_BAAW_D_VTS_QCH_EXPIRE_VAL, QCH_CON_BAAW_D_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CORTEXM4INTEGRATION_QCH_CPU, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_ENABLE, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_CLOCK_REQ, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_EXPIRE_VAL, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AHB0_QCH, QCH_CON_DMIC_AHB0_QCH_ENABLE, QCH_CON_DMIC_AHB0_QCH_CLOCK_REQ, QCH_CON_DMIC_AHB0_QCH_EXPIRE_VAL, QCH_CON_DMIC_AHB0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AHB1_QCH, QCH_CON_DMIC_AHB1_QCH_ENABLE, QCH_CON_DMIC_AHB1_QCH_CLOCK_REQ, QCH_CON_DMIC_AHB1_QCH_EXPIRE_VAL, QCH_CON_DMIC_AHB1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF_QCH_PCLK, QCH_CON_DMIC_IF_QCH_PCLK_ENABLE, QCH_CON_DMIC_IF_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_IF_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_IF_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF_QCH_DMIC_CLK, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_ENABLE, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_VTS_QCH, QCH_CON_D_TZPC_VTS_QCH_ENABLE, QCH_CON_D_TZPC_VTS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_VTS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_VTS_QCH, QCH_CON_GPIO_VTS_QCH_ENABLE, QCH_CON_GPIO_VTS_QCH_CLOCK_REQ, QCH_CON_GPIO_VTS_QCH_EXPIRE_VAL, QCH_CON_GPIO_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HWACG_SYS_DMIC0_QCH, QCH_CON_HWACG_SYS_DMIC0_QCH_ENABLE, QCH_CON_HWACG_SYS_DMIC0_QCH_CLOCK_REQ, QCH_CON_HWACG_SYS_DMIC0_QCH_EXPIRE_VAL, QCH_CON_HWACG_SYS_DMIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HWACG_SYS_DMIC1_QCH, QCH_CON_HWACG_SYS_DMIC1_QCH_ENABLE, QCH_CON_HWACG_SYS_DMIC1_QCH_CLOCK_REQ, QCH_CON_HWACG_SYS_DMIC1_QCH_EXPIRE_VAL, QCH_CON_HWACG_SYS_DMIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_VTS_QCH, QCH_CON_MAILBOX_AP_VTS_QCH_ENABLE, QCH_CON_MAILBOX_AP_VTS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_VTS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AUD_VTS_QCH, QCH_CON_MAILBOX_AUD_VTS_QCH_ENABLE, QCH_CON_MAILBOX_AUD_VTS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AUD_VTS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AUD_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_VTS_QCH, QCH_CON_PPMU_VTS_QCH_ENABLE, QCH_CON_PPMU_VTS_QCH_CLOCK_REQ, QCH_CON_PPMU_VTS_QCH_EXPIRE_VAL, QCH_CON_PPMU_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_LP_VTS_QCH, QCH_CON_SLH_AXI_MI_LP_VTS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_LP_VTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_LP_VTS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_LP_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_VTS_QCH, QCH_CON_SLH_AXI_MI_P_VTS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_VTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_VTS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_MI_P_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_C_VTS_QCH, QCH_CON_SLH_AXI_SI_C_VTS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_C_VTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_C_VTS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_C_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_VTS_QCH, QCH_CON_SLH_AXI_SI_D_VTS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_VTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_VTS_QCH_EXPIRE_VAL, QCH_CON_SLH_AXI_SI_D_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SWEEPER_C_VTS_QCH, QCH_CON_SWEEPER_C_VTS_QCH_ENABLE, QCH_CON_SWEEPER_C_VTS_QCH_CLOCK_REQ, QCH_CON_SWEEPER_C_VTS_QCH_EXPIRE_VAL, QCH_CON_SWEEPER_C_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SWEEPER_D_VTS_QCH, QCH_CON_SWEEPER_D_VTS_QCH_ENABLE, QCH_CON_SWEEPER_D_VTS_QCH_CLOCK_REQ, QCH_CON_SWEEPER_D_VTS_QCH_EXPIRE_VAL, QCH_CON_SWEEPER_D_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_VTS_QCH, QCH_CON_SYSREG_VTS_QCH_ENABLE, QCH_CON_SYSREG_VTS_QCH_CLOCK_REQ, QCH_CON_SYSREG_VTS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TIMER_VTS_QCH, QCH_CON_TIMER_VTS_QCH_ENABLE, QCH_CON_TIMER_VTS_QCH_CLOCK_REQ, QCH_CON_TIMER_VTS_QCH_EXPIRE_VAL, QCH_CON_TIMER_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VTS_CMU_VTS_QCH, QCH_CON_VTS_CMU_VTS_QCH_ENABLE, QCH_CON_VTS_CMU_VTS_QCH_CLOCK_REQ, QCH_CON_VTS_CMU_VTS_QCH_EXPIRE_VAL, QCH_CON_VTS_CMU_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_VTS_QCH, QCH_CON_WDT_VTS_QCH_ENABLE, QCH_CON_WDT_VTS_QCH_CLOCK_REQ, QCH_CON_WDT_VTS_QCH_EXPIRE_VAL, QCH_CON_WDT_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_DMIC_CLK_MUX_QCH, DMYQCH_CON_U_DMIC_CLK_MUX_QCH_ENABLE, DMYQCH_CON_U_DMIC_CLK_MUX_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_U_DMIC_CLK_MUX_QCH_IGNORE_FORCE_PM_EN),
};

unsigned int cmucal_option_size = 16;
struct cmucal_option cmucal_option_list[] = {
	CLK_OPTION(CTRL_OPTION_CMU_APM, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CHUB, CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CMGP, CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TOP, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CORE, CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL0, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CPUCL0, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPU, DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_FSYS, FSYS_CMU_FSYS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, FSYS_CMU_FSYS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3D, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MFC, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MODEM, MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERI, PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_S2D, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_VTS, VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
};

