$date
	Thu Aug  7 23:16:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clock_divider_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ! clk_out $end
$var reg 2 $ counter [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
0"
0!
$end
#5000
1"
#10000
0"
#15000
b1 $
1"
0#
#20000
0"
#25000
b10 $
1"
#30000
0"
#35000
b11 $
1"
#40000
0"
#45000
1!
b0 $
1"
#50000
0"
#55000
b1 $
1"
#60000
0"
#65000
b10 $
1"
#70000
0"
#75000
b11 $
1"
#80000
0"
#85000
0!
b0 $
1"
#90000
0"
#95000
b1 $
1"
#100000
0"
#105000
b10 $
1"
#110000
0"
#115000
b11 $
1"
#120000
0"
#125000
1!
b0 $
1"
#130000
0"
#135000
b1 $
1"
#140000
0"
#145000
b10 $
1"
#150000
0"
#155000
b11 $
1"
#160000
0"
#165000
0!
b0 $
1"
#170000
0"
#175000
b1 $
1"
#180000
0"
#185000
b10 $
1"
#190000
0"
#195000
b11 $
1"
#200000
0"
#205000
1!
b0 $
1"
#210000
0"
#215000
b1 $
1"
