0.4
2016.2
C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab5_1_105033110_ver1/pre_lab5_1_105033110_ver1.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab5_1_105033110_ver1/pre_lab5_1_105033110_ver1.srcs/sim_1/new/test_fsm.v,1586708842,verilog,,,C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab5_1_105033110_ver1/pre_lab5_1_105033110_ver1.srcs/sources_1/new/global.v,,,../../../pre_lab5_1_105033110_ver1.srcs/sources_1/new,,,,,
C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab5_1_105033110_ver1/pre_lab5_1_105033110_ver1.srcs/sources_1/new/fsm.v,1586706378,verilog,,,C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab5_1_105033110_ver1/pre_lab5_1_105033110_ver1.srcs/sources_1/new/global.v,,,../../../pre_lab5_1_105033110_ver1.srcs/sources_1/new,,,,,
C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab5_1_105033110_ver1/pre_lab5_1_105033110_ver1.srcs/sources_1/new/global.v,1586704863,verilog,,,,,,,,,,,
