#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002434c4d8500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002434c51eb10_0 .net "PC", 31 0, v000002434c518d60_0;  1 drivers
v000002434c51cf90_0 .var "clk", 0 0;
v000002434c51ec50_0 .net "clkout", 0 0, L_000002434c5531b0;  1 drivers
v000002434c51ecf0_0 .net "cycles_consumed", 31 0, v000002434c51de90_0;  1 drivers
v000002434c51d490_0 .var "rst", 0 0;
S_000002434c483560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002434c4d8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002434c4f2680 .param/l "RType" 0 4 2, C4<000000>;
P_000002434c4f26b8 .param/l "add" 0 4 5, C4<100000>;
P_000002434c4f26f0 .param/l "addi" 0 4 8, C4<001000>;
P_000002434c4f2728 .param/l "addu" 0 4 5, C4<100001>;
P_000002434c4f2760 .param/l "and_" 0 4 5, C4<100100>;
P_000002434c4f2798 .param/l "andi" 0 4 8, C4<001100>;
P_000002434c4f27d0 .param/l "beq" 0 4 10, C4<000100>;
P_000002434c4f2808 .param/l "bne" 0 4 10, C4<000101>;
P_000002434c4f2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002434c4f2878 .param/l "j" 0 4 12, C4<000010>;
P_000002434c4f28b0 .param/l "jal" 0 4 12, C4<000011>;
P_000002434c4f28e8 .param/l "jr" 0 4 6, C4<001000>;
P_000002434c4f2920 .param/l "lw" 0 4 8, C4<100011>;
P_000002434c4f2958 .param/l "nor_" 0 4 5, C4<100111>;
P_000002434c4f2990 .param/l "or_" 0 4 5, C4<100101>;
P_000002434c4f29c8 .param/l "ori" 0 4 8, C4<001101>;
P_000002434c4f2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000002434c4f2a38 .param/l "sll" 0 4 6, C4<000000>;
P_000002434c4f2a70 .param/l "slt" 0 4 5, C4<101010>;
P_000002434c4f2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000002434c4f2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000002434c4f2b18 .param/l "sub" 0 4 5, C4<100010>;
P_000002434c4f2b50 .param/l "subu" 0 4 5, C4<100011>;
P_000002434c4f2b88 .param/l "sw" 0 4 8, C4<101011>;
P_000002434c4f2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002434c4f2bf8 .param/l "xori" 0 4 8, C4<001110>;
L_000002434c553140 .functor NOT 1, v000002434c51d490_0, C4<0>, C4<0>, C4<0>;
L_000002434c552ea0 .functor NOT 1, v000002434c51d490_0, C4<0>, C4<0>, C4<0>;
L_000002434c552810 .functor NOT 1, v000002434c51d490_0, C4<0>, C4<0>, C4<0>;
L_000002434c552c70 .functor NOT 1, v000002434c51d490_0, C4<0>, C4<0>, C4<0>;
L_000002434c553610 .functor NOT 1, v000002434c51d490_0, C4<0>, C4<0>, C4<0>;
L_000002434c552ce0 .functor NOT 1, v000002434c51d490_0, C4<0>, C4<0>, C4<0>;
L_000002434c552f80 .functor NOT 1, v000002434c51d490_0, C4<0>, C4<0>, C4<0>;
L_000002434c5530d0 .functor NOT 1, v000002434c51d490_0, C4<0>, C4<0>, C4<0>;
L_000002434c5531b0 .functor OR 1, v000002434c51cf90_0, v000002434c4e1aa0_0, C4<0>, C4<0>;
L_000002434c552f10 .functor OR 1, L_000002434c5a1670, L_000002434c5a1530, C4<0>, C4<0>;
L_000002434c553300 .functor AND 1, L_000002434c5a1350, L_000002434c5a03b0, C4<1>, C4<1>;
L_000002434c553220 .functor NOT 1, v000002434c51d490_0, C4<0>, C4<0>, C4<0>;
L_000002434c552d50 .functor OR 1, L_000002434c5a09f0, L_000002434c5a08b0, C4<0>, C4<0>;
L_000002434c552e30 .functor OR 1, L_000002434c552d50, L_000002434c59f870, C4<0>, C4<0>;
L_000002434c5534c0 .functor OR 1, L_000002434c5a01d0, L_000002434c5b3230, C4<0>, C4<0>;
L_000002434c552880 .functor AND 1, L_000002434c5a15d0, L_000002434c5534c0, C4<1>, C4<1>;
L_000002434c5533e0 .functor OR 1, L_000002434c5b1890, L_000002434c5b2470, C4<0>, C4<0>;
L_000002434c553450 .functor AND 1, L_000002434c5b1d90, L_000002434c5533e0, C4<1>, C4<1>;
L_000002434c553530 .functor NOT 1, L_000002434c5531b0, C4<0>, C4<0>, C4<0>;
v000002434c5175a0_0 .net "ALUOp", 3 0, v000002434c4e1c80_0;  1 drivers
v000002434c518a40_0 .net "ALUResult", 31 0, v000002434c517e60_0;  1 drivers
v000002434c517640_0 .net "ALUSrc", 0 0, v000002434c4e2900_0;  1 drivers
v000002434c519830_0 .net "ALUin2", 31 0, L_000002434c5b26f0;  1 drivers
v000002434c51a4b0_0 .net "MemReadEn", 0 0, v000002434c4e3080_0;  1 drivers
v000002434c519f10_0 .net "MemWriteEn", 0 0, v000002434c4e31c0_0;  1 drivers
v000002434c51a730_0 .net "MemtoReg", 0 0, v000002434c4e3300_0;  1 drivers
v000002434c519a10_0 .net "PC", 31 0, v000002434c518d60_0;  alias, 1 drivers
v000002434c518f70_0 .net "PCPlus1", 31 0, L_000002434c5a12b0;  1 drivers
v000002434c51a370_0 .net "PCsrc", 0 0, v000002434c517320_0;  1 drivers
v000002434c51a870_0 .net "RegDst", 0 0, v000002434c4e3440_0;  1 drivers
v000002434c5198d0_0 .net "RegWriteEn", 0 0, v000002434c4e18c0_0;  1 drivers
v000002434c51aa50_0 .net "WriteRegister", 4 0, L_000002434c5a0590;  1 drivers
v000002434c519650_0 .net *"_ivl_0", 0 0, L_000002434c553140;  1 drivers
L_000002434c5537b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002434c51ac30_0 .net/2u *"_ivl_10", 4 0, L_000002434c5537b0;  1 drivers
L_000002434c553ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c519d30_0 .net *"_ivl_101", 15 0, L_000002434c553ba0;  1 drivers
v000002434c51a9b0_0 .net *"_ivl_102", 31 0, L_000002434c5a1490;  1 drivers
L_000002434c553be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c5196f0_0 .net *"_ivl_105", 25 0, L_000002434c553be8;  1 drivers
L_000002434c553c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c519970_0 .net/2u *"_ivl_106", 31 0, L_000002434c553c30;  1 drivers
v000002434c5193d0_0 .net *"_ivl_108", 0 0, L_000002434c5a1350;  1 drivers
L_000002434c553c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002434c51ad70_0 .net/2u *"_ivl_110", 5 0, L_000002434c553c78;  1 drivers
v000002434c51aaf0_0 .net *"_ivl_112", 0 0, L_000002434c5a03b0;  1 drivers
v000002434c519150_0 .net *"_ivl_115", 0 0, L_000002434c553300;  1 drivers
v000002434c51a910_0 .net *"_ivl_116", 47 0, L_000002434c5a0b30;  1 drivers
L_000002434c553cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c519ab0_0 .net *"_ivl_119", 15 0, L_000002434c553cc0;  1 drivers
L_000002434c5537f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002434c51a690_0 .net/2u *"_ivl_12", 5 0, L_000002434c5537f8;  1 drivers
v000002434c519b50_0 .net *"_ivl_120", 47 0, L_000002434c5a0bd0;  1 drivers
L_000002434c553d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c51a190_0 .net *"_ivl_123", 15 0, L_000002434c553d08;  1 drivers
v000002434c5195b0_0 .net *"_ivl_125", 0 0, L_000002434c5a0310;  1 drivers
v000002434c519790_0 .net *"_ivl_126", 31 0, L_000002434c59fff0;  1 drivers
v000002434c519dd0_0 .net *"_ivl_128", 47 0, L_000002434c5a0c70;  1 drivers
v000002434c51a550_0 .net *"_ivl_130", 47 0, L_000002434c5a0d10;  1 drivers
v000002434c519bf0_0 .net *"_ivl_132", 47 0, L_000002434c59fc30;  1 drivers
v000002434c519c90_0 .net *"_ivl_134", 47 0, L_000002434c5a1030;  1 drivers
v000002434c51a7d0_0 .net *"_ivl_14", 0 0, L_000002434c51d5d0;  1 drivers
v000002434c51a2d0_0 .net *"_ivl_140", 0 0, L_000002434c553220;  1 drivers
L_000002434c553d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c51ab90_0 .net/2u *"_ivl_142", 31 0, L_000002434c553d98;  1 drivers
L_000002434c553e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002434c51a410_0 .net/2u *"_ivl_146", 5 0, L_000002434c553e70;  1 drivers
v000002434c519e70_0 .net *"_ivl_148", 0 0, L_000002434c5a09f0;  1 drivers
L_000002434c553eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002434c51acd0_0 .net/2u *"_ivl_150", 5 0, L_000002434c553eb8;  1 drivers
v000002434c519fb0_0 .net *"_ivl_152", 0 0, L_000002434c5a08b0;  1 drivers
v000002434c519290_0 .net *"_ivl_155", 0 0, L_000002434c552d50;  1 drivers
L_000002434c553f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002434c518ed0_0 .net/2u *"_ivl_156", 5 0, L_000002434c553f00;  1 drivers
v000002434c519010_0 .net *"_ivl_158", 0 0, L_000002434c59f870;  1 drivers
L_000002434c553840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002434c51a050_0 .net/2u *"_ivl_16", 4 0, L_000002434c553840;  1 drivers
v000002434c5191f0_0 .net *"_ivl_161", 0 0, L_000002434c552e30;  1 drivers
L_000002434c553f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c51a0f0_0 .net/2u *"_ivl_162", 15 0, L_000002434c553f48;  1 drivers
v000002434c51a5f0_0 .net *"_ivl_164", 31 0, L_000002434c5a0950;  1 drivers
v000002434c5190b0_0 .net *"_ivl_167", 0 0, L_000002434c5a0090;  1 drivers
v000002434c51a230_0 .net *"_ivl_168", 15 0, L_000002434c5a0db0;  1 drivers
v000002434c519330_0 .net *"_ivl_170", 31 0, L_000002434c5a0e50;  1 drivers
v000002434c519470_0 .net *"_ivl_174", 31 0, L_000002434c5a0130;  1 drivers
L_000002434c553f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c519510_0 .net *"_ivl_177", 25 0, L_000002434c553f90;  1 drivers
L_000002434c553fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c51bde0_0 .net/2u *"_ivl_178", 31 0, L_000002434c553fd8;  1 drivers
v000002434c51c740_0 .net *"_ivl_180", 0 0, L_000002434c5a15d0;  1 drivers
L_000002434c554020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002434c51b0c0_0 .net/2u *"_ivl_182", 5 0, L_000002434c554020;  1 drivers
v000002434c51b8e0_0 .net *"_ivl_184", 0 0, L_000002434c5a01d0;  1 drivers
L_000002434c554068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002434c51aee0_0 .net/2u *"_ivl_186", 5 0, L_000002434c554068;  1 drivers
v000002434c51bd40_0 .net *"_ivl_188", 0 0, L_000002434c5b3230;  1 drivers
v000002434c51be80_0 .net *"_ivl_19", 4 0, L_000002434c51df30;  1 drivers
v000002434c51c420_0 .net *"_ivl_191", 0 0, L_000002434c5534c0;  1 drivers
v000002434c51c7e0_0 .net *"_ivl_193", 0 0, L_000002434c552880;  1 drivers
L_000002434c5540b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002434c51b160_0 .net/2u *"_ivl_194", 5 0, L_000002434c5540b0;  1 drivers
v000002434c51b2a0_0 .net *"_ivl_196", 0 0, L_000002434c5b2ab0;  1 drivers
L_000002434c5540f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002434c51b480_0 .net/2u *"_ivl_198", 31 0, L_000002434c5540f8;  1 drivers
L_000002434c553768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002434c51c600_0 .net/2u *"_ivl_2", 5 0, L_000002434c553768;  1 drivers
v000002434c51b700_0 .net *"_ivl_20", 4 0, L_000002434c51e110;  1 drivers
v000002434c51c880_0 .net *"_ivl_200", 31 0, L_000002434c5b1cf0;  1 drivers
v000002434c51c560_0 .net *"_ivl_204", 31 0, L_000002434c5b1a70;  1 drivers
L_000002434c554140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c51bb60_0 .net *"_ivl_207", 25 0, L_000002434c554140;  1 drivers
L_000002434c554188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c51b520_0 .net/2u *"_ivl_208", 31 0, L_000002434c554188;  1 drivers
v000002434c51c6a0_0 .net *"_ivl_210", 0 0, L_000002434c5b1d90;  1 drivers
L_000002434c5541d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002434c51c920_0 .net/2u *"_ivl_212", 5 0, L_000002434c5541d0;  1 drivers
v000002434c51c240_0 .net *"_ivl_214", 0 0, L_000002434c5b1890;  1 drivers
L_000002434c554218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002434c51c2e0_0 .net/2u *"_ivl_216", 5 0, L_000002434c554218;  1 drivers
v000002434c51c380_0 .net *"_ivl_218", 0 0, L_000002434c5b2470;  1 drivers
v000002434c51af80_0 .net *"_ivl_221", 0 0, L_000002434c5533e0;  1 drivers
v000002434c51bc00_0 .net *"_ivl_223", 0 0, L_000002434c553450;  1 drivers
L_000002434c554260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002434c51c9c0_0 .net/2u *"_ivl_224", 5 0, L_000002434c554260;  1 drivers
v000002434c51ca60_0 .net *"_ivl_226", 0 0, L_000002434c5b1f70;  1 drivers
v000002434c51b7a0_0 .net *"_ivl_228", 31 0, L_000002434c5b1bb0;  1 drivers
v000002434c51b020_0 .net *"_ivl_24", 0 0, L_000002434c552810;  1 drivers
L_000002434c553888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002434c51cb00_0 .net/2u *"_ivl_26", 4 0, L_000002434c553888;  1 drivers
v000002434c51b200_0 .net *"_ivl_29", 4 0, L_000002434c51e1b0;  1 drivers
v000002434c51cba0_0 .net *"_ivl_32", 0 0, L_000002434c552c70;  1 drivers
L_000002434c5538d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002434c51b980_0 .net/2u *"_ivl_34", 4 0, L_000002434c5538d0;  1 drivers
v000002434c51bac0_0 .net *"_ivl_37", 4 0, L_000002434c51d8f0;  1 drivers
v000002434c51b660_0 .net *"_ivl_40", 0 0, L_000002434c553610;  1 drivers
L_000002434c553918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c51b340_0 .net/2u *"_ivl_42", 15 0, L_000002434c553918;  1 drivers
v000002434c51b3e0_0 .net *"_ivl_45", 15 0, L_000002434c59fa50;  1 drivers
v000002434c51b5c0_0 .net *"_ivl_48", 0 0, L_000002434c552ce0;  1 drivers
v000002434c51cc40_0 .net *"_ivl_5", 5 0, L_000002434c51ddf0;  1 drivers
L_000002434c553960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c51cce0_0 .net/2u *"_ivl_50", 36 0, L_000002434c553960;  1 drivers
L_000002434c5539a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c51cd80_0 .net/2u *"_ivl_52", 31 0, L_000002434c5539a8;  1 drivers
v000002434c51ba20_0 .net *"_ivl_55", 4 0, L_000002434c5a0a90;  1 drivers
v000002434c51c4c0_0 .net *"_ivl_56", 36 0, L_000002434c59f9b0;  1 drivers
v000002434c51c060_0 .net *"_ivl_58", 36 0, L_000002434c5a0810;  1 drivers
v000002434c51bca0_0 .net *"_ivl_62", 0 0, L_000002434c552f80;  1 drivers
L_000002434c5539f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002434c51b840_0 .net/2u *"_ivl_64", 5 0, L_000002434c5539f0;  1 drivers
v000002434c51bf20_0 .net *"_ivl_67", 5 0, L_000002434c5a0450;  1 drivers
v000002434c51bfc0_0 .net *"_ivl_70", 0 0, L_000002434c5530d0;  1 drivers
L_000002434c553a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c51c100_0 .net/2u *"_ivl_72", 57 0, L_000002434c553a38;  1 drivers
L_000002434c553a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c51c1a0_0 .net/2u *"_ivl_74", 31 0, L_000002434c553a80;  1 drivers
v000002434c51d170_0 .net *"_ivl_77", 25 0, L_000002434c5a10d0;  1 drivers
v000002434c51e2f0_0 .net *"_ivl_78", 57 0, L_000002434c59fb90;  1 drivers
v000002434c51dfd0_0 .net *"_ivl_8", 0 0, L_000002434c552ea0;  1 drivers
v000002434c51e6b0_0 .net *"_ivl_80", 57 0, L_000002434c5a1210;  1 drivers
L_000002434c553ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002434c51d030_0 .net/2u *"_ivl_84", 31 0, L_000002434c553ac8;  1 drivers
L_000002434c553b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002434c51e750_0 .net/2u *"_ivl_88", 5 0, L_000002434c553b10;  1 drivers
v000002434c51db70_0 .net *"_ivl_90", 0 0, L_000002434c5a1670;  1 drivers
L_000002434c553b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002434c51e430_0 .net/2u *"_ivl_92", 5 0, L_000002434c553b58;  1 drivers
v000002434c51cef0_0 .net *"_ivl_94", 0 0, L_000002434c5a1530;  1 drivers
v000002434c51da30_0 .net *"_ivl_97", 0 0, L_000002434c552f10;  1 drivers
v000002434c51e4d0_0 .net *"_ivl_98", 47 0, L_000002434c5a0270;  1 drivers
v000002434c51e390_0 .net "adderResult", 31 0, L_000002434c59fcd0;  1 drivers
v000002434c51e570_0 .net "address", 31 0, L_000002434c5a0ef0;  1 drivers
v000002434c51d3f0_0 .net "clk", 0 0, L_000002434c5531b0;  alias, 1 drivers
v000002434c51de90_0 .var "cycles_consumed", 31 0;
v000002434c51e7f0_0 .net "extImm", 31 0, L_000002434c5a0f90;  1 drivers
v000002434c51e610_0 .net "funct", 5 0, L_000002434c59faf0;  1 drivers
v000002434c51e930_0 .net "hlt", 0 0, v000002434c4e1aa0_0;  1 drivers
v000002434c51dad0_0 .net "imm", 15 0, L_000002434c5a13f0;  1 drivers
v000002434c51e890_0 .net "immediate", 31 0, L_000002434c5b1b10;  1 drivers
v000002434c51dc10_0 .net "input_clk", 0 0, v000002434c51cf90_0;  1 drivers
v000002434c51d670_0 .net "instruction", 31 0, L_000002434c5a0770;  1 drivers
v000002434c51d0d0_0 .net "memoryReadData", 31 0, v000002434c517f00_0;  1 drivers
v000002434c51d2b0_0 .net "nextPC", 31 0, L_000002434c59f7d0;  1 drivers
v000002434c51d210_0 .net "opcode", 5 0, L_000002434c51d990;  1 drivers
v000002434c51ebb0_0 .net "rd", 4 0, L_000002434c51d710;  1 drivers
v000002434c51d850_0 .net "readData1", 31 0, L_000002434c553290;  1 drivers
v000002434c51e070_0 .net "readData1_w", 31 0, L_000002434c5b2d30;  1 drivers
v000002434c51dd50_0 .net "readData2", 31 0, L_000002434c553370;  1 drivers
v000002434c51dcb0_0 .net "rs", 4 0, L_000002434c51d7b0;  1 drivers
v000002434c51d530_0 .net "rst", 0 0, v000002434c51d490_0;  1 drivers
v000002434c51d350_0 .net "rt", 4 0, L_000002434c5a1170;  1 drivers
v000002434c51e9d0_0 .net "shamt", 31 0, L_000002434c59fd70;  1 drivers
v000002434c51e250_0 .net "wire_instruction", 31 0, L_000002434c553680;  1 drivers
v000002434c51ea70_0 .net "writeData", 31 0, L_000002434c5b3190;  1 drivers
v000002434c51ed90_0 .net "zero", 0 0, L_000002434c5b2830;  1 drivers
L_000002434c51ddf0 .part L_000002434c5a0770, 26, 6;
L_000002434c51d990 .functor MUXZ 6, L_000002434c51ddf0, L_000002434c553768, L_000002434c553140, C4<>;
L_000002434c51d5d0 .cmp/eq 6, L_000002434c51d990, L_000002434c5537f8;
L_000002434c51df30 .part L_000002434c5a0770, 11, 5;
L_000002434c51e110 .functor MUXZ 5, L_000002434c51df30, L_000002434c553840, L_000002434c51d5d0, C4<>;
L_000002434c51d710 .functor MUXZ 5, L_000002434c51e110, L_000002434c5537b0, L_000002434c552ea0, C4<>;
L_000002434c51e1b0 .part L_000002434c5a0770, 21, 5;
L_000002434c51d7b0 .functor MUXZ 5, L_000002434c51e1b0, L_000002434c553888, L_000002434c552810, C4<>;
L_000002434c51d8f0 .part L_000002434c5a0770, 16, 5;
L_000002434c5a1170 .functor MUXZ 5, L_000002434c51d8f0, L_000002434c5538d0, L_000002434c552c70, C4<>;
L_000002434c59fa50 .part L_000002434c5a0770, 0, 16;
L_000002434c5a13f0 .functor MUXZ 16, L_000002434c59fa50, L_000002434c553918, L_000002434c553610, C4<>;
L_000002434c5a0a90 .part L_000002434c5a0770, 6, 5;
L_000002434c59f9b0 .concat [ 5 32 0 0], L_000002434c5a0a90, L_000002434c5539a8;
L_000002434c5a0810 .functor MUXZ 37, L_000002434c59f9b0, L_000002434c553960, L_000002434c552ce0, C4<>;
L_000002434c59fd70 .part L_000002434c5a0810, 0, 32;
L_000002434c5a0450 .part L_000002434c5a0770, 0, 6;
L_000002434c59faf0 .functor MUXZ 6, L_000002434c5a0450, L_000002434c5539f0, L_000002434c552f80, C4<>;
L_000002434c5a10d0 .part L_000002434c5a0770, 0, 26;
L_000002434c59fb90 .concat [ 26 32 0 0], L_000002434c5a10d0, L_000002434c553a80;
L_000002434c5a1210 .functor MUXZ 58, L_000002434c59fb90, L_000002434c553a38, L_000002434c5530d0, C4<>;
L_000002434c5a0ef0 .part L_000002434c5a1210, 0, 32;
L_000002434c5a12b0 .arith/sum 32, v000002434c518d60_0, L_000002434c553ac8;
L_000002434c5a1670 .cmp/eq 6, L_000002434c51d990, L_000002434c553b10;
L_000002434c5a1530 .cmp/eq 6, L_000002434c51d990, L_000002434c553b58;
L_000002434c5a0270 .concat [ 32 16 0 0], L_000002434c5a0ef0, L_000002434c553ba0;
L_000002434c5a1490 .concat [ 6 26 0 0], L_000002434c51d990, L_000002434c553be8;
L_000002434c5a1350 .cmp/eq 32, L_000002434c5a1490, L_000002434c553c30;
L_000002434c5a03b0 .cmp/eq 6, L_000002434c59faf0, L_000002434c553c78;
L_000002434c5a0b30 .concat [ 32 16 0 0], L_000002434c553290, L_000002434c553cc0;
L_000002434c5a0bd0 .concat [ 32 16 0 0], v000002434c518d60_0, L_000002434c553d08;
L_000002434c5a0310 .part L_000002434c5a13f0, 15, 1;
LS_000002434c59fff0_0_0 .concat [ 1 1 1 1], L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310;
LS_000002434c59fff0_0_4 .concat [ 1 1 1 1], L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310;
LS_000002434c59fff0_0_8 .concat [ 1 1 1 1], L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310;
LS_000002434c59fff0_0_12 .concat [ 1 1 1 1], L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310;
LS_000002434c59fff0_0_16 .concat [ 1 1 1 1], L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310;
LS_000002434c59fff0_0_20 .concat [ 1 1 1 1], L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310;
LS_000002434c59fff0_0_24 .concat [ 1 1 1 1], L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310;
LS_000002434c59fff0_0_28 .concat [ 1 1 1 1], L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310, L_000002434c5a0310;
LS_000002434c59fff0_1_0 .concat [ 4 4 4 4], LS_000002434c59fff0_0_0, LS_000002434c59fff0_0_4, LS_000002434c59fff0_0_8, LS_000002434c59fff0_0_12;
LS_000002434c59fff0_1_4 .concat [ 4 4 4 4], LS_000002434c59fff0_0_16, LS_000002434c59fff0_0_20, LS_000002434c59fff0_0_24, LS_000002434c59fff0_0_28;
L_000002434c59fff0 .concat [ 16 16 0 0], LS_000002434c59fff0_1_0, LS_000002434c59fff0_1_4;
L_000002434c5a0c70 .concat [ 16 32 0 0], L_000002434c5a13f0, L_000002434c59fff0;
L_000002434c5a0d10 .arith/sum 48, L_000002434c5a0bd0, L_000002434c5a0c70;
L_000002434c59fc30 .functor MUXZ 48, L_000002434c5a0d10, L_000002434c5a0b30, L_000002434c553300, C4<>;
L_000002434c5a1030 .functor MUXZ 48, L_000002434c59fc30, L_000002434c5a0270, L_000002434c552f10, C4<>;
L_000002434c59fcd0 .part L_000002434c5a1030, 0, 32;
L_000002434c59f7d0 .functor MUXZ 32, L_000002434c5a12b0, L_000002434c59fcd0, v000002434c517320_0, C4<>;
L_000002434c5a0770 .functor MUXZ 32, L_000002434c553680, L_000002434c553d98, L_000002434c553220, C4<>;
L_000002434c5a09f0 .cmp/eq 6, L_000002434c51d990, L_000002434c553e70;
L_000002434c5a08b0 .cmp/eq 6, L_000002434c51d990, L_000002434c553eb8;
L_000002434c59f870 .cmp/eq 6, L_000002434c51d990, L_000002434c553f00;
L_000002434c5a0950 .concat [ 16 16 0 0], L_000002434c5a13f0, L_000002434c553f48;
L_000002434c5a0090 .part L_000002434c5a13f0, 15, 1;
LS_000002434c5a0db0_0_0 .concat [ 1 1 1 1], L_000002434c5a0090, L_000002434c5a0090, L_000002434c5a0090, L_000002434c5a0090;
LS_000002434c5a0db0_0_4 .concat [ 1 1 1 1], L_000002434c5a0090, L_000002434c5a0090, L_000002434c5a0090, L_000002434c5a0090;
LS_000002434c5a0db0_0_8 .concat [ 1 1 1 1], L_000002434c5a0090, L_000002434c5a0090, L_000002434c5a0090, L_000002434c5a0090;
LS_000002434c5a0db0_0_12 .concat [ 1 1 1 1], L_000002434c5a0090, L_000002434c5a0090, L_000002434c5a0090, L_000002434c5a0090;
L_000002434c5a0db0 .concat [ 4 4 4 4], LS_000002434c5a0db0_0_0, LS_000002434c5a0db0_0_4, LS_000002434c5a0db0_0_8, LS_000002434c5a0db0_0_12;
L_000002434c5a0e50 .concat [ 16 16 0 0], L_000002434c5a13f0, L_000002434c5a0db0;
L_000002434c5a0f90 .functor MUXZ 32, L_000002434c5a0e50, L_000002434c5a0950, L_000002434c552e30, C4<>;
L_000002434c5a0130 .concat [ 6 26 0 0], L_000002434c51d990, L_000002434c553f90;
L_000002434c5a15d0 .cmp/eq 32, L_000002434c5a0130, L_000002434c553fd8;
L_000002434c5a01d0 .cmp/eq 6, L_000002434c59faf0, L_000002434c554020;
L_000002434c5b3230 .cmp/eq 6, L_000002434c59faf0, L_000002434c554068;
L_000002434c5b2ab0 .cmp/eq 6, L_000002434c51d990, L_000002434c5540b0;
L_000002434c5b1cf0 .functor MUXZ 32, L_000002434c5a0f90, L_000002434c5540f8, L_000002434c5b2ab0, C4<>;
L_000002434c5b1b10 .functor MUXZ 32, L_000002434c5b1cf0, L_000002434c59fd70, L_000002434c552880, C4<>;
L_000002434c5b1a70 .concat [ 6 26 0 0], L_000002434c51d990, L_000002434c554140;
L_000002434c5b1d90 .cmp/eq 32, L_000002434c5b1a70, L_000002434c554188;
L_000002434c5b1890 .cmp/eq 6, L_000002434c59faf0, L_000002434c5541d0;
L_000002434c5b2470 .cmp/eq 6, L_000002434c59faf0, L_000002434c554218;
L_000002434c5b1f70 .cmp/eq 6, L_000002434c51d990, L_000002434c554260;
L_000002434c5b1bb0 .functor MUXZ 32, L_000002434c553290, v000002434c518d60_0, L_000002434c5b1f70, C4<>;
L_000002434c5b2d30 .functor MUXZ 32, L_000002434c5b1bb0, L_000002434c553370, L_000002434c553450, C4<>;
S_000002434c4836f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002434c483560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002434c4ee0f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002434c552dc0 .functor NOT 1, v000002434c4e2900_0, C4<0>, C4<0>, C4<0>;
v000002434c4e20e0_0 .net *"_ivl_0", 0 0, L_000002434c552dc0;  1 drivers
v000002434c4e34e0_0 .net "in1", 31 0, L_000002434c553370;  alias, 1 drivers
v000002434c4e2360_0 .net "in2", 31 0, L_000002434c5b1b10;  alias, 1 drivers
v000002434c4e2d60_0 .net "out", 31 0, L_000002434c5b26f0;  alias, 1 drivers
v000002434c4e1780_0 .net "s", 0 0, v000002434c4e2900_0;  alias, 1 drivers
L_000002434c5b26f0 .functor MUXZ 32, L_000002434c5b1b10, L_000002434c553370, L_000002434c552dc0, C4<>;
S_000002434c4169c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002434c483560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002434c550090 .param/l "RType" 0 4 2, C4<000000>;
P_000002434c5500c8 .param/l "add" 0 4 5, C4<100000>;
P_000002434c550100 .param/l "addi" 0 4 8, C4<001000>;
P_000002434c550138 .param/l "addu" 0 4 5, C4<100001>;
P_000002434c550170 .param/l "and_" 0 4 5, C4<100100>;
P_000002434c5501a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002434c5501e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002434c550218 .param/l "bne" 0 4 10, C4<000101>;
P_000002434c550250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002434c550288 .param/l "j" 0 4 12, C4<000010>;
P_000002434c5502c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002434c5502f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002434c550330 .param/l "lw" 0 4 8, C4<100011>;
P_000002434c550368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002434c5503a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002434c5503d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002434c550410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002434c550448 .param/l "sll" 0 4 6, C4<000000>;
P_000002434c550480 .param/l "slt" 0 4 5, C4<101010>;
P_000002434c5504b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002434c5504f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002434c550528 .param/l "sub" 0 4 5, C4<100010>;
P_000002434c550560 .param/l "subu" 0 4 5, C4<100011>;
P_000002434c550598 .param/l "sw" 0 4 8, C4<101011>;
P_000002434c5505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002434c550608 .param/l "xori" 0 4 8, C4<001110>;
v000002434c4e1c80_0 .var "ALUOp", 3 0;
v000002434c4e2900_0 .var "ALUSrc", 0 0;
v000002434c4e3080_0 .var "MemReadEn", 0 0;
v000002434c4e31c0_0 .var "MemWriteEn", 0 0;
v000002434c4e3300_0 .var "MemtoReg", 0 0;
v000002434c4e3440_0 .var "RegDst", 0 0;
v000002434c4e18c0_0 .var "RegWriteEn", 0 0;
v000002434c4e2400_0 .net "funct", 5 0, L_000002434c59faf0;  alias, 1 drivers
v000002434c4e1aa0_0 .var "hlt", 0 0;
v000002434c4e1960_0 .net "opcode", 5 0, L_000002434c51d990;  alias, 1 drivers
v000002434c4e2540_0 .net "rst", 0 0, v000002434c51d490_0;  alias, 1 drivers
E_000002434c4eda30 .event anyedge, v000002434c4e2540_0, v000002434c4e1960_0, v000002434c4e2400_0;
S_000002434c516ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002434c483560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002434c4ee630 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002434c553680 .functor BUFZ 32, L_000002434c59fe10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002434c4e1e60_0 .net "Data_Out", 31 0, L_000002434c553680;  alias, 1 drivers
v000002434c4e2720 .array "InstMem", 0 1023, 31 0;
v000002434c4e1b40_0 .net *"_ivl_0", 31 0, L_000002434c59fe10;  1 drivers
v000002434c4e29a0_0 .net *"_ivl_3", 9 0, L_000002434c5a04f0;  1 drivers
v000002434c4e1f00_0 .net *"_ivl_4", 11 0, L_000002434c59feb0;  1 drivers
L_000002434c553d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002434c4e1fa0_0 .net *"_ivl_7", 1 0, L_000002434c553d50;  1 drivers
v000002434c4e2220_0 .net "addr", 31 0, v000002434c518d60_0;  alias, 1 drivers
v000002434c4e2180_0 .var/i "i", 31 0;
L_000002434c59fe10 .array/port v000002434c4e2720, L_000002434c59feb0;
L_000002434c5a04f0 .part v000002434c518d60_0, 0, 10;
L_000002434c59feb0 .concat [ 10 2 0 0], L_000002434c5a04f0, L_000002434c553d50;
S_000002434c416b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002434c483560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002434c553290 .functor BUFZ 32, L_000002434c5a0630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002434c553370 .functor BUFZ 32, L_000002434c59ff50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002434c4e2860_0 .net *"_ivl_0", 31 0, L_000002434c5a0630;  1 drivers
v000002434c4e2a40_0 .net *"_ivl_10", 6 0, L_000002434c59f910;  1 drivers
L_000002434c553e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002434c4c4650_0 .net *"_ivl_13", 1 0, L_000002434c553e28;  1 drivers
v000002434c4c4d30_0 .net *"_ivl_2", 6 0, L_000002434c5a06d0;  1 drivers
L_000002434c553de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002434c518680_0 .net *"_ivl_5", 1 0, L_000002434c553de0;  1 drivers
v000002434c518400_0 .net *"_ivl_8", 31 0, L_000002434c59ff50;  1 drivers
v000002434c517aa0_0 .net "clk", 0 0, L_000002434c5531b0;  alias, 1 drivers
v000002434c517b40_0 .var/i "i", 31 0;
v000002434c517140_0 .net "readData1", 31 0, L_000002434c553290;  alias, 1 drivers
v000002434c517960_0 .net "readData2", 31 0, L_000002434c553370;  alias, 1 drivers
v000002434c518cc0_0 .net "readRegister1", 4 0, L_000002434c51d7b0;  alias, 1 drivers
v000002434c518180_0 .net "readRegister2", 4 0, L_000002434c5a1170;  alias, 1 drivers
v000002434c517d20 .array "registers", 31 0, 31 0;
v000002434c517780_0 .net "rst", 0 0, v000002434c51d490_0;  alias, 1 drivers
v000002434c517500_0 .net "we", 0 0, v000002434c4e18c0_0;  alias, 1 drivers
v000002434c518540_0 .net "writeData", 31 0, L_000002434c5b3190;  alias, 1 drivers
v000002434c5170a0_0 .net "writeRegister", 4 0, L_000002434c5a0590;  alias, 1 drivers
E_000002434c4ee1f0/0 .event negedge, v000002434c4e2540_0;
E_000002434c4ee1f0/1 .event posedge, v000002434c517aa0_0;
E_000002434c4ee1f0 .event/or E_000002434c4ee1f0/0, E_000002434c4ee1f0/1;
L_000002434c5a0630 .array/port v000002434c517d20, L_000002434c5a06d0;
L_000002434c5a06d0 .concat [ 5 2 0 0], L_000002434c51d7b0, L_000002434c553de0;
L_000002434c59ff50 .array/port v000002434c517d20, L_000002434c59f910;
L_000002434c59f910 .concat [ 5 2 0 0], L_000002434c5a1170, L_000002434c553e28;
S_000002434c481390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002434c416b50;
 .timescale 0 0;
v000002434c4e25e0_0 .var/i "i", 31 0;
S_000002434c481520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002434c483560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002434c4ee270 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002434c5527a0 .functor NOT 1, v000002434c4e3440_0, C4<0>, C4<0>, C4<0>;
v000002434c5173c0_0 .net *"_ivl_0", 0 0, L_000002434c5527a0;  1 drivers
v000002434c518ae0_0 .net "in1", 4 0, L_000002434c5a1170;  alias, 1 drivers
v000002434c517280_0 .net "in2", 4 0, L_000002434c51d710;  alias, 1 drivers
v000002434c5184a0_0 .net "out", 4 0, L_000002434c5a0590;  alias, 1 drivers
v000002434c517be0_0 .net "s", 0 0, v000002434c4e3440_0;  alias, 1 drivers
L_000002434c5a0590 .functor MUXZ 5, L_000002434c51d710, L_000002434c5a1170, L_000002434c5527a0, C4<>;
S_000002434c46b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002434c483560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002434c4edbb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002434c5535a0 .functor NOT 1, v000002434c4e3300_0, C4<0>, C4<0>, C4<0>;
v000002434c517460_0 .net *"_ivl_0", 0 0, L_000002434c5535a0;  1 drivers
v000002434c517fa0_0 .net "in1", 31 0, v000002434c517e60_0;  alias, 1 drivers
v000002434c518040_0 .net "in2", 31 0, v000002434c517f00_0;  alias, 1 drivers
v000002434c5171e0_0 .net "out", 31 0, L_000002434c5b3190;  alias, 1 drivers
v000002434c5178c0_0 .net "s", 0 0, v000002434c4e3300_0;  alias, 1 drivers
L_000002434c5b3190 .functor MUXZ 32, v000002434c517f00_0, v000002434c517e60_0, L_000002434c5535a0, C4<>;
S_000002434c46b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002434c483560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002434c4ae950 .param/l "ADD" 0 9 12, C4<0000>;
P_000002434c4ae988 .param/l "AND" 0 9 12, C4<0010>;
P_000002434c4ae9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002434c4ae9f8 .param/l "OR" 0 9 12, C4<0011>;
P_000002434c4aea30 .param/l "SGT" 0 9 12, C4<0111>;
P_000002434c4aea68 .param/l "SLL" 0 9 12, C4<1000>;
P_000002434c4aeaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002434c4aead8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002434c4aeb10 .param/l "SUB" 0 9 12, C4<0001>;
P_000002434c4aeb48 .param/l "XOR" 0 9 12, C4<0100>;
P_000002434c4aeb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002434c4aebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002434c5542a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002434c518220_0 .net/2u *"_ivl_0", 31 0, L_000002434c5542a8;  1 drivers
v000002434c517c80_0 .net "opSel", 3 0, v000002434c4e1c80_0;  alias, 1 drivers
v000002434c517dc0_0 .net "operand1", 31 0, L_000002434c5b2d30;  alias, 1 drivers
v000002434c516ec0_0 .net "operand2", 31 0, L_000002434c5b26f0;  alias, 1 drivers
v000002434c517e60_0 .var "result", 31 0;
v000002434c516f60_0 .net "zero", 0 0, L_000002434c5b2830;  alias, 1 drivers
E_000002434c4ee070 .event anyedge, v000002434c4e1c80_0, v000002434c517dc0_0, v000002434c4e2d60_0;
L_000002434c5b2830 .cmp/eq 32, v000002434c517e60_0, L_000002434c5542a8;
S_000002434c4aec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002434c483560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002434c551660 .param/l "RType" 0 4 2, C4<000000>;
P_000002434c551698 .param/l "add" 0 4 5, C4<100000>;
P_000002434c5516d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002434c551708 .param/l "addu" 0 4 5, C4<100001>;
P_000002434c551740 .param/l "and_" 0 4 5, C4<100100>;
P_000002434c551778 .param/l "andi" 0 4 8, C4<001100>;
P_000002434c5517b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002434c5517e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002434c551820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002434c551858 .param/l "j" 0 4 12, C4<000010>;
P_000002434c551890 .param/l "jal" 0 4 12, C4<000011>;
P_000002434c5518c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002434c551900 .param/l "lw" 0 4 8, C4<100011>;
P_000002434c551938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002434c551970 .param/l "or_" 0 4 5, C4<100101>;
P_000002434c5519a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002434c5519e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002434c551a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002434c551a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002434c551a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002434c551ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002434c551af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002434c551b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002434c551b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002434c551ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002434c551bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002434c517320_0 .var "PCsrc", 0 0;
v000002434c518c20_0 .net "funct", 5 0, L_000002434c59faf0;  alias, 1 drivers
v000002434c5182c0_0 .net "opcode", 5 0, L_000002434c51d990;  alias, 1 drivers
v000002434c517a00_0 .net "operand1", 31 0, L_000002434c553290;  alias, 1 drivers
v000002434c518360_0 .net "operand2", 31 0, L_000002434c5b26f0;  alias, 1 drivers
v000002434c5180e0_0 .net "rst", 0 0, v000002434c51d490_0;  alias, 1 drivers
E_000002434c4ed8b0/0 .event anyedge, v000002434c4e2540_0, v000002434c4e1960_0, v000002434c517140_0, v000002434c4e2d60_0;
E_000002434c4ed8b0/1 .event anyedge, v000002434c4e2400_0;
E_000002434c4ed8b0 .event/or E_000002434c4ed8b0/0, E_000002434c4ed8b0/1;
S_000002434c551c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002434c483560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002434c5185e0 .array "DataMem", 0 1023, 31 0;
v000002434c518720_0 .net "address", 31 0, v000002434c517e60_0;  alias, 1 drivers
v000002434c5187c0_0 .net "clock", 0 0, L_000002434c553530;  1 drivers
v000002434c518b80_0 .net "data", 31 0, L_000002434c553370;  alias, 1 drivers
v000002434c5176e0_0 .var/i "i", 31 0;
v000002434c517f00_0 .var "q", 31 0;
v000002434c518860_0 .net "rden", 0 0, v000002434c4e3080_0;  alias, 1 drivers
v000002434c517820_0 .net "wren", 0 0, v000002434c4e31c0_0;  alias, 1 drivers
E_000002434c4ed8f0 .event posedge, v000002434c5187c0_0;
S_000002434c551db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002434c483560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002434c4edab0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002434c517000_0 .net "PCin", 31 0, L_000002434c59f7d0;  alias, 1 drivers
v000002434c518d60_0 .var "PCout", 31 0;
v000002434c518900_0 .net "clk", 0 0, L_000002434c5531b0;  alias, 1 drivers
v000002434c5189a0_0 .net "rst", 0 0, v000002434c51d490_0;  alias, 1 drivers
    .scope S_000002434c4aec00;
T_0 ;
    %wait E_000002434c4ed8b0;
    %load/vec4 v000002434c5180e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002434c517320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002434c5182c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002434c517a00_0;
    %load/vec4 v000002434c518360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002434c5182c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002434c517a00_0;
    %load/vec4 v000002434c518360_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002434c5182c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002434c5182c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002434c5182c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002434c518c20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002434c517320_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002434c551db0;
T_1 ;
    %wait E_000002434c4ee1f0;
    %load/vec4 v000002434c5189a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002434c518d60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002434c517000_0;
    %assign/vec4 v000002434c518d60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002434c516ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002434c4e2180_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002434c4e2180_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002434c4e2180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %load/vec4 v000002434c4e2180_0;
    %addi 1, 0, 32;
    %store/vec4 v000002434c4e2180_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c4e2720, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002434c4169c0;
T_3 ;
    %wait E_000002434c4eda30;
    %load/vec4 v000002434c4e2540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002434c4e1aa0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002434c4e2900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002434c4e18c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002434c4e31c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002434c4e3300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002434c4e3080_0, 0;
    %assign/vec4 v000002434c4e3440_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002434c4e1aa0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002434c4e1c80_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002434c4e2900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002434c4e18c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002434c4e31c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002434c4e3300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002434c4e3080_0, 0, 1;
    %store/vec4 v000002434c4e3440_0, 0, 1;
    %load/vec4 v000002434c4e1960_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e1aa0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e18c0_0, 0;
    %load/vec4 v000002434c4e2400_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e2900_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e2900_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e18c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e2900_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002434c4e3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e2900_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e18c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e2900_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e18c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e2900_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e18c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e2900_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e18c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e2900_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e3080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e18c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e2900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e3300_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e31c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002434c4e2900_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002434c4e1c80_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002434c416b50;
T_4 ;
    %wait E_000002434c4ee1f0;
    %fork t_1, S_000002434c481390;
    %jmp t_0;
    .scope S_000002434c481390;
t_1 ;
    %load/vec4 v000002434c517780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002434c4e25e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002434c4e25e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002434c4e25e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c517d20, 0, 4;
    %load/vec4 v000002434c4e25e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002434c4e25e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002434c517500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002434c518540_0;
    %load/vec4 v000002434c5170a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c517d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c517d20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002434c416b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002434c416b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002434c517b40_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002434c517b40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002434c517b40_0;
    %ix/getv/s 4, v000002434c517b40_0;
    %load/vec4a v000002434c517d20, 4;
    %ix/getv/s 4, v000002434c517b40_0;
    %load/vec4a v000002434c517d20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002434c517b40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002434c517b40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002434c46b2b0;
T_6 ;
    %wait E_000002434c4ee070;
    %load/vec4 v000002434c517c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002434c517e60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002434c517dc0_0;
    %load/vec4 v000002434c516ec0_0;
    %add;
    %assign/vec4 v000002434c517e60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002434c517dc0_0;
    %load/vec4 v000002434c516ec0_0;
    %sub;
    %assign/vec4 v000002434c517e60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002434c517dc0_0;
    %load/vec4 v000002434c516ec0_0;
    %and;
    %assign/vec4 v000002434c517e60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002434c517dc0_0;
    %load/vec4 v000002434c516ec0_0;
    %or;
    %assign/vec4 v000002434c517e60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002434c517dc0_0;
    %load/vec4 v000002434c516ec0_0;
    %xor;
    %assign/vec4 v000002434c517e60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002434c517dc0_0;
    %load/vec4 v000002434c516ec0_0;
    %or;
    %inv;
    %assign/vec4 v000002434c517e60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002434c517dc0_0;
    %load/vec4 v000002434c516ec0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002434c517e60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002434c516ec0_0;
    %load/vec4 v000002434c517dc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002434c517e60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002434c517dc0_0;
    %ix/getv 4, v000002434c516ec0_0;
    %shiftl 4;
    %assign/vec4 v000002434c517e60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002434c517dc0_0;
    %ix/getv 4, v000002434c516ec0_0;
    %shiftr 4;
    %assign/vec4 v000002434c517e60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002434c551c20;
T_7 ;
    %wait E_000002434c4ed8f0;
    %load/vec4 v000002434c518860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002434c518720_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002434c5185e0, 4;
    %assign/vec4 v000002434c517f00_0, 0;
T_7.0 ;
    %load/vec4 v000002434c517820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002434c518b80_0;
    %ix/getv 3, v000002434c518720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c5185e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002434c551c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002434c5176e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002434c5176e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002434c5176e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c5185e0, 0, 4;
    %load/vec4 v000002434c5176e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002434c5176e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002434c5185e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002434c551c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002434c5176e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002434c5176e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002434c5176e0_0;
    %load/vec4a v000002434c5185e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002434c5176e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002434c5176e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002434c5176e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002434c483560;
T_10 ;
    %wait E_000002434c4ee1f0;
    %load/vec4 v000002434c51d530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002434c51de90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002434c51de90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002434c51de90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002434c4d8500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002434c51cf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002434c51d490_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002434c4d8500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002434c51cf90_0;
    %inv;
    %assign/vec4 v000002434c51cf90_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002434c4d8500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002434c51d490_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002434c51d490_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002434c51ecf0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
