

================================================================
== Vitis HLS Report for 'covCorePart1_double_15_80_1_2_16_s'
================================================================
* Date:           Tue Apr 30 21:48:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40981|    40981|  0.137 ms|  0.137 ms|  40981|  40981|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153  |covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2  |      179|      179|  0.597 us|  0.597 us|  179|  179|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_c0   |    40980|    40980|      2732|          -|          -|    15|        no|
        | + loop_c1  |     2730|     2730|       182|          -|          -|    15|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      504|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     11|     2650|     1565|     -|
|Memory               |        -|      -|      128|      130|     -|
|Multiplexer          |        -|      -|        -|      112|     -|
|Register             |        -|      -|      280|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     11|     3058|     2311|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153  |covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2  |        0|  11|  2650|  1565|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Total                                                         |                                                   |        0|  11|  2650|  1565|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |values2_U    |covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |values2_1_U  |covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    +-------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                                                               |        0| 128| 130|    0|    32|  128|     2|         2048|
    +-------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln194_1_fu_369_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln194_fu_225_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln197_fu_276_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln206_fu_247_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln210_1_fu_358_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln210_fu_306_p2    |         +|   0|  0|  18|          11|          11|
    |cmp18_not_fu_318_p2    |      icmp|   0|  0|  38|          31|          31|
    |cmp30_1_fu_364_p2      |      icmp|   0|  0|  39|          32|          32|
    |cmp30_fu_323_p2        |      icmp|   0|  0|  39|          32|          32|
    |cmp79_fu_312_p2        |      icmp|   0|  0|  38|          31|           1|
    |empty_92_fu_181_p2     |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln194_fu_220_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln197_fu_271_p2   |      icmp|   0|  0|  38|          31|          31|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |empty_93_fu_328_p2     |        or|   0|  0|  32|          32|           1|
    |smax_fu_187_p3         |    select|   0|  0|  31|           1|          31|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 504|         382|         233|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  31|          6|    1|          6|
    |ap_done              |   9|          2|    1|          2|
    |cols_c_blk_n         |   9|          2|    1|          2|
    |i_fu_102             |   9|          2|   31|         62|
    |indvars_iv18_fu_98   |   9|          2|   32|         64|
    |j_reg_142            |   9|          2|   31|         62|
    |real_start           |   9|          2|    1|          2|
    |rows_c_blk_n         |   9|          2|    1|          2|
    |values2Strm_0_write  |   9|          2|    1|          2|
    |values2Strm_1_write  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 112|         24|  101|        206|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln194_reg_425                                                          |  31|   0|   31|          0|
    |add_ln197_reg_443                                                          |  31|   0|   31|          0|
    |add_ln206_reg_430                                                          |   7|   0|   11|          4|
    |add_ln210_1_reg_468                                                        |   6|   0|   11|          5|
    |add_ln210_reg_448                                                          |   6|   0|   11|          5|
    |ap_CS_fsm                                                                  |   5|   0|    5|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |cmp18_not_reg_458                                                          |   1|   0|    1|          0|
    |cmp30_1_reg_473                                                            |   1|   0|    1|          0|
    |cmp30_reg_463                                                              |   1|   0|    1|          0|
    |cmp79_reg_453                                                              |   1|   0|    1|          0|
    |grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_102                                                                   |  31|   0|   31|          0|
    |indvars_iv18_fu_98                                                         |  32|   0|   32|          0|
    |j_reg_142                                                                  |  31|   0|   31|          0|
    |smax_reg_408                                                               |  31|   0|   31|          0|
    |start_once_reg                                                             |   1|   0|    1|          0|
    |trunc_ln_reg_435                                                           |  31|   0|   31|          0|
    |zext_ln194_reg_416                                                         |  31|   0|   32|          1|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 280|   0|  295|         15|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  covCorePart1<double, 15, 80, 1, 2, 16>|  return value|
|rows                          |   in|   32|     ap_none|                                    rows|        scalar|
|cols                          |   in|   32|     ap_none|                                    cols|        scalar|
|input_r_address0              |  out|   11|   ap_memory|                                 input_r|         array|
|input_r_ce0                   |  out|    1|   ap_memory|                                 input_r|         array|
|input_r_q0                    |   in|   64|   ap_memory|                                 input_r|         array|
|input_r_address1              |  out|   11|   ap_memory|                                 input_r|         array|
|input_r_ce1                   |  out|    1|   ap_memory|                                 input_r|         array|
|input_r_q1                    |   in|   64|   ap_memory|                                 input_r|         array|
|values2Strm_0_din             |  out|   64|     ap_fifo|                           values2Strm_0|       pointer|
|values2Strm_0_num_data_valid  |   in|    6|     ap_fifo|                           values2Strm_0|       pointer|
|values2Strm_0_fifo_cap        |   in|    6|     ap_fifo|                           values2Strm_0|       pointer|
|values2Strm_0_full_n          |   in|    1|     ap_fifo|                           values2Strm_0|       pointer|
|values2Strm_0_write           |  out|    1|     ap_fifo|                           values2Strm_0|       pointer|
|values2Strm_1_din             |  out|   64|     ap_fifo|                           values2Strm_1|       pointer|
|values2Strm_1_num_data_valid  |   in|    6|     ap_fifo|                           values2Strm_1|       pointer|
|values2Strm_1_fifo_cap        |   in|    6|     ap_fifo|                           values2Strm_1|       pointer|
|values2Strm_1_full_n          |   in|    1|     ap_fifo|                           values2Strm_1|       pointer|
|values2Strm_1_write           |  out|    1|     ap_fifo|                           values2Strm_1|       pointer|
|rows_c_din                    |  out|   32|     ap_fifo|                                  rows_c|       pointer|
|rows_c_num_data_valid         |   in|    3|     ap_fifo|                                  rows_c|       pointer|
|rows_c_fifo_cap               |   in|    3|     ap_fifo|                                  rows_c|       pointer|
|rows_c_full_n                 |   in|    1|     ap_fifo|                                  rows_c|       pointer|
|rows_c_write                  |  out|    1|     ap_fifo|                                  rows_c|       pointer|
|cols_c_din                    |  out|   32|     ap_fifo|                                  cols_c|       pointer|
|cols_c_num_data_valid         |   in|    3|     ap_fifo|                                  cols_c|       pointer|
|cols_c_fifo_cap               |   in|    3|     ap_fifo|                                  cols_c|       pointer|
|cols_c_full_n                 |   in|    1|     ap_fifo|                                  cols_c|       pointer|
|cols_c_write                  |  out|    1|     ap_fifo|                                  cols_c|       pointer|
+------------------------------+-----+-----+------------+----------------------------------------+--------------+

