// ==============================================================
// File generated on Mon Dec 23 21:14:45 JST 2019
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3.1 (64-bit)
// SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
// IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================

extern int AESL_WRAP_network (
ap_axis<16, 1, 1, 1 > input_data[784],
ap_axis<16, 1, 1, 1 > output_data[784]);
