Loading plugins phase: Elapsed time ==> 0s.457ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\capsenseled.cyprj -d CY8C4248LQI-BL583 -s C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.678ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  capsenseled.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\capsenseled.cyprj -dcpsoc3 capsenseled.v -verilog
======================================================================

======================================================================
Compiling:  capsenseled.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\capsenseled.cyprj -dcpsoc3 capsenseled.v -verilog
======================================================================

======================================================================
Compiling:  capsenseled.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\capsenseled.cyprj -dcpsoc3 -verilog capsenseled.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Apr 18 13:02:30 2017


======================================================================
Compiling:  capsenseled.v
Program  :   vpp
Options  :    -yv2 -q10 capsenseled.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Apr 18 13:02:30 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'capsenseled.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  capsenseled.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\capsenseled.cyprj -dcpsoc3 -verilog capsenseled.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Apr 18 13:02:30 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\codegentemp\capsenseled.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\codegentemp\capsenseled.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  capsenseled.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\capsenseled.cyprj -dcpsoc3 -verilog capsenseled.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Apr 18 13:02:30 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\codegentemp\capsenseled.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\codegentemp\capsenseled.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_414
	\ble:Net_55\
	\OneWire:Net_901\
	\OneWire:Net_902\
	\OneWire:Net_903\
	\OneWire:Net_904\
	\OneWire:Net_905\
	\OneWire:Net_906\
	\OneWire:Net_907\
	\OneWire:TimerDelay:TimerUDB:ctrl_cmode_0\
	\OneWire:TimerDelay:TimerUDB:ctrl_ic_1\
	\OneWire:TimerDelay:TimerUDB:ctrl_ic_0\
	\OneWire:Net_913\
	\OneWire:TimerDelay:TimerUDB:zeros_3\
	\OneWire:TimerDelay:TimerUDB:zeros_2\
	\OneWire:Net_820_7\
	\OneWire:ControlReg_SEL:control_out_7\
	\OneWire:Net_820_6\
	\OneWire:ControlReg_SEL:control_out_6\
	\OneWire:Net_820_5\
	\OneWire:ControlReg_SEL:control_out_5\
	\OneWire:Net_820_4\
	\OneWire:ControlReg_SEL:control_out_4\
	\OneWire:Net_820_3\
	\OneWire:ControlReg_SEL:control_out_3\
	\OneWire:Net_820_2\
	\OneWire:ControlReg_SEL:control_out_2\
	\OneWire:Net_820_1\
	\OneWire:ControlReg_SEL:control_out_1\
	\OneWire:Net_925\
	\OneWire:Net_926\
	\OneWire:Net_927\
	\OneWire:Net_928\
	\OneWire:Net_929\
	\OneWire:Net_930\
	\OneWire:Net_931\
	\OneWire:Net_986\


Deleted 37 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__blue_net_0
Aliasing tmpOE__red_net_0 to tmpOE__blue_net_0
Aliasing \PWM_Servo:Net_75\ to zero
Aliasing \PWM_Servo:Net_69\ to tmpOE__blue_net_0
Aliasing \PWM_Servo:Net_66\ to zero
Aliasing \PWM_Servo:Net_82\ to zero
Aliasing \PWM_Servo:Net_72\ to zero
Aliasing tmpOE__Servo_net_0 to tmpOE__blue_net_0
Aliasing \Timer:Net_75\ to zero
Aliasing \Timer:Net_69\ to tmpOE__blue_net_0
Aliasing \Timer:Net_66\ to zero
Aliasing \Timer:Net_82\ to zero
Aliasing \Timer:Net_72\ to zero
Aliasing \OneWire:ControlReg_DRV:clk\ to zero
Aliasing \OneWire:ControlReg_DRV:rst\ to zero
Aliasing \OneWire:Net_280\ to zero
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_tmode_0\ to tmpOE__blue_net_0
Aliasing \OneWire:TimerDelay:TimerUDB:status_6\ to zero
Aliasing \OneWire:TimerDelay:TimerUDB:status_5\ to zero
Aliasing \OneWire:TimerDelay:TimerUDB:status_4\ to zero
Aliasing \OneWire:TimerDelay:TimerUDB:status_0\ to \OneWire:TimerDelay:TimerUDB:tc_i\
Aliasing \OneWire:ControlReg_SEL:clk\ to zero
Aliasing \OneWire:ControlReg_SEL:rst\ to zero
Aliasing \OneWire:Trigger:rst\ to zero
Aliasing \OneWire:Net_987\ to tmpOE__blue_net_0
Aliasing \OneWire:Net_988\ to tmpOE__blue_net_0
Aliasing \OneWire:Net_989\ to tmpOE__blue_net_0
Aliasing \OneWire:Net_1072\ to tmpOE__blue_net_0
Aliasing \OneWire:Net_1073\ to tmpOE__blue_net_0
Aliasing \OneWire:Net_1074\ to tmpOE__blue_net_0
Aliasing \OneWire:Net_1075\ to tmpOE__blue_net_0
Aliasing tmpOE__Pin_1_net_0 to tmpOE__blue_net_0
Aliasing \OneWire:TimerDelay:TimerUDB:capture_last\\D\ to zero
Aliasing \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\\D\ to \OneWire:TimerDelay:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[7] = tmpOE__blue_net_0[1]
Removing Lhs of wire tmpOE__red_net_0[10] = tmpOE__blue_net_0[1]
Removing Lhs of wire \PWM_Servo:Net_81\[35] = Net_542[47]
Removing Lhs of wire \PWM_Servo:Net_75\[36] = zero[2]
Removing Lhs of wire \PWM_Servo:Net_69\[37] = tmpOE__blue_net_0[1]
Removing Lhs of wire \PWM_Servo:Net_66\[38] = zero[2]
Removing Lhs of wire \PWM_Servo:Net_82\[39] = zero[2]
Removing Lhs of wire \PWM_Servo:Net_72\[40] = zero[2]
Removing Lhs of wire tmpOE__Servo_net_0[50] = tmpOE__blue_net_0[1]
Removing Lhs of wire \Timer:Net_81\[56] = Net_567[68]
Removing Lhs of wire \Timer:Net_75\[57] = zero[2]
Removing Lhs of wire \Timer:Net_69\[58] = tmpOE__blue_net_0[1]
Removing Lhs of wire \Timer:Net_66\[59] = zero[2]
Removing Lhs of wire \Timer:Net_82\[60] = zero[2]
Removing Lhs of wire \Timer:Net_72\[61] = zero[2]
Removing Lhs of wire \OneWire:ControlReg_DRV:clk\[71] = zero[2]
Removing Lhs of wire \OneWire:ControlReg_DRV:rst\[72] = zero[2]
Removing Rhs of wire \OneWire:Net_1111\[73] = \OneWire:ControlReg_DRV:control_out_0\[74]
Removing Rhs of wire \OneWire:Net_1111\[73] = \OneWire:ControlReg_DRV:control_0\[97]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[99] = \OneWire:Net_820_0\[102]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[99] = \OneWire:ControlReg_SEL:control_out_0\[277]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[99] = \OneWire:ControlReg_SEL:control_0\[286]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_7\[103] = \OneWire:Net_959_7\[104]
Removing Lhs of wire \OneWire:Net_959_7\[104] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_6\[105] = \OneWire:Net_959_6\[106]
Removing Lhs of wire \OneWire:Net_959_6\[106] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_5\[107] = \OneWire:Net_959_5\[108]
Removing Lhs of wire \OneWire:Net_959_5\[108] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_4\[109] = \OneWire:Net_959_4\[110]
Removing Lhs of wire \OneWire:Net_959_4\[110] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_3\[111] = \OneWire:Net_959_3\[112]
Removing Lhs of wire \OneWire:Net_959_3\[112] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_2\[113] = \OneWire:Net_959_2\[114]
Removing Lhs of wire \OneWire:Net_959_2\[114] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_1\[115] = \OneWire:Net_959_1\[116]
Removing Lhs of wire \OneWire:Net_959_1\[116] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_0\[117] = \OneWire:Net_959_0\[118]
Removing Lhs of wire \OneWire:Net_959_0\[118] = \OneWire:Net_807\[101]
Removing Lhs of wire \OneWire:Net_280\[120] = zero[2]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_enable\[135] = \OneWire:TimerDelay:TimerUDB:control_7\[127]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_ten\[136] = \OneWire:TimerDelay:TimerUDB:control_4\[130]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_cmode_1\[137] = zero[2]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_tmode_1\[139] = zero[2]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_tmode_0\[140] = tmpOE__blue_net_0[1]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:timer_enable\[146] = \OneWire:TimerDelay:TimerUDB:runmode_enable\[159]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:run_mode\[147] = \OneWire:TimerDelay:TimerUDB:hwEnable_reg\[148]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:tc_i\[152] = \OneWire:TimerDelay:TimerUDB:status_tc\[149]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:hwEnable\[154] = \OneWire:TimerDelay:TimerUDB:control_7\[127]
Removing Rhs of wire Net_586[155] = \OneWire:TimerDelay:TimerUDB:tc_reg_i\[153]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capt_fifo_load_int\[158] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[145]
Removing Rhs of wire \OneWire:Net_527\[162] = \OneWire:Trigger:control_out_0\[290]
Removing Rhs of wire \OneWire:Net_527\[162] = \OneWire:Trigger:control_0\[313]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_6\[167] = zero[2]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_5\[168] = zero[2]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_4\[169] = zero[2]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_0\[170] = \OneWire:TimerDelay:TimerUDB:status_tc\[149]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_1\[171] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[145]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:status_2\[172] = \OneWire:TimerDelay:TimerUDB:fifo_full\[173]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:status_3\[174] = \OneWire:TimerDelay:TimerUDB:fifo_nempty\[175]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_2\[178] = Net_586[155]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_1\[179] = \OneWire:TimerDelay:TimerUDB:trig_reg\[166]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_0\[180] = \OneWire:TimerDelay:TimerUDB:per_zero\[151]
Removing Lhs of wire \OneWire:ControlReg_SEL:clk\[261] = zero[2]
Removing Lhs of wire \OneWire:ControlReg_SEL:rst\[262] = zero[2]
Removing Lhs of wire \OneWire:Trigger:clk\[288] = \OneWire:Net_522\[122]
Removing Lhs of wire \OneWire:Trigger:rst\[289] = zero[2]
Removing Lhs of wire \OneWire:Net_987\[315] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:Net_988\[316] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:Net_989\[317] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:Net_1072\[319] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:Net_1073\[320] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:Net_1074\[321] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:Net_1075\[322] = tmpOE__blue_net_0[1]
Removing Lhs of wire tmpOE__Pin_1_net_0[324] = tmpOE__blue_net_0[1]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capture_last\\D\[329] = zero[2]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:hwEnable_reg\\D\[330] = \OneWire:TimerDelay:TimerUDB:control_7\[127]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:tc_reg_i\\D\[331] = \OneWire:TimerDelay:TimerUDB:status_tc\[149]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\\D\[332] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[145]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:trig_last\\D\[335] = \OneWire:Net_527\[162]

------------------------------------------------------
Aliased 0 equations, 79 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__blue_net_0' (cost = 0):
tmpOE__blue_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:fifo_load_polarized\' (cost = 0):
\OneWire:TimerDelay:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:trigger_polarized\' (cost = 0):
\OneWire:TimerDelay:TimerUDB:trigger_polarized\ <= (\OneWire:TimerDelay:TimerUDB:trig_rise_detected\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:trigger_enable\' (cost = 5):
\OneWire:TimerDelay:TimerUDB:trigger_enable\ <= ((\OneWire:TimerDelay:TimerUDB:control_4\ and \OneWire:TimerDelay:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:status_tc\' (cost = 5):
\OneWire:TimerDelay:TimerUDB:status_tc\ <= ((\OneWire:TimerDelay:TimerUDB:control_4\ and \OneWire:TimerDelay:TimerUDB:run_mode\ and \OneWire:TimerDelay:TimerUDB:per_zero\ and \OneWire:TimerDelay:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 6 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \OneWire:TimerDelay:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[145] = zero[2]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\capsenseled.cyprj -dcpsoc3 capsenseled.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.047ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 18 April 2017 13:02:31
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\bleapp-master\bleapp-master\PSoC_Creator\capsenseled\capsenseled.cydsn\capsenseled.cyprj -d CY8C4248LQI-BL583 capsenseled.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \OneWire:TimerDelay:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock ble_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_2'. Signal=Net_542_ff7
    Digital Clock 0: Automatic-assigning  clock 'OneWire_clock_delay'. Fanout=3, Signal=\OneWire:Net_522_digital\
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_3'. Signal=Net_567_ff8
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \OneWire:TimerDelay:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
Info: plm.M0038: The pin named Pin_1(0) at location P3[0] prevents usage of special purposes: TCPWM[0].line_out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => blue(0)__PA ,
            annotation => Net_515 ,
            pad => blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => red(0)__PA ,
            annotation => Net_514 ,
            pad => red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo(0)__PA ,
            input => Net_540 ,
            pad => Servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            oe => \OneWire:tmpOE__bufoe_1_net_0\ ,
            fb => \OneWire:Net_807\ ,
            input => \OneWire:Net_1111\ ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_7\
        );
        Output = \OneWire:TimerDelay:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_586, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = Net_586 (fanout=8)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:timer_enable\ * !Net_586 * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:run_mode\ * !Net_586 * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:per_zero\ * !Net_586 * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * !Net_586 * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !Net_586 * \OneWire:TimerDelay:TimerUDB:trig_disable\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:Net_527\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_last\ (fanout=2)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !Net_586 * 
              !\OneWire:TimerDelay:TimerUDB:trig_last\ * \OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !Net_586 * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_rise_detected\ (fanout=6)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !Net_586 * 
              \OneWire:TimerDelay:TimerUDB:trig_last\ * !\OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !Net_586 * 
              \OneWire:TimerDelay:TimerUDB:trig_fall_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_fall_detected\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            cs_addr_2 => Net_586 ,
            cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
            cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            chain_out => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            cs_addr_2 => Net_586 ,
            cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
            cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            z0_comb => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OneWire:TimerDelay:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OneWire:TimerDelay:TimerUDB:status_2\ ,
            chain_in => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\OneWire:StatusReg_BUS:sts:sts_reg\
        PORT MAP (
            status_7 => __ONE__ ,
            status_6 => __ONE__ ,
            status_5 => __ONE__ ,
            status_4 => __ONE__ ,
            status_3 => __ONE__ ,
            status_2 => __ONE__ ,
            status_1 => __ONE__ ,
            status_0 => \OneWire:Net_807\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_586 ,
            clock => \OneWire:Net_522_digital\ ,
            status_3 => \OneWire:TimerDelay:TimerUDB:status_3\ ,
            status_2 => \OneWire:TimerDelay:TimerUDB:status_2\ ,
            status_0 => \OneWire:TimerDelay:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\OneWire:ControlReg_DRV:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OneWire:ControlReg_DRV:control_7\ ,
            control_6 => \OneWire:ControlReg_DRV:control_6\ ,
            control_5 => \OneWire:ControlReg_DRV:control_5\ ,
            control_4 => \OneWire:ControlReg_DRV:control_4\ ,
            control_3 => \OneWire:ControlReg_DRV:control_3\ ,
            control_2 => \OneWire:ControlReg_DRV:control_2\ ,
            control_1 => \OneWire:ControlReg_DRV:control_1\ ,
            control_0 => \OneWire:Net_1111\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            control_7 => \OneWire:TimerDelay:TimerUDB:control_7\ ,
            control_6 => \OneWire:TimerDelay:TimerUDB:control_6\ ,
            control_5 => \OneWire:TimerDelay:TimerUDB:control_5\ ,
            control_4 => \OneWire:TimerDelay:TimerUDB:control_4\ ,
            control_3 => \OneWire:TimerDelay:TimerUDB:control_3\ ,
            control_2 => \OneWire:TimerDelay:TimerUDB:control_2\ ,
            control_1 => \OneWire:TimerDelay:TimerUDB:control_1\ ,
            control_0 => \OneWire:TimerDelay:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\OneWire:ControlReg_SEL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OneWire:ControlReg_SEL:control_7\ ,
            control_6 => \OneWire:ControlReg_SEL:control_6\ ,
            control_5 => \OneWire:ControlReg_SEL:control_5\ ,
            control_4 => \OneWire:ControlReg_SEL:control_4\ ,
            control_3 => \OneWire:ControlReg_SEL:control_3\ ,
            control_2 => \OneWire:ControlReg_SEL:control_2\ ,
            control_1 => \OneWire:ControlReg_SEL:control_1\ ,
            control_0 => \OneWire:tmpOE__bufoe_1_net_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00001111"
        }
        Clock Enable: True

    controlcell: Name =\OneWire:Trigger:Sync:ctrl_reg\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            control_7 => \OneWire:Trigger:control_7\ ,
            control_6 => \OneWire:Trigger:control_6\ ,
            control_5 => \OneWire:Trigger:control_5\ ,
            control_4 => \OneWire:Trigger:control_4\ ,
            control_3 => \OneWire:Trigger:control_3\ ,
            control_2 => \OneWire:Trigger:control_2\ ,
            control_1 => \OneWire:Trigger:control_1\ ,
            control_0 => \OneWire:Net_527\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ble:bless_isr\
        PORT MAP (
            interrupt => \ble:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =timer_int
        PORT MAP (
            interrupt => Net_561 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\OneWire:isr_DataReady\
        PORT MAP (
            interrupt => Net_586 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :    8 :   30 :   38 : 21.05 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   10 :   22 :   32 : 31.25 %
  Unique P-terms              :   13 :   51 :   64 : 20.31 %
  Total P-terms               :   14 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    4 :    0 :    4 : 100.00 %
    Control Registers         :    4 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.049ms
Tech Mapping phase: Elapsed time ==> 0s.108ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1888022s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.489ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0016105 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.00
                   Pterms :            3.25
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       3.00 :       2.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        cs_addr_2 => Net_586 ,
        cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
        cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        z0_comb => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OneWire:TimerDelay:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OneWire:TimerDelay:TimerUDB:status_2\ ,
        chain_in => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\

statuscell: Name =\OneWire:StatusReg_BUS:sts:sts_reg\
    PORT MAP (
        status_7 => __ONE__ ,
        status_6 => __ONE__ ,
        status_5 => __ONE__ ,
        status_4 => __ONE__ ,
        status_3 => __ONE__ ,
        status_2 => __ONE__ ,
        status_1 => __ONE__ ,
        status_0 => \OneWire:Net_807\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\OneWire:ControlReg_SEL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OneWire:ControlReg_SEL:control_7\ ,
        control_6 => \OneWire:ControlReg_SEL:control_6\ ,
        control_5 => \OneWire:ControlReg_SEL:control_5\ ,
        control_4 => \OneWire:ControlReg_SEL:control_4\ ,
        control_3 => \OneWire:ControlReg_SEL:control_3\ ,
        control_2 => \OneWire:ControlReg_SEL:control_2\ ,
        control_1 => \OneWire:ControlReg_SEL:control_1\ ,
        control_0 => \OneWire:tmpOE__bufoe_1_net_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00001111"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)
        Properties               : 
        {
        }
}

controlcell: Name =\OneWire:ControlReg_DRV:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OneWire:ControlReg_DRV:control_7\ ,
        control_6 => \OneWire:ControlReg_DRV:control_6\ ,
        control_5 => \OneWire:ControlReg_DRV:control_5\ ,
        control_4 => \OneWire:ControlReg_DRV:control_4\ ,
        control_3 => \OneWire:ControlReg_DRV:control_3\ ,
        control_2 => \OneWire:ControlReg_DRV:control_2\ ,
        control_1 => \OneWire:ControlReg_DRV:control_1\ ,
        control_0 => \OneWire:Net_1111\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:timer_enable\ * !Net_586 * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:run_mode\ * !Net_586 * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:per_zero\ * !Net_586 * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:timer_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !Net_586 * 
              !\OneWire:TimerDelay:TimerUDB:trig_last\ * \OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !Net_586 * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_rise_detected\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * !Net_586 * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !Net_586 * \OneWire:TimerDelay:TimerUDB:trig_disable\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_586, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = Net_586 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_7\
        );
        Output = \OneWire:TimerDelay:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !Net_586 * 
              \OneWire:TimerDelay:TimerUDB:trig_last\ * !\OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !Net_586 * 
              \OneWire:TimerDelay:TimerUDB:trig_fall_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        cs_addr_2 => Net_586 ,
        cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
        cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        chain_out => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_586 ,
        clock => \OneWire:Net_522_digital\ ,
        status_3 => \OneWire:TimerDelay:TimerUDB:status_3\ ,
        status_2 => \OneWire:TimerDelay:TimerUDB:status_2\ ,
        status_0 => \OneWire:TimerDelay:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        control_7 => \OneWire:TimerDelay:TimerUDB:control_7\ ,
        control_6 => \OneWire:TimerDelay:TimerUDB:control_6\ ,
        control_5 => \OneWire:TimerDelay:TimerUDB:control_5\ ,
        control_4 => \OneWire:TimerDelay:TimerUDB:control_4\ ,
        control_3 => \OneWire:TimerDelay:TimerUDB:control_3\ ,
        control_2 => \OneWire:TimerDelay:TimerUDB:control_2\ ,
        control_1 => \OneWire:TimerDelay:TimerUDB:control_1\ ,
        control_0 => \OneWire:TimerDelay:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:Net_527\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\OneWire:Trigger:Sync:ctrl_reg\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        control_7 => \OneWire:Trigger:control_7\ ,
        control_6 => \OneWire:Trigger:control_6\ ,
        control_5 => \OneWire:Trigger:control_5\ ,
        control_4 => \OneWire:Trigger:control_4\ ,
        control_3 => \OneWire:Trigger:control_3\ ,
        control_2 => \OneWire:Trigger:control_2\ ,
        control_1 => \OneWire:Trigger:control_1\ ,
        control_0 => \OneWire:Net_527\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\OneWire:isr_DataReady\
        PORT MAP (
            interrupt => Net_586 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\ble:bless_isr\
        PORT MAP (
            interrupt => \ble:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =timer_int
        PORT MAP (
            interrupt => Net_561 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo(0)__PA ,
        input => Net_540 ,
        pad => Servo(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => red(0)__PA ,
        annotation => Net_514 ,
        pad => red(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        oe => \OneWire:tmpOE__bufoe_1_net_0\ ,
        fb => \OneWire:Net_807\ ,
        input => \OneWire:Net_1111\ ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => blue(0)__PA ,
        annotation => Net_515 ,
        pad => blue(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => Net_542_ff7 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_8 => Net_567_ff8 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_Servo:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_542_ff7 ,
            capture => zero ,
            count => tmpOE__blue_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_538 ,
            tr_overflow => Net_537 ,
            tr_compare_match => Net_539 ,
            line_out => Net_540 ,
            line_out_compl => Net_541 ,
            interrupt => Net_536 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\Timer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_567_ff8 ,
            capture => zero ,
            count => tmpOE__blue_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_563 ,
            tr_overflow => Net_562 ,
            tr_compare_match => Net_564 ,
            line_out => Net_565 ,
            line_out_compl => Net_566 ,
            interrupt => Net_561 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \OneWire:Net_522_digital\ ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\ble:cy_m0s8_ble\
        PORT MAP (
            interrupt => \ble:Net_15\ ,
            rfctrl_extpa_en => Net_530 );
        Properties:
        {
            cy_registers = ""
        }
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+----------------------------------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | Servo(0) | In(Net_540)
     |   6 |     * |      NONE |         CMOS_OUT |   red(0) | 
-----+-----+-------+-----------+------------------+----------+----------------------------------------------------------------------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP | Pin_1(0) | FB(\OneWire:Net_807\), In(\OneWire:Net_1111\), OE(\OneWire:tmpOE__bufoe_1_net_0\)
     |   7 |     * |      NONE |         CMOS_OUT |  blue(0) | 
------------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 1s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.121ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.427ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.050ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in capsenseled_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.419ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.081ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.082ms
API generation phase: Elapsed time ==> 2s.691ms
Dependency generation phase: Elapsed time ==> 0s.063ms
Cleanup phase: Elapsed time ==> 0s.002ms
